TimeQuest Timing Analyzer report for CEG3155-Lab-2
Tue Oct 08 20:59:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Hold: 'GClock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'GClock'
 29. Slow 1200mV 0C Model Hold: 'GClock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'GClock'
 44. Fast 1200mV 0C Model Hold: 'GClock'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CEG3155-Lab-2                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.76 MHz ; 144.76 MHz      ; GClock     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; GClock ; -2.954 ; -61.456           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; GClock ; 0.931 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; GClock ; -3.000 ; -3.000                          ;
+--------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.954 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.075     ; 2.454      ;
; -2.927 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.053     ; 2.449      ;
; -2.915 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.053     ; 2.437      ;
; -2.868 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.106     ; 2.333      ;
; -2.848 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.024      ; 2.230      ;
; -2.826 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.062     ; 2.335      ;
; -2.800 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.020      ; 2.178      ;
; -2.795 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.051      ; 2.204      ;
; -2.778 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.078     ; 2.275      ;
; -2.707 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.034      ; 1.949      ;
; -2.645 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.103     ; 2.113      ;
; -2.634 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.051      ; 2.043      ;
; -2.630 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.079     ; 2.126      ;
; -2.626 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.056      ; 1.890      ;
; -2.613 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.056      ; 1.877      ;
; -2.608 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.059     ; 2.120      ;
; -2.584 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.037     ; 2.118      ;
; -2.565 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.079     ; 2.061      ;
; -2.531 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.031      ; 1.770      ;
; -2.508 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.107     ; 1.972      ;
; -2.458 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.047      ; 1.863      ;
; -2.441 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.030      ; 1.679      ;
; -2.435 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.061     ; 1.758      ;
; -2.390 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.025      ; 1.773      ;
; -2.386 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.037     ; 1.920      ;
; -2.370 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.050      ; 1.778      ;
; -2.332 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.030      ; 1.570      ;
; -2.301 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.057     ; 1.819      ;
; -2.276 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.060     ; 1.787      ;
; -2.225 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.058     ; 1.551      ;
; -2.181 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.101     ; 1.438      ;
; -2.169 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.083     ; 1.661      ;
; -2.120 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.046     ; 1.776      ;
; -2.063 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.111     ; 1.523      ;
; -2.057 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.102     ; 1.527      ;
; -2.052 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.043     ; 1.566      ;
; -2.029 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.074     ; 1.657      ;
; -2.010 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.072     ; 1.640      ;
; -1.968 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.069     ; 1.601      ;
; -1.947 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.071     ; 1.433      ;
; -1.931 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.069     ; 1.419      ;
; -1.901 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.066     ; 1.392      ;
; -1.876 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.098     ; 0.800      ;
; -1.871 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.096     ; 0.965      ;
; -1.814 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.047     ; 1.337      ;
; -1.774 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.038     ; 1.307      ;
; -1.725 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.069     ; 1.357      ;
; -1.703 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.045     ; 1.357      ;
; -1.684 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.047     ; 1.338      ;
; -1.681 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.041     ; 1.341      ;
; -1.651 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.128     ; 1.093      ;
; -1.554 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; 0.500        ; -0.165     ; 0.850      ;
; -1.516 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.102     ; 0.926      ;
; -1.487 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.035      ; 1.079      ;
; -1.484 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.011      ; 0.804      ;
; -1.464 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.073     ; 1.090      ;
; -1.458 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.172     ; 0.798      ;
; -1.342 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.055     ; 0.629      ;
; -1.304 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.069     ; 0.805      ;
; -1.278 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.051     ; 0.797      ;
; -1.234 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.068     ; 0.597      ;
; -1.225 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.075     ; 0.595      ;
; -1.209 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.083     ; 0.597      ;
; -1.206 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.072     ; 0.596      ;
; -1.192 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.071     ; 0.597      ;
; -1.189 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.075     ; 0.597      ;
; -1.183 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.085     ; 0.596      ;
; -1.180 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.082     ; 0.598      ;
; -1.177 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.077     ; 0.609      ;
; -1.170 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.074     ; 0.594      ;
; -1.170 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.073     ; 0.596      ;
; -1.170 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.074     ; 0.596      ;
; -1.168 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.082     ; 0.597      ;
; -1.162 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.078     ; 0.596      ;
; -1.154 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.071     ; 0.784      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.931 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.096      ; 0.547      ;
; 0.956 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.075      ; 0.551      ;
; 0.958 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.548      ;
; 0.960 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.548      ;
; 0.960 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.069      ; 0.549      ;
; 0.960 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.069      ; 0.549      ;
; 0.961 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.067      ; 0.548      ;
; 0.961 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.549      ;
; 0.965 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.064      ; 0.549      ;
; 0.967 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.061      ; 0.548      ;
; 0.974 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.055      ; 0.549      ;
; 0.975 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.054      ; 0.549      ;
; 0.977 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.053      ; 0.550      ;
; 0.978 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.050      ; 0.548      ;
; 0.984 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.063      ; 0.567      ;
; 1.078 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.148      ; 0.746      ;
; 1.113 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.083      ; 0.716      ;
; 1.122 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.072      ; 0.714      ;
; 1.140 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.073      ; 0.733      ;
; 1.181 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.041      ; 0.742      ;
; 1.225 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.174      ; 0.919      ;
; 1.243 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; -0.034     ; 0.729      ;
; 1.268 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.037      ; 0.825      ;
; 1.282 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; -0.500       ; -0.022     ; 0.780      ;
; 1.282 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.043      ; 0.845      ;
; 1.374 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.964      ;
; 1.446 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.009      ; 0.975      ;
; 1.549 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.101      ; 1.170      ;
; 1.562 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.073      ; 1.155      ;
; 1.573 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.099      ; 1.192      ;
; 1.575 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.094      ; 1.189      ;
; 1.599 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.096      ; 1.215      ;
; 1.613 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.094      ; 1.227      ;
; 1.624 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.177      ; 1.321      ;
; 1.695 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.047      ; 1.262      ;
; 1.701 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.074      ; 1.295      ;
; 1.702 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.077      ; 1.299      ;
; 1.724 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.072      ; 1.316      ;
; 1.761 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.082      ; 1.363      ;
; 1.770 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.192      ; 1.482      ;
; 1.794 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.027      ; 1.341      ;
; 1.803 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.177      ; 1.500      ;
; 1.803 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.098      ; 1.421      ;
; 1.811 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.035      ; 1.366      ;
; 1.831 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.169      ; 1.520      ;
; 1.838 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.178      ; 1.536      ;
; 1.859 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.074      ; 1.453      ;
; 1.876 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.190      ; 1.586      ;
; 1.879 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.071      ; 1.470      ;
; 1.914 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.080      ; 1.514      ;
; 1.918 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.069      ; 1.507      ;
; 1.920 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.080      ; 1.520      ;
; 1.945 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.055      ; 1.520      ;
; 1.971 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.201      ; 1.692      ;
; 1.978 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.201      ; 1.699      ;
; 1.982 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.095      ; 1.597      ;
; 2.020 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.180      ; 1.720      ;
; 2.046 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.081      ; 1.647      ;
; 2.099 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.101      ; 1.720      ;
; 2.178 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.193      ; 1.891      ;
; 2.203 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.032      ; 1.755      ;
; 2.216 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.163      ; 1.899      ;
; 2.234 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.101      ; 1.855      ;
; 2.250 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.060      ; 1.830      ;
; 2.259 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.060      ; 1.839      ;
; 2.260 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.167      ; 1.947      ;
; 2.309 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.080      ; 1.909      ;
; 2.321 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.193      ; 2.034      ;
; 2.335 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.035      ; 1.890      ;
; 2.430 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.078      ; 2.028      ;
; 2.507 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.061      ; 2.088      ;
; 2.515 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.033      ; 2.068      ;
; 2.639 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.084      ; 2.243      ;
; 2.647 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.084      ; 2.251      ;
; 2.689 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.063      ; 2.272      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                         ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                                 ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                     ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                               ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                       ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                                       ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|slaveLatch|int_q~0|datad                                                                         ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                               ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                        ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                       ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                        ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                        ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datac                                                                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datac                                                               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|masterLatch|int_q~5|datac                                                                        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                               ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|masterLatch|int_q~1|datad                                                               ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                       ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                        ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; a[*]      ; GClock     ; 4.153 ; 4.430 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 4.053 ; 4.305 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 4.057 ; 4.239 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 3.798 ; 4.029 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 4.153 ; 4.430 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 4.572 ; 4.773 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 4.263 ; 4.459 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 4.218 ; 4.424 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 4.025 ; 4.202 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 4.572 ; 4.773 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.840 ; -1.097 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.840 ; -1.097 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.883 ; -1.136 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -1.517 ; -1.739 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -1.327 ; -1.583 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.770 ; -1.028 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.968 ; -1.204 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.770 ; -1.028 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -1.647 ; -1.854 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -1.201 ; -1.453 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Sum[*]    ; GClock     ; 11.274 ; 11.048 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 7.204  ; 7.349  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 7.183  ; 7.330  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 7.152  ; 7.295  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 7.110  ; 7.250  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 11.274 ; 11.048 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 9.268  ; 9.004  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 9.457  ; 9.171  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 9.108  ; 8.910  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 6.880 ; 7.016 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.969 ; 7.111 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 6.949 ; 7.092 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 6.918 ; 7.058 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.880 ; 7.016 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 9.072 ; 9.004 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 7.760 ; 7.603 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 7.553 ; 7.389 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 7.536 ; 7.378 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a[0]       ; Sum[4]      ; 11.858 ;        ;        ; 11.934 ;
; a[1]       ; Sum[5]      ; 9.942  ;        ;        ; 9.976  ;
; a[2]       ; Sum[6]      ; 10.175 ;        ;        ; 10.200 ;
; a[3]       ; Sum[4]      ; 11.958 ; 11.732 ; 12.205 ; 12.059 ;
; a[3]       ; Sum[5]      ; 9.747  ; 9.492  ; 10.005 ; 9.793  ;
; a[3]       ; Sum[6]      ; 9.936  ; 9.672  ; 10.194 ; 9.973  ;
; a[3]       ; Sum[7]      ; 9.183  ; 8.340  ; 8.726  ; 9.288  ;
; b[3]       ; Sum[4]      ; 10.172 ; 10.147 ; 10.400 ; 10.339 ;
; b[3]       ; Sum[5]      ; 8.756  ; 8.589  ; 8.962  ; 8.833  ;
; b[3]       ; Sum[6]      ; 8.444  ; 8.277  ; 8.674  ; 8.500  ;
; b[3]       ; Sum[7]      ; 8.427  ; 8.268  ; 8.657  ; 8.491  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+-------------+--------+-------+--------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+------------+-------------+--------+-------+--------+--------+
; a[0]       ; Sum[4]      ; 11.479 ;       ;        ; 11.556 ;
; a[1]       ; Sum[5]      ; 9.506  ;       ;        ; 9.520  ;
; a[2]       ; Sum[6]      ; 9.641  ;       ;        ; 9.675  ;
; a[3]       ; Sum[4]      ; 9.213  ; 9.156 ; 9.469  ; 9.404  ;
; a[3]       ; Sum[5]      ; 7.967  ; 7.805 ; 8.207  ; 8.086  ;
; a[3]       ; Sum[6]      ; 8.103  ; 7.984 ; 8.360  ; 8.215  ;
; a[3]       ; Sum[7]      ; 8.086  ; 7.974 ; 8.343  ; 8.205  ;
; b[3]       ; Sum[4]      ; 9.785  ; 9.771 ; 10.007 ; 9.967  ;
; b[3]       ; Sum[5]      ; 8.368  ; 8.259 ; 8.633  ; 8.465  ;
; b[3]       ; Sum[6]      ; 8.151  ; 7.989 ; 8.372  ; 8.202  ;
; b[3]       ; Sum[7]      ; 8.134  ; 7.979 ; 8.356  ; 8.193  ;
+------------+-------------+--------+-------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.74 MHz ; 156.74 MHz      ; GClock     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -2.690 ; -56.540          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.918 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.690 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.026     ; 2.309      ;
; -2.607 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.007     ; 2.245      ;
; -2.596 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.055     ; 2.182      ;
; -2.596 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.007     ; 2.234      ;
; -2.569 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.072      ; 2.087      ;
; -2.562 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.015     ; 2.189      ;
; -2.522 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.028     ; 2.139      ;
; -2.519 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.068      ; 2.033      ;
; -2.506 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.079      ; 1.850      ;
; -2.487 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.094      ; 2.027      ;
; -2.389 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.053     ; 1.977      ;
; -2.388 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.098      ; 1.751      ;
; -2.384 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.098      ; 1.747      ;
; -2.377 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.013     ; 2.006      ;
; -2.362 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.029     ; 1.978      ;
; -2.338 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.094      ; 1.878      ;
; -2.338 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.077      ; 1.680      ;
; -2.329 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.029     ; 1.945      ;
; -2.326 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.974      ;
; -2.266 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.056     ; 1.851      ;
; -2.247 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.014     ; 1.662      ;
; -2.226 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.091      ; 1.763      ;
; -2.213 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.076      ; 1.554      ;
; -2.178 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.826      ;
; -2.125 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.072      ; 1.643      ;
; -2.104 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.076      ; 1.445      ;
; -2.100 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; 0.094      ; 1.640      ;
; -2.065 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.013     ; 1.693      ;
; -2.053 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.012     ; 1.470      ;
; -2.042 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.010     ; 1.677      ;
; -1.975 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.032     ; 1.588      ;
; -1.971 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.049     ; 1.368      ;
; -1.944 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.001     ; 1.702      ;
; -1.881 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.002      ; 1.511      ;
; -1.856 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.059     ; 1.438      ;
; -1.856 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.052     ; 1.446      ;
; -1.820 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.128     ; 0.929      ;
; -1.815 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.130     ; 0.765      ;
; -1.776 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.026     ; 1.509      ;
; -1.775 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 1.513      ;
; -1.751 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.024     ; 1.486      ;
; -1.712 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 1.322      ;
; -1.707 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.023     ; 1.312      ;
; -1.685 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 1.292      ;
; -1.650 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.002     ; 1.288      ;
; -1.589 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.236      ;
; -1.572 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.022     ; 1.308      ;
; -1.549 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.000      ; 1.306      ;
; -1.533 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.002     ; 1.289      ;
; -1.531 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; 0.003      ; 1.292      ;
; -1.488 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.072     ; 1.056      ;
; -1.471 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; 0.500        ; -0.199     ; 0.816      ;
; -1.436 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.034     ; 0.768      ;
; -1.430 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.132     ; 0.885      ;
; -1.366 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.194     ; 0.761      ;
; -1.327 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.072      ; 1.027      ;
; -1.315 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.025     ; 1.047      ;
; -1.273 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.092     ; 0.616      ;
; -1.152 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.021     ; 0.771      ;
; -1.124 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.101     ; 0.542      ;
; -1.118 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.108     ; 0.539      ;
; -1.105 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.117     ; 0.541      ;
; -1.102 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.107     ; 0.540      ;
; -1.092 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.106     ; 0.543      ;
; -1.090 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.110     ; 0.542      ;
; -1.086 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.120     ; 0.541      ;
; -1.084 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.004     ; 0.720      ;
; -1.079 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.115     ; 0.543      ;
; -1.078 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.111     ; 0.553      ;
; -1.072 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.108     ; 0.539      ;
; -1.071 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; -0.106     ; 0.541      ;
; -1.069 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.113     ; 0.542      ;
; -1.068 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.107     ; 0.540      ;
; -1.067 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; -0.113     ; 0.542      ;
; -0.984 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.023     ; 0.719      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.918 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.045      ; 0.483      ;
; 0.972 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.027      ; 0.519      ;
; 0.975 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.022      ; 0.517      ;
; 0.976 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.516      ;
; 0.976 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.021      ; 0.517      ;
; 0.977 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.517      ;
; 0.978 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.518      ;
; 0.979 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.518      ;
; 0.982 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.016      ; 0.518      ;
; 0.985 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.013      ; 0.518      ;
; 0.988 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.010      ; 0.518      ;
; 0.991 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.008      ; 0.519      ;
; 0.991 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.007      ; 0.518      ;
; 0.995 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.002      ; 0.517      ;
; 0.996 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.015      ; 0.531      ;
; 1.018 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.105      ; 0.643      ;
; 1.031 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.107      ; 0.658      ;
; 1.032 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.118      ; 0.670      ;
; 1.064 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.089      ; 0.673      ;
; 1.107 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.196      ; 0.823      ;
; 1.154 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; -0.004     ; 0.670      ;
; 1.204 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; -0.070     ; 0.654      ;
; 1.219 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; -0.006     ; 0.733      ;
; 1.234 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; -0.003     ; 0.751      ;
; 1.237 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.103      ; 0.860      ;
; 1.251 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; -0.500       ; -0.070     ; 0.701      ;
; 1.297 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.053      ; 0.870      ;
; 1.398 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.107      ; 1.025      ;
; 1.406 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.131      ; 1.057      ;
; 1.409 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.125      ; 1.054      ;
; 1.418 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.131      ; 1.069      ;
; 1.429 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.127      ; 1.076      ;
; 1.442 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; 0.125      ; 1.087      ;
; 1.484 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.209      ; 1.213      ;
; 1.523 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.084      ; 1.127      ;
; 1.545 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.110      ; 1.175      ;
; 1.587 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.221      ; 1.328      ;
; 1.590 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.106      ; 1.216      ;
; 1.601 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.105      ; 1.226      ;
; 1.603 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.115      ; 1.238      ;
; 1.622 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.129      ; 1.271      ;
; 1.628 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.066      ; 1.214      ;
; 1.632 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.209      ; 1.361      ;
; 1.646 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.201      ; 1.367      ;
; 1.647 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.073      ; 1.240      ;
; 1.655 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.210      ; 1.385      ;
; 1.698 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.107      ; 1.325      ;
; 1.723 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.219      ; 1.462      ;
; 1.734 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.113      ; 1.367      ;
; 1.736 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.103      ; 1.359      ;
; 1.740 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.113      ; 1.373      ;
; 1.749 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.094      ; 1.363      ;
; 1.761 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.102      ; 1.383      ;
; 1.776 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.126      ; 1.422      ;
; 1.788 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.230      ; 1.538      ;
; 1.795 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.230      ; 1.545      ;
; 1.823 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.212      ; 1.555      ;
; 1.872 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.115      ; 1.507      ;
; 1.905 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.132      ; 1.557      ;
; 2.000 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.222      ; 1.742      ;
; 2.009 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.197      ; 1.726      ;
; 2.017 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.069      ; 1.606      ;
; 2.028 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.132      ; 1.680      ;
; 2.040 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.200      ; 1.760      ;
; 2.050 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.097      ; 1.667      ;
; 2.058 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.097      ; 1.675      ;
; 2.118 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.114      ; 1.752      ;
; 2.134 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; 0.222      ; 1.876      ;
; 2.140 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.072      ; 1.732      ;
; 2.197 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.112      ; 1.829      ;
; 2.289 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; 0.070      ; 1.879      ;
; 2.301 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.098      ; 1.919      ;
; 2.415 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.118      ; 2.053      ;
; 2.426 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.118      ; 2.064      ;
; 2.469 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; 0.100      ; 2.089      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                         ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                               ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|masterLatch|int_q~1|datad                                                               ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|masterLatch|int_q~5|datac                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datac                                                                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datac                                                               ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                                 ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|slaveLatch|int_q~0|datad                                                                         ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                   ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                     ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                              ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                               ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                               ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                              ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                               ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                              ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                       ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                        ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                       ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                        ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                                       ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                        ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; a[*]      ; GClock     ; 3.806 ; 3.912 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 3.722 ; 3.747 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 3.706 ; 3.680 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 3.483 ; 3.478 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 3.806 ; 3.912 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 4.165 ; 4.201 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 3.864 ; 3.919 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 3.812 ; 3.887 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 3.677 ; 3.649 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 4.165 ; 4.201 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.713 ; -0.847 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.713 ; -0.847 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.743 ; -0.872 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -1.314 ; -1.427 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -1.127 ; -1.293 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.643 ; -0.783 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.832 ; -0.939 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.643 ; -0.783 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -1.466 ; -1.527 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -1.033 ; -1.169 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 10.280 ; 9.827 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.453  ; 6.629 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 6.432  ; 6.614 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 6.403  ; 6.582 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.371  ; 6.544 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 10.280 ; 9.827 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 8.463  ; 8.080 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 8.642  ; 8.244 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 8.266  ; 8.007 ; Fall       ; GClock          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 6.147 ; 6.314 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.224 ; 6.394 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 6.205 ; 6.381 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 6.174 ; 6.348 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.147 ; 6.314 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 8.116 ; 8.008 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 6.987 ; 6.828 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 6.809 ; 6.624 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 6.791 ; 6.612 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a[0]       ; Sum[4]      ; 10.802 ;        ;        ; 10.495 ;
; a[1]       ; Sum[5]      ; 9.063  ;        ;        ; 8.819  ;
; a[2]       ; Sum[6]      ; 9.286  ;        ;        ; 9.014  ;
; a[3]       ; Sum[4]      ; 10.886 ; 10.413 ; 10.992 ; 10.599 ;
; a[3]       ; Sum[5]      ; 8.878  ; 8.488  ; 9.008  ; 8.656  ;
; a[3]       ; Sum[6]      ; 9.056  ; 8.645  ; 9.186  ; 8.813  ;
; a[3]       ; Sum[7]      ; 8.326  ; 7.477  ; 7.751  ; 8.207  ;
; b[3]       ; Sum[4]      ; 9.162  ; 9.054  ; 9.216  ; 9.078  ;
; b[3]       ; Sum[5]      ; 7.930  ; 7.730  ; 7.976  ; 7.807  ;
; b[3]       ; Sum[6]      ; 7.644  ; 7.435  ; 7.716  ; 7.501  ;
; b[3]       ; Sum[7]      ; 7.626  ; 7.425  ; 7.698  ; 7.491  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; a[0]       ; Sum[4]      ; 10.436 ;       ;       ; 10.146 ;
; a[1]       ; Sum[5]      ; 8.644  ;       ;       ; 8.396  ;
; a[2]       ; Sum[6]      ; 8.772  ;       ;       ; 8.527  ;
; a[3]       ; Sum[4]      ; 8.241  ; 8.101 ; 8.365 ; 8.220  ;
; a[3]       ; Sum[5]      ; 7.163  ; 6.963 ; 7.288 ; 7.124  ;
; a[3]       ; Sum[6]      ; 7.295  ; 7.139 ; 7.409 ; 7.227  ;
; a[3]       ; Sum[7]      ; 7.277  ; 7.128 ; 7.391 ; 7.216  ;
; b[3]       ; Sum[4]      ; 8.790  ; 8.696 ; 8.848 ; 8.728  ;
; b[3]       ; Sum[5]      ; 7.555  ; 7.405 ; 7.662 ; 7.462  ;
; b[3]       ; Sum[6]      ; 7.360  ; 7.158 ; 7.430 ; 7.223  ;
; b[3]       ; Sum[7]      ; 7.343  ; 7.148 ; 7.413 ; 7.213  ;
+------------+-------------+--------+-------+-------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -1.368 ; -16.391          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.251 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.368 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.440     ; 1.021      ;
; -1.354 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.430     ; 1.017      ;
; -1.354 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.430     ; 1.017      ;
; -1.316 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.436     ; 0.974      ;
; -1.315 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.456     ; 0.953      ;
; -1.307 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.405     ; 0.909      ;
; -1.300 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.392     ; 0.915      ;
; -1.297 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.409     ; 0.895      ;
; -1.292 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.943      ;
; -1.245 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.399     ; 0.786      ;
; -1.237 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.392     ; 0.852      ;
; -1.231 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.389     ; 0.782      ;
; -1.231 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.389     ; 0.782      ;
; -1.224 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.434     ; 0.884      ;
; -1.218 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.454     ; 0.858      ;
; -1.213 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.443     ; 0.863      ;
; -1.208 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.424     ; 0.878      ;
; -1.199 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.443     ; 0.849      ;
; -1.179 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.395     ; 0.791      ;
; -1.174 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.402     ; 0.712      ;
; -1.169 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.401     ; 0.708      ;
; -1.164 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.435     ; 0.737      ;
; -1.157 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.393     ; 0.771      ;
; -1.156 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.457     ; 0.793      ;
; -1.127 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.402     ; 0.665      ;
; -1.119 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.405     ; 0.721      ;
; -1.112 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.433     ; 0.772      ;
; -1.111 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.424     ; 0.781      ;
; -1.083 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.435     ; 0.742      ;
; -1.060 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.433     ; 0.635      ;
; -1.057 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; 0.500        ; -0.451     ; 0.613      ;
; -1.050 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.430     ; 0.778      ;
; -1.045 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.446     ; 0.692      ;
; -1.014 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 0.673      ;
; -1.014 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.446     ; 0.726      ;
; -1.005 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.445     ; 0.718      ;
; -0.991 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; 0.500        ; -0.460     ; 0.625      ;
; -0.983 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.699      ;
; -0.981 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.454     ; 0.621      ;
; -0.972 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.444     ; 0.615      ;
; -0.963 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.443     ; 0.607      ;
; -0.947 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.440     ; 0.594      ;
; -0.932 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.431     ; 0.593      ;
; -0.870 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.430     ; 0.596      ;
; -0.861 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; 0.500        ; -0.425     ; 0.530      ;
; -0.852 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.431     ; 0.579      ;
; -0.851 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.426     ; 0.582      ;
; -0.837 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.552      ;
; -0.833 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.467     ; 0.458      ;
; -0.773 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.391     ; 0.469      ;
; -0.748 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.446     ; 0.458      ;
; -0.689 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.431     ; 0.350      ;
; -0.683 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.333      ;
; -0.624 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; 0.500        ; -0.444     ; 0.338      ;
; -0.115 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.361      ; 0.338      ;
; -0.095 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.362      ; 0.413      ;
; 0.022  ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; 0.500        ; 0.340      ; 0.357      ;
; 0.026  ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.360      ; 0.397      ;
; 0.051  ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.412      ; 0.341      ;
; 0.062  ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.328      ; 0.330      ;
; 0.117  ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.378      ; 0.257      ;
; 0.154  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; 0.382      ; 0.254      ;
; 0.157  ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.366      ; 0.253      ;
; 0.158  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; 0.376      ; 0.252      ;
; 0.165  ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.376      ; 0.254      ;
; 0.168  ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.372      ; 0.254      ;
; 0.172  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; 0.367      ; 0.252      ;
; 0.172  ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.377      ; 0.254      ;
; 0.175  ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.371      ; 0.258      ;
; 0.177  ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.370      ; 0.254      ;
; 0.177  ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.370      ; 0.255      ;
; 0.181  ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.376      ; 0.252      ;
; 0.181  ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; 0.500        ; 0.370      ; 0.252      ;
; 0.183  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; 0.500        ; 0.378      ; 0.252      ;
; 0.188  ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.377      ; 0.251      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.251 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.447      ; 0.218      ;
; 0.253 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.443      ; 0.216      ;
; 0.253 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.443      ; 0.216      ;
; 0.255 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.216      ;
; 0.255 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.216      ;
; 0.256 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.442      ; 0.218      ;
; 0.256 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.217      ;
; 0.257 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.448      ; 0.225      ;
; 0.260 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.437      ; 0.217      ;
; 0.263 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.434      ; 0.217      ;
; 0.264 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.433      ; 0.217      ;
; 0.265 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.433      ; 0.218      ;
; 0.266 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; GClock       ; GClock      ; -0.500       ; 0.430      ; 0.216      ;
; 0.266 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.431      ; 0.217      ;
; 0.268 ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.436      ; 0.224      ;
; 0.299 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.475      ; 0.294      ;
; 0.347 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.425      ; 0.292      ;
; 0.378 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.392      ; 0.290      ;
; 0.379 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; GClock       ; GClock      ; -0.500       ; 0.407      ; 0.306      ;
; 0.389 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.424      ; 0.333      ;
; 0.396 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; GClock       ; GClock      ; -0.500       ; 0.427      ; 0.343      ;
; 1.140 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.369     ; 0.291      ;
; 1.146 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.379     ; 0.287      ;
; 1.149 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.377     ; 0.292      ;
; 1.182 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.326     ; 0.376      ;
; 1.243 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.380     ; 0.383      ;
; 1.284 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.403     ; 0.401      ;
; 1.327 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.361     ; 0.486      ;
; 1.338 ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.377     ; 0.481      ;
; 1.338 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.335     ; 0.523      ;
; 1.340 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.364     ; 0.496      ;
; 1.344 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.361     ; 0.503      ;
; 1.346 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.366     ; 0.500      ;
; 1.347 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ; GClock       ; GClock      ; -0.500       ; -0.366     ; 0.501      ;
; 1.363 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.374     ; 0.509      ;
; 1.375 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.382     ; 0.513      ;
; 1.378 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.377     ; 0.521      ;
; 1.389 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.326     ; 0.583      ;
; 1.390 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.378     ; 0.532      ;
; 1.419 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.362     ; 0.577      ;
; 1.422 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.339     ; 0.603      ;
; 1.430 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.335     ; 0.615      ;
; 1.432 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.369     ; 0.583      ;
; 1.439 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.377     ; 0.582      ;
; 1.443 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; -0.396     ; 0.567      ;
; 1.454 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.391     ; 0.583      ;
; 1.458 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.380     ; 0.598      ;
; 1.467 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.381     ; 0.606      ;
; 1.467 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.328     ; 0.659      ;
; 1.468 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.334     ; 0.654      ;
; 1.473 ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.381     ; 0.612      ;
; 1.496 ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.365     ; 0.651      ;
; 1.502 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.371     ; 0.651      ;
; 1.505 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.371     ; 0.654      ;
; 1.506 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.368     ; 0.658      ;
; 1.517 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.322     ; 0.715      ;
; 1.524 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.322     ; 0.722      ;
; 1.529 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.332     ; 0.717      ;
; 1.561 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.360     ; 0.721      ;
; 1.589 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.326     ; 0.783      ;
; 1.605 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.360     ; 0.765      ;
; 1.616 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.379     ; 0.757      ;
; 1.624 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; -0.394     ; 0.750      ;
; 1.627 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.379     ; 0.768      ;
; 1.629 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.342     ; 0.807      ;
; 1.638 ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.338     ; 0.820      ;
; 1.646 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ; GClock       ; GClock      ; -0.500       ; -0.326     ; 0.840      ;
; 1.654 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.370     ; 0.804      ;
; 1.678 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; -0.391     ; 0.807      ;
; 1.697 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.372     ; 0.845      ;
; 1.717 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.378     ; 0.859      ;
; 1.757 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.366     ; 0.911      ;
; 1.760 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ; GClock       ; GClock      ; -0.500       ; -0.393     ; 0.887      ;
; 1.764 ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.366     ; 0.918      ;
; 1.778 ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ; GClock       ; GClock      ; -0.500       ; -0.376     ; 0.922      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                         ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0              ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0              ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0              ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                              ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                              ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                               ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                              ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                       ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                        ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                       ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                        ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|masterLatch|int_q~0|datad                                                       ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|slaveLatch|int_q~0|datad                                                                         ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~1                               ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.091  ; 0.091        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.091  ; 0.091        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0                                           ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|masterLatch|int_q~0|datac                                                               ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datac                                                                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                                               ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst1|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst2|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|masterLatch|int_q~1|datad                                                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst3|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                                ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; Comparator_4bit_inst|dff_inst|masterLatch|int_q~5|datac                                                                        ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst0|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                                       ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|register_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                                        ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; counter_4bit_inst|CLA_4bit_inst|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                               ;
; 0.100  ; 0.100        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.100  ; 0.100        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.100  ; 0.100        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                               ;
; 0.100  ; 0.100        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst1|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst2|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; CLA_4bit:CLA_4bit_inst3|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_4bit_inst0|dff_8bit_inst|dff_inst1|masterLatch|int_q~0|datad                                                               ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; Comparator_4bit:Comparator_4bit_inst|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~5                                          ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|CLA_4bit:CLA_4bit_inst|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; counter_4bit:counter_4bit_inst|register_8bit:register_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                                 ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                   ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                                                                 ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                                   ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; a[*]      ; GClock     ; 1.741 ; 2.336 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 1.658 ; 2.302 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 1.650 ; 2.258 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 1.525 ; 2.168 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 1.741 ; 2.336 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 1.909 ; 2.522 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 1.787 ; 2.368 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 1.754 ; 2.332 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 1.640 ; 2.240 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 1.909 ; 2.522 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.333 ; -0.894 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.348 ; -0.911 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.333 ; -0.894 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -0.589 ; -1.136 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -0.520 ; -1.065 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.307 ; -0.858 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.408 ; -0.964 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.307 ; -0.858 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -0.646 ; -1.204 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -0.491 ; -1.050 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 5.805 ; 5.949 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.975 ; 3.955 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 3.965 ; 3.944 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 3.933 ; 3.910 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.945 ; 3.922 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 5.805 ; 5.949 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 4.717 ; 4.772 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 4.776 ; 4.840 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.680 ; 4.701 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 3.825 ; 3.803 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.867 ; 3.847 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 3.858 ; 3.837 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 3.825 ; 3.803 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.838 ; 3.816 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 4.970 ; 5.009 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 4.136 ; 4.128 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 4.025 ; 4.030 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.018 ; 4.023 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a[0]       ; Sum[4]      ; 5.637 ;       ;       ; 6.384 ;
; a[1]       ; Sum[5]      ; 4.558 ;       ;       ; 5.215 ;
; a[2]       ; Sum[6]      ; 4.629 ;       ;       ; 5.310 ;
; a[3]       ; Sum[4]      ; 5.668 ; 5.823 ; 6.232 ; 6.418 ;
; a[3]       ; Sum[5]      ; 4.488 ; 4.562 ; 5.040 ; 5.133 ;
; a[3]       ; Sum[6]      ; 4.548 ; 4.635 ; 5.100 ; 5.206 ;
; a[3]       ; Sum[7]      ; 4.257 ; 4.017 ; 4.573 ; 4.891 ;
; b[3]       ; Sum[4]      ; 5.012 ; 5.100 ; 5.614 ; 5.674 ;
; b[3]       ; Sum[5]      ; 4.139 ; 4.151 ; 4.722 ; 4.746 ;
; b[3]       ; Sum[6]      ; 3.998 ; 4.019 ; 4.583 ; 4.597 ;
; b[3]       ; Sum[7]      ; 3.993 ; 4.015 ; 4.578 ; 4.593 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a[0]       ; Sum[4]      ; 5.477 ;       ;       ; 6.211 ;
; a[1]       ; Sum[5]      ; 4.370 ;       ;       ; 5.004 ;
; a[2]       ; Sum[6]      ; 4.403 ;       ;       ; 5.076 ;
; a[3]       ; Sum[4]      ; 4.585 ; 4.662 ; 5.149 ; 5.219 ;
; a[3]       ; Sum[5]      ; 3.788 ; 3.805 ; 4.335 ; 4.372 ;
; a[3]       ; Sum[6]      ; 3.825 ; 3.854 ; 4.397 ; 4.426 ;
; a[3]       ; Sum[7]      ; 3.820 ; 3.848 ; 4.392 ; 4.420 ;
; b[3]       ; Sum[4]      ; 4.844 ; 4.928 ; 5.428 ; 5.512 ;
; b[3]       ; Sum[5]      ; 3.970 ; 4.008 ; 4.573 ; 4.583 ;
; b[3]       ; Sum[6]      ; 3.868 ; 3.890 ; 4.444 ; 4.459 ;
; b[3]       ; Sum[7]      ; 3.863 ; 3.884 ; 4.440 ; 4.454 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.954  ; 0.251 ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -2.954  ; 0.251 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -61.456 ; 0.0   ; 0.0      ; 0.0     ; -3.0                ;
;  GClock          ; -61.456 ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; a[*]      ; GClock     ; 4.153 ; 4.430 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 4.053 ; 4.305 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 4.057 ; 4.239 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 3.798 ; 4.029 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 4.153 ; 4.430 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 4.572 ; 4.773 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 4.263 ; 4.459 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 4.218 ; 4.424 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 4.025 ; 4.202 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 4.572 ; 4.773 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.333 ; -0.847 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.348 ; -0.847 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.333 ; -0.872 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -0.589 ; -1.136 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -0.520 ; -1.065 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.307 ; -0.783 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.408 ; -0.939 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.307 ; -0.783 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -0.646 ; -1.204 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -0.491 ; -1.050 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Sum[*]    ; GClock     ; 11.274 ; 11.048 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 7.204  ; 7.349  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 7.183  ; 7.330  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 7.152  ; 7.295  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 7.110  ; 7.250  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 11.274 ; 11.048 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 9.268  ; 9.004  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 9.457  ; 9.171  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 9.108  ; 8.910  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Sum[*]    ; GClock     ; 3.825 ; 3.803 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.867 ; 3.847 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 3.858 ; 3.837 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 3.825 ; 3.803 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.838 ; 3.816 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 4.970 ; 5.009 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 4.136 ; 4.128 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 4.025 ; 4.030 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.018 ; 4.023 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a[0]       ; Sum[4]      ; 11.858 ;        ;        ; 11.934 ;
; a[1]       ; Sum[5]      ; 9.942  ;        ;        ; 9.976  ;
; a[2]       ; Sum[6]      ; 10.175 ;        ;        ; 10.200 ;
; a[3]       ; Sum[4]      ; 11.958 ; 11.732 ; 12.205 ; 12.059 ;
; a[3]       ; Sum[5]      ; 9.747  ; 9.492  ; 10.005 ; 9.793  ;
; a[3]       ; Sum[6]      ; 9.936  ; 9.672  ; 10.194 ; 9.973  ;
; a[3]       ; Sum[7]      ; 9.183  ; 8.340  ; 8.726  ; 9.288  ;
; b[3]       ; Sum[4]      ; 10.172 ; 10.147 ; 10.400 ; 10.339 ;
; b[3]       ; Sum[5]      ; 8.756  ; 8.589  ; 8.962  ; 8.833  ;
; b[3]       ; Sum[6]      ; 8.444  ; 8.277  ; 8.674  ; 8.500  ;
; b[3]       ; Sum[7]      ; 8.427  ; 8.268  ; 8.657  ; 8.491  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a[0]       ; Sum[4]      ; 5.477 ;       ;       ; 6.211 ;
; a[1]       ; Sum[5]      ; 4.370 ;       ;       ; 5.004 ;
; a[2]       ; Sum[6]      ; 4.403 ;       ;       ; 5.076 ;
; a[3]       ; Sum[4]      ; 4.585 ; 4.662 ; 5.149 ; 5.219 ;
; a[3]       ; Sum[5]      ; 3.788 ; 3.805 ; 4.335 ; 4.372 ;
; a[3]       ; Sum[6]      ; 3.825 ; 3.854 ; 4.397 ; 4.426 ;
; a[3]       ; Sum[7]      ; 3.820 ; 3.848 ; 4.392 ; 4.420 ;
; b[3]       ; Sum[4]      ; 4.844 ; 4.928 ; 5.428 ; 5.512 ;
; b[3]       ; Sum[5]      ; 3.970 ; 4.008 ; 4.573 ; 4.583 ;
; b[3]       ; Sum[6]      ; 3.868 ; 3.890 ; 4.444 ; 4.459 ;
; b[3]       ; Sum[7]      ; 3.863 ; 3.884 ; 4.440 ; 4.454 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Sum[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CarryOut      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; zeroOut       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OverFlowOut   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 0        ; 57       ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 0        ; 57       ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct 08 20:59:55 2024
Info: Command: quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.954             -61.456 GClock 
Info (332146): Worst-case hold slack is 0.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.931               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.690             -56.540 GClock 
Info (332146): Worst-case hold slack is 0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.918               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.368             -16.391 GClock 
Info (332146): Worst-case hold slack is 0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.251               0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Tue Oct 08 20:59:57 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


