15:24:24 INFO  : Registering command handlers for SDK TCF services
15:24:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
15:24:30 INFO  : XSCT server has started successfully.
15:24:46 INFO  : Successfully done setting XSCT server connection channel  
15:24:46 INFO  : Successfully done setting SDK workspace  
15:24:46 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
15:34:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
15:34:28 INFO  : XSCT server has started successfully.
15:34:28 INFO  : Successfully done setting XSCT server connection channel  
15:34:28 INFO  : Successfully done setting SDK workspace  
15:34:32 INFO  : Registering command handlers for SDK TCF services
15:34:32 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
15:34:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
15:51:10 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:04 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\lab_7\src\lscript.ld.
15:54:04 INFO  : Applying linker script to all configurations of project lab_7.
15:54:04 INFO  : Setting rebuild state to true for all configurations of project lab_7.
15:55:48 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\lab_7\src\lscript.ld.
15:55:48 INFO  : Applying linker script to all configurations of project lab_7.
15:55:48 INFO  : Setting rebuild state to true for all configurations of project lab_7.
15:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
15:59:38 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:56 INFO  : ps7_init is completed.
15:59:56 INFO  : ps7_post_config is completed.
15:59:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:01:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:05:51 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:10:35 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:45 INFO  : ps7_init is completed.
16:10:46 INFO  : ps7_post_config is completed.
16:10:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:20:55 INFO  : Registering command handlers for SDK TCF services
16:20:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
16:21:03 INFO  : XSCT server has started successfully.
16:21:06 INFO  : Successfully done setting XSCT server connection channel  
16:21:06 INFO  : Successfully done setting SDK workspace  
16:21:06 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
16:21:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:21:46 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:22:27 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:53 INFO  : ps7_init is completed.
16:22:53 INFO  : ps7_post_config is completed.
16:22:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:23:30 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:23:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A757A" && level==0} -index 1' command is executed.
16:23:57 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:07 INFO  : ps7_init is completed.
16:24:08 INFO  : ps7_post_config is completed.
16:24:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:50:44 INFO  : Registering command handlers for SDK TCF services
09:50:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
09:50:53 INFO  : XSCT server has started successfully.
09:50:56 INFO  : Successfully done setting XSCT server connection channel  
09:50:56 INFO  : Successfully done setting SDK workspace  
09:50:56 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
09:50:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
09:51:19 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:51:52 INFO  : ps7_init is completed.
09:51:53 INFO  : ps7_post_config is completed.
09:51:53 INFO  : Processor reset is completed for ps7_cortexa9_0
09:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
09:53:05 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:53:12 INFO  : ps7_init is completed.
09:53:12 INFO  : ps7_post_config is completed.
09:53:12 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:13:39 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:14:01 INFO  : ps7_init is completed.
10:14:01 INFO  : ps7_post_config is completed.
10:14:01 INFO  : Processor reset is completed for ps7_cortexa9_0
10:14:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:21:06 INFO  : Registering command handlers for SDK TCF services
10:21:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
10:21:15 INFO  : XSCT server has started successfully.
10:21:18 INFO  : Successfully done setting XSCT server connection channel  
10:21:18 INFO  : Successfully done setting SDK workspace  
10:21:18 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
10:21:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:21:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538641107266,  Project:1538572636407
10:21:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
10:21:20 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:21:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:21:38 INFO  : 
10:21:39 INFO  : Updating hardware inferred compiler options for hello_test.
10:21:39 INFO  : Clearing existing target manager status.
10:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:23:10 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:31:03 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:16 INFO  : ps7_init is completed.
10:31:16 INFO  : ps7_post_config is completed.
10:31:17 INFO  : Processor reset is completed for ps7_cortexa9_0
10:32:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:32:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538642587792,  Project:1538641107266
10:43:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:45:13 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:45:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:45:41 INFO  : 
10:45:42 INFO  : Updating hardware inferred compiler options for hello_test.
10:45:42 INFO  : Clearing existing target manager status.
10:48:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:50:28 INFO  : Registering command handlers for SDK TCF services
10:50:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
10:50:35 INFO  : XSCT server has started successfully.
10:50:35 INFO  : Successfully done setting XSCT server connection channel  
10:50:40 INFO  : Successfully done setting SDK workspace  
10:50:40 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
10:50:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:04:19 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:19 INFO  : ps7_init is completed.
11:04:19 INFO  : ps7_post_config is completed.
11:04:19 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:04:31 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:05:31 INFO  : Registering command handlers for SDK TCF services
11:05:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
11:05:34 INFO  : XSCT server has started successfully.
11:05:35 INFO  : Successfully done setting XSCT server connection channel  
11:05:35 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
11:05:35 INFO  : Successfully done setting SDK workspace  
11:05:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:06:01 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:25 INFO  : ps7_init is completed.
11:06:25 INFO  : ps7_post_config is completed.
11:06:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:18:43 INFO  : Registering command handlers for SDK TCF services
11:18:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
11:18:46 INFO  : XSCT server has started successfully.
11:18:47 INFO  : Successfully done setting XSCT server connection channel  
11:18:47 INFO  : Successfully done setting SDK workspace  
11:18:47 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
11:18:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:18:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538644654311,  Project:1538642587792
11:18:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
11:18:51 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:18:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:19:03 INFO  : 
11:19:04 INFO  : Updating hardware inferred compiler options for hello_test.
11:19:04 INFO  : Clearing existing target manager status.
11:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:20:07 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:24 INFO  : ps7_init is completed.
11:20:24 INFO  : ps7_post_config is completed.
11:20:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:22:17 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:40 INFO  : ps7_init is completed.
11:22:40 INFO  : ps7_post_config is completed.
11:22:40 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:23:28 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:46 INFO  : ps7_init is completed.
11:23:46 INFO  : ps7_post_config is completed.
11:23:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:56:37 INFO  : Registering command handlers for SDK TCF services
11:56:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
11:56:48 INFO  : XSCT server has started successfully.
11:56:48 INFO  : Successfully done setting XSCT server connection channel  
11:56:52 INFO  : Successfully done setting SDK workspace  
11:56:52 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
11:56:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:56:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538646184669,  Project:1538644654311
11:56:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
11:56:56 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:57:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:57:21 INFO  : 
11:57:22 INFO  : Updating hardware inferred compiler options for hello_test.
11:57:22 INFO  : Clearing existing target manager status.
11:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:59:49 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
12:01:39 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:53 INFO  : ps7_init is completed.
12:01:53 INFO  : ps7_post_config is completed.
12:01:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:41:40 INFO  : Registering command handlers for SDK TCF services
14:41:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
14:41:45 INFO  : XSCT server has started successfully.
14:41:58 INFO  : Successfully done setting XSCT server connection channel  
14:41:58 INFO  : Successfully done setting SDK workspace  
14:41:58 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
14:41:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:42:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538656723086,  Project:1538646184669
14:42:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
14:42:03 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:42:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:42:17 INFO  : 
14:42:18 INFO  : Updating hardware inferred compiler options for hello_test.
14:42:18 INFO  : Clearing existing target manager status.
14:42:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:47:41 INFO  : Registering command handlers for SDK TCF services
14:47:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
14:47:46 INFO  : XSCT server has started successfully.
14:47:52 INFO  : Successfully done setting XSCT server connection channel  
14:47:52 INFO  : Successfully done setting SDK workspace  
14:47:52 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf.
14:47:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
14:48:51 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:07 INFO  : ps7_init is completed.
14:49:07 INFO  : ps7_post_config is completed.
14:49:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538659948930,  Project:1538656723086
15:32:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:10 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:33:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:27 INFO  : 
15:33:28 INFO  : Updating hardware inferred compiler options for hello_test.
15:33:28 INFO  : Clearing existing target manager status.
15:33:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
15:34:20 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:36 INFO  : ps7_init is completed.
15:34:36 INFO  : ps7_post_config is completed.
15:34:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
