# Sky130 DAY 4 - Pre-layout timing analysis and importance of good clock tree
## Timing modelling using delay tables
### 55 - Labs steps to convert grid info to track info
### 56 - Lab steps to convert magic layout to std cell LEF
### 57 - Intoduction to timing libs and steps to include new cell in synthesis
### 58 - Introduction to delay tables
### 59 - Delay table usage Part 1
### 60 - Delay table usage Part 2
### 61 - Lab steps to configure synthesis settings to fix slack and include vsdinv
## Timing analysis with ideal clocks using openSTA
### 62 - Setup timing analysis and introduction to flip-flop setup time
### 63 - Introduction to clock jitter and uncertainty
### 64 - Lab steps to configure OpenSTA for post-synth timing analysis
### 65 - Lab steps to optimize synthesis to reduce setup violations
### 66 - Lab steps to do basic timing ECO
## Clock tree synthesis TritonCTS and signal integrity
### 67 - Clock tree routing and buffering using H-Tree algorithm
### 68 - Crosstalk and clock net shielding
### 69 - Lab steps to run CTS using TritonCTS
### 70 - Lab steps to verify CTS runs
## Timing analysis with real clocks using openSTA
### 71 - Setup timing analysis using real clocks
### 72 - Hold timing analysis using real clocks
### 73 - Lab steps to analyze timing with real clocks using OpenSTA
### 74 - Lab steps to execute OpenSTA with right timinig libraries and CTS assignment
### 75 - Lab steps to observe impact of bigger CTS buffers on setup and hold timing
