@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\colorbar_gen.v":95:4:95:9|Removing sequential instance vsync (in view: work.colorbar_gen_1280_1440_480_750_40_44_148_5_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\colorbar_gen.v":95:4:95:9|Removing sequential instance hsync (in view: work.colorbar_gen_1280_1440_480_750_40_44_148_5_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF203 |Set autoconstraint_io 
