Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Oct 17 12:41:46 2016
| Host         : LT-1846 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file O:/mars/m_s_r_0_0/outputs/rpt/post_route_timing_summary2.rpt
| Design       : top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.520        0.000                      0                 6526        0.060        0.000                      0                 6524        0.000        0.000                       0                  2373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                    ------------         ----------      --------------
clk_ref_p                                                                                                                                                                {0.000 2.500}        5.000           200.000         
qdriip_cq_p[0]                                                                                                                                                           {0.000 2.500}        5.000           200.000         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk         {0.000 2.500}        5.000           200.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv    {0.000 5.000}        10.000          100.000         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk         {0.000 2.500}        5.000           200.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv    {0.000 5.000}        10.000          100.000         
sys_clk_p                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                          {0.312 1.563}        2.500           400.000         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                           {0.000 2.500}        5.000           200.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 2.500}        5.000           200.000         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 5.000}        10.000          100.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk       {0.000 2.500}        5.000           200.000         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {0.000 5.000}        10.000          100.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk       {0.000 2.500}        5.000           200.000         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {0.000 5.000}        10.000          100.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 2.500}        5.000           200.000         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 5.000}        10.000          100.000         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                           {2.187 7.187}        80.000          12.500          
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                        {0.000 5.000}        10.000          100.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                         {0.000 5.000}        10.000          100.000         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                               {0.000 10.000}       20.000          50.000          
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref_p                                                                                                                                                                      4.039        0.000                      0                   14        0.150        0.000                      0                   14        0.264        0.000                       0                    19  
qdriip_cq_p[0]                                                                                                                                                                                                                                                                                                             2.018        0.000                       0                     3  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk                                                                                                                                                           3.930        0.000                       0                    18  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv          6.428        0.000                      0                   36        0.647        0.000                      0                   36        4.086        0.000                       0                    10  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk                                                                                                                                                           3.930        0.000                       0                    18  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv          5.434        0.000                      0                   36        0.505        0.000                      0                   36        4.086        0.000                       0                    10  
sys_clk_p                                                                                                                                                                                                                                                                                                                  1.100        0.000                       0                     1  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                                                                                                                                                                            0.000        0.000                       0                    10  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                                 3.928        0.000                      0                    2        0.314        0.000                      0                    2        1.965        0.000                       0                     9  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         3.930        0.000                       0                    11  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        6.327        0.000                      0                   44        0.733        0.000                      0                   44        4.086        0.000                       0                    12  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk                                                                                                                                                         3.930        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv        6.244        0.000                      0                   36        0.579        0.000                      0                   36        4.086        0.000                       0                    10  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk                                                                                                                                                         3.930        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        7.316        0.000                      0                   40        0.312        0.000                      0                   40        4.086        0.000                       0                    11  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         3.930        0.000                       0                    12  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        6.627        0.000                      0                   48        0.120        0.000                      0                   48        4.086        0.000                       0                    13  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                                                                                                                                                                             3.928        0.000                       0                     9  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                                                                                                                                                                          3.000        0.000                       0                     3  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                               5.048        0.000                      0                 6205        0.073        0.000                      0                 6205        3.750        0.000                       0                  2155  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                                     8.239        0.000                      0                   13        0.102        0.000                      0                   13        9.650        0.000                       0                    17  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                         To Clock                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                         --------                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                             2.302        0.000                      0                    2        1.694        0.000                      0                    2  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        1.577        0.000                      0                   56        0.094        0.000                      0                   56  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv        1.520        0.000                      0                   46        0.075        0.000                      0                   46  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        2.565        0.000                      0                   51        0.065        0.000                      0                   51  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        1.897        0.000                      0                   61        0.084        0.000                      0                   61  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                             7.636        0.000                      0                    2        0.060        0.000                      0                    2  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                                   7.845        0.000                      0                    1        0.199        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                    From Clock                                                    To Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                    ----------                                                    --------                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                                   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                      1.612        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_p
  To Clock:  clk_ref_p

Setup :            0  Failing Endpoints,  Worst Slack        4.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_p rise@5.000ns - clk_ref_p rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.204ns (24.341%)  route 0.634ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 9.198 - 5.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.840     0.840 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, routed)           1.992     2.832    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.925 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, routed)          1.690     4.615    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X171Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y251       FDPE (Prop_fdpe_C_Q)         0.204     4.819 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/Q
                         net (fo=1, routed)           0.634     5.453    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in[9]
    SLICE_X171Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_p rise edge)
                                                      5.000     5.000 r  
    AF14                                              0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.762     5.762 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, routed)           1.866     7.628    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.711 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, routed)          1.487     9.198    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X171Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                         clock pessimism              0.417     9.615    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y251       FDPE (Setup_fdpe_C_D)       -0.088     9.491    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.491    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  4.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_p rise@0.000ns - clk_ref_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.601%)  route 0.054ns (33.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.463     0.463 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, routed)           0.910     1.373    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.399 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, routed)          0.784     2.183    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X170Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y251       FDPE (Prop_fdpe_C_Q)         0.107     2.290 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.054     2.344    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in[8]
    SLICE_X171Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.537     0.537 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, routed)           0.985     1.522    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.552 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, routed)          1.032     2.584    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X171Y251       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism             -0.390     2.194    
    SLICE_X171Y251       FDPE (Hold_fdpe_C_D)         0.000     2.194    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y4  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y4  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X171Y251   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X170Y251   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  qdriip_cq_p[0]
  To Clock:  qdriip_cq_p[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qdriip_cq_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { qdriip_cq_n[0] qdriip_cq_p[0] }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFMR/I                n/a            1.250         5.000       3.750      BUFMRCE_X1Y11        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/I
High Pulse Width  Slow    PHASER_IN/PHASEREFCLK  n/a            0.482         2.500       2.018      PHASER_IN_PHY_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/PHASEREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         5.000       3.930      ILOGIC_X1Y281  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        6.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.326ns (10.710%)  route 2.718ns (89.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 14.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.806     0.806 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           1.117     1.923    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.085     2.008 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.467     2.475    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.983     4.458 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.154     4.612 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.043     4.655    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    ILOGIC_X1Y295        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y295        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     4.981 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/Q2
                         net (fo=1, routed)           2.718     7.699    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout[2]
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000    10.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.710    10.710 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.923    11.633    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.076    11.709 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.419    12.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.966    14.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.145    14.239 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, routed)          0.000    14.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism              0.373    14.612    
                         clock uncertainty           -0.035    14.576    
    IN_FIFO_X1Y18        IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.450    14.126    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.142ns (33.729%)  route 0.279ns (66.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.342     0.342 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.530     0.872    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.030     0.902 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.189     1.091    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.809     2.899 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.090     2.989 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, routed)          0.173     3.162    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    ILOGIC_X1Y231        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y231        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.142     3.304 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/Q2
                         net (fo=1, routed)           0.279     3.583    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout[38]
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.643     1.063    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.034     1.097 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.213     1.310    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.821     3.130 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.096     3.226 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, routed)          0.000     3.226    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism             -0.237     2.989    
    IN_FIFO_X1Y18        IN_FIFO (Hold_in_fifo_WRCLK_D9[2])
                                                     -0.053     2.936    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.647    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         5.000       3.930      ILOGIC_X1Y279  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        5.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.326ns (7.962%)  route 3.769ns (92.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.806     0.806 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           1.117     1.923    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.085     2.008 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.462     2.470    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.983     4.453 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.154     4.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.043     4.650    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    ILOGIC_X1Y336        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y336        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     4.976 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/Q2
                         net (fo=1, routed)           3.769     8.744    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout[26]
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000    10.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.710    10.710 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.923    11.633    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.076    11.709 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.414    12.123    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.966    14.089 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.145    14.234 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, routed)          0.000    14.234    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism              0.373    14.607    
                         clock uncertainty           -0.035    14.571    
    IN_FIFO_X1Y19        IN_FIFO (Setup_in_fifo_WRCLK_D6[2])
                                                     -0.393    14.178    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.142ns (33.480%)  route 0.282ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.342     0.342 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.530     0.872    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.030     0.902 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.186     1.088    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.809     2.896 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.090     2.986 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.021     3.008    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    ILOGIC_X1Y232        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y232        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.142     3.150 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/Q3
                         net (fo=1, routed)           0.282     3.432    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout[13]
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  qdriip_cq_n[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_n[0]
    F10                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, routed)           0.643     1.063    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.034     1.097 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, routed)           0.210     1.307    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.821     3.127 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.096     3.223 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, routed)          0.000     3.223    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism             -0.237     2.986    
    IN_FIFO_X1Y19        IN_FIFO (Hold_in_fifo_WRCLK_D3[1])
                                                     -0.060     2.926    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
Waveform(ns):       { 0.313 1.563 }
Period(ns):         2.500
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/FREQREFCLK
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         1.250       0.768      PHASER_REF_X1Y5       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN/FREQREFCLK       n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y19   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@5.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.576ns (49.357%)  route 0.591ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 7.958 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.968     3.062    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.638 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.591     4.229    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.074     7.958    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.268     8.226    
                         clock uncertainty           -0.061     8.165    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     8.157    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  3.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.340ns (55.465%)  route 0.273ns (44.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.401     1.364    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.704 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.273     1.977    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.596     1.700    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.170     1.530    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.663    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         2.500       1.965      PHY_CONTROL_X1Y5  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535         2.500       1.965      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         5.000       3.930      OLOGIC_X1Y204  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        6.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.552ns (15.620%)  route 2.982ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.685ns = ( 16.685 - 10.000 ) 
    Source Clock Delay      (SCD):    6.767ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.962     3.056    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.626 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.767 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     6.767    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.552     7.319 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q6[3]
                         net (fo=1, routed)           2.982    10.301    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6[3]
    OLOGIC_X1Y207        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.860    12.744    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.237 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.370 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    16.685    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y207        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.397    17.083    
                         clock uncertainty           -0.061    17.022    
    OLOGIC_X1Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.628    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.154ns (16.605%)  route 0.773ns (83.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.404     1.367    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.574 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.657 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.657    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.154     4.811 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q1[0]
                         net (fo=1, routed)           0.773     5.584    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1[0]
    OLOGIC_X1Y244        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.456     1.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.830 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.918 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.173     5.092    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y244        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.261     4.830    
    OLOGIC_X1Y244        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.851    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.851    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  0.733    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         5.000       3.930      OLOGIC_X1Y222  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.552ns (15.282%)  route 3.060ns (84.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 16.671 - 10.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.952     3.046    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.616 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.757 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.757    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.552     7.309 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q2[3]
                         net (fo=1, routed)           3.060    10.369    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2[3]
    OLOGIC_X1Y221        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.851    12.735    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.228 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.361 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    16.671    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y221        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.396    17.068    
                         clock uncertainty           -0.061    17.007    
    OLOGIC_X1Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.613    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.155ns (20.108%)  route 0.616ns (79.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.395     1.358    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.565 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.648 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.648    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.155     4.803 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q4[0]
                         net (fo=1, routed)           0.616     5.419    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4[0]
    OLOGIC_X1Y289        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.446     1.550    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.820 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.908 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.171     5.079    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y289        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.260     4.819    
    OLOGIC_X1Y289        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.840    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.419    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         5.000       3.930      OLOGIC_X1Y245  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        7.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.552ns (21.713%)  route 1.990ns (78.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 16.892 - 10.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.862 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.003    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.552     7.555 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[3]
                         net (fo=1, routed)           1.990     9.546    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[3]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.069    12.953    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.579 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    16.892    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.424    17.317    
                         clock uncertainty           -0.061    17.256    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.862    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  7.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.154ns (30.499%)  route 0.351ns (69.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.700 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.783 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.783    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.154     4.937 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q7[0]
                         net (fo=1, routed)           0.351     5.288    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7[0]
    OLOGIC_X1Y248        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.973 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.061 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     5.234    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y248        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.278     4.955    
    OLOGIC_X1Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.976    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.288    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         5.000       3.930      OLOGIC_X1Y228  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        6.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.552ns (17.061%)  route 2.683ns (82.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.862 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.003    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.552     7.555 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[5]
                         net (fo=1, routed)           2.683    10.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[5]
    OLOGIC_X1Y206        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.069    12.953    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.579 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    16.896    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y206        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.424    17.321    
                         clock uncertainty           -0.061    17.260    
    OLOGIC_X1Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    16.866    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  6.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.155ns (45.855%)  route 0.183ns (54.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.700 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.783 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.783    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.155     4.938 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q8[2]
                         net (fo=1, routed)           0.183     5.121    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8[2]
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.973 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.061 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.197     5.258    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.278     4.980    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     5.001    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.001    
                         arrival time                           5.121    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
Waveform(ns):       { 2.188 7.187 }
Period(ns):         80.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.071         80.000      78.929     PLLE2_ADV_X1Y6       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y6       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN/SYNCIN   n/a            1.072         5.000       3.928      PHASER_IN_PHY_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.409         10.000      8.592      BUFHCE_X1Y72     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.624ns (13.858%)  route 3.879ns (86.142%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 13.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.812     4.186    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.189    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.829     4.104    clk
    SLICE_X170Y325       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y325       FDRE (Prop_fdre_C_Q)         0.259     4.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]/Q
                         net (fo=1, routed)           1.822     6.185    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0][1]
    SLICE_X170Y270       LUT4 (Prop_lut4_I1_O)        0.047     6.232 r  klane_stg3_left_r[1]_i_1/O
                         net (fo=5, routed)           0.279     6.511    klane_stg3_left_r[1]_i_1_n_0
    SLICE_X166Y270       LUT4 (Prop_lut4_I1_O)        0.134     6.645 f  po_en_r_i_10/O
                         net (fo=1, routed)           0.556     7.200    po_en_r_i_10_n_0
    SLICE_X166Y271       LUT6 (Prop_lut6_I0_O)        0.043     7.243 f  po_en_r_i_9/O
                         net (fo=2, routed)           0.336     7.580    po_en_r_i_9_n_0
    SLICE_X164Y273       LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  mmcm_edge_detect_rdy_r_i_4/O
                         net (fo=2, routed)           0.186     7.809    mmcm_edge_detect_rdy_r_i_4_n_0
    SLICE_X165Y273       LUT6 (Prop_lut6_I2_O)        0.043     7.852 r  mmcm_edge_detect_rdy_r_i_2/O
                         net (fo=1, routed)           0.312     8.164    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_ns
    SLICE_X165Y272       LUT5 (Prop_lut5_I0_O)        0.055     8.219 r  mmcm_edge_detect_rdy_r_i_1/O
                         net (fo=1, routed)           0.388     8.607    mmcm_edge_detect_rdy_r_i_1_n_0
    SLICE_X165Y272       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.058    12.942    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    13.008 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.742    13.750    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    10.006 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.003    12.009    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.092 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.471    13.563    clk
    SLICE_X165Y272       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg/C
                         clock pessimism              0.256    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X165Y272       FDRE (Setup_fdre_C_D)       -0.104    13.655    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  5.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.587%)  route 0.115ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.357    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.365     1.745    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.034    -0.289 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.166     0.877    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        0.855     1.758    clk
    SLICE_X167Y333       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y333       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]/Q
                         net (fo=2, routed)           0.115     1.973    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/DIA0
    SLICE_X166Y333       RAMD32                                       r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.458     1.562    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.528     2.135    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.392    -0.257 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.244     0.987    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.017 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.121     2.138    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/WCLK
    SLICE_X166Y333       RAMD32                                       r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/RAMA/CLK
                         clock pessimism             -0.369     1.769    
    SLICE_X166Y333       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.900    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500         10.000      7.500      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y6   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        8.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in fall@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.223ns (20.698%)  route 0.854ns (79.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 13.770 - 10.000 ) 
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.812     4.186    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.845     4.120    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X169Y339       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y339       FDPE (Prop_fdpe_C_Q)         0.223     4.343 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/Q
                         net (fo=1, routed)           0.854     5.197    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in fall edge)
                                                     10.000    10.000 f  
    H9                                                0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.884 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.058    12.942    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    13.008 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.742    13.750    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744    10.006 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           2.003    12.009    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.092 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.678    13.770    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                         clock pessimism              0.366    14.136    
                         clock uncertainty           -0.094    14.042    
    ILOGIC_X1Y344        IDDR (Setup_iddr_C_R)       -0.606    13.436    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  8.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.100ns (17.876%)  route 0.459ns (82.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.357    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.365     1.745    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.289 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.166     0.877    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          0.859     1.762    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X169Y339       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.862 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/Q
                         net (fo=1, routed)           0.459     2.321    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.458     1.562    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.528     2.135    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.257 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.244     0.987    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.017 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.157     2.174    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                         clock pessimism             -0.347     1.827    
    ILOGIC_X1Y344        IDDR (Hold_iddr_C_R)         0.392     2.219    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y17   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X169Y314   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X169Y285   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@2.188ns fall@7.187ns period=80.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.813ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@5.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise@2.188ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 7.958 - 5.000 ) 
    Source Clock Delay      (SCD):    2.094ns = ( 4.281 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise edge)
                                                      2.188     2.188 r  
    H9                                                0.000     2.188 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.188    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.067 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     4.204    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.281 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=8, routed)           1.204     5.485    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.074     7.958    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.210     8.168    
                         clock uncertainty           -0.213     7.955    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     7.787    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  2.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@2.188ns fall@7.187ns period=80.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.188ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise@2.188ns)
  Data Path Delay:        1.074ns  (logic 0.000ns (0.000%)  route 1.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    1.884ns = ( 4.071 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise edge)
                                                      2.188     2.188 r  
    H9                                                0.000     2.188 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.188    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     2.965 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     3.998    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.071 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=8, routed)           1.074     5.145    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.204     3.298    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.210     3.088    
                         clock uncertainty            0.213     3.301    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151     3.452    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  1.694    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@5.000ns)
  Data Path Delay:        3.417ns  (logic 0.435ns (12.731%)  route 2.982ns (87.269%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.685ns = ( 16.685 - 10.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 11.626 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     5.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     7.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.962     8.056    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570    11.626 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.927 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDEN_Q6[3])
                                                      0.134    12.061 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q6[3]
                         net (fo=1, routed)           2.982    15.043    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6[3]
    OLOGIC_X1Y207        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.860    12.744    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.237 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.370 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    16.685    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y207        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.389    17.075    
                         clock uncertainty           -0.061    17.014    
    OLOGIC_X1Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.620    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.620    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  1.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.404     1.367    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.574 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.746 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.746    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.456     1.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.830 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.918 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.918    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                         clock pessimism             -0.256     4.662    
    OUT_FIFO_X1Y26       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.652    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                         -4.652    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@5.000ns)
  Data Path Delay:        3.469ns  (logic 0.409ns (11.790%)  route 3.060ns (88.210%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 16.671 - 10.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 11.616 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     5.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     7.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.952     8.046    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570    11.616 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.917 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.917    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDEN_Q2[3])
                                                      0.108    12.025 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q2[3]
                         net (fo=1, routed)           3.060    15.085    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2[3]
    OLOGIC_X1Y221        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.851    12.735    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.228 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.361 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    16.671    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y221        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.388    17.060    
                         clock uncertainty           -0.061    16.999    
    OLOGIC_X1Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.605    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.930%)  route 0.668ns (71.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.255ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.395     1.358    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.565 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.837 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=10, routed)          0.668     5.505    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.446     1.550    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.820 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.908 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.171     5.079    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.255     4.824    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     5.431    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           5.505    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@5.000ns)
  Data Path Delay:        2.426ns  (logic 0.436ns (17.970%)  route 1.990ns (82.030%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 16.892 - 10.000 ) 
    Source Clock Delay      (SCD):    6.862ns = ( 11.862 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     5.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     7.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.198     8.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570    11.862 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.163 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.163    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDEN_Q9[3])
                                                      0.135    12.298 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[3]
                         net (fo=1, routed)           1.990    14.289    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[3]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.069    12.953    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.579 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    16.892    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.416    17.309    
                         clock uncertainty           -0.061    17.248    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    16.854    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.854    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.272ns (29.183%)  route 0.660ns (70.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.273ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.700 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.972 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=11, routed)          0.660     5.632    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst
    OLOGIC_X1Y240        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.973 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.061 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     5.234    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y240        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.273     4.960    
    OLOGIC_X1Y240        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     5.567    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.567    
                         arrival time                           5.632    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@5.000ns)
  Data Path Delay:        3.098ns  (logic 0.415ns (13.394%)  route 2.683ns (86.606%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.862ns = ( 11.862 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     5.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     7.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.198     8.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570    11.862 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.163 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.163    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDEN_Q5[5])
                                                      0.114    12.277 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[5]
                         net (fo=1, routed)           2.683    14.961    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[5]
    OLOGIC_X1Y206        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           1.069    12.953    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    16.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    16.579 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    16.896    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y206        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.416    17.313    
                         clock uncertainty           -0.061    17.252    
    OLOGIC_X1Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    16.858    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -14.961    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.272ns (28.542%)  route 0.681ns (71.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.273ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.700 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.972 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=13, routed)          0.681     5.653    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst
    OLOGIC_X1Y234        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.973 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.061 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.174     5.236    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y234        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.273     4.962    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     5.569    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.569    
                         arrival time                           5.653    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@10.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.392ns (25.041%)  route 1.173ns (74.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 13.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.812     4.186    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.964     4.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y344        IDDR (Prop_iddr_C_Q1)        0.392     4.631 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/Q1
                         net (fo=1, routed)           1.173     5.804    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/q1
    SLICE_X170Y312       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    11.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.058    12.942    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    13.008 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.742    13.750    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    10.006 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.003    12.009    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.092 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.611    13.703    clk
    SLICE_X170Y312       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/C
                         clock pessimism             -0.009    13.694    
                         clock uncertainty           -0.209    13.485    
    SLICE_X170Y312       FDRE (Setup_fdre_C_D)       -0.045    13.440    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  7.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.679%)  route 0.522ns (80.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.357    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.365     1.745    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.289 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.166     0.877    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          0.777     1.680    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X169Y285       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y285       FDRE (Prop_fdre_C_Q)         0.100     1.780 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/Q
                         net (fo=1, routed)           0.522     2.302    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r
    SLICE_X168Y277       LUT2 (Prop_lut2_I0_O)        0.028     2.330 r  mmcm_hi0_r_i_1/O
                         net (fo=1, routed)           0.000     2.330    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_ns
    SLICE_X168Y277       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.458     1.562    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.528     2.135    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.392    -0.257 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.244     0.987    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.017 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.016     2.033    clk
    SLICE_X168Y277       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/C
                         clock pessimism             -0.032     2.001    
                         clock uncertainty            0.209     2.210    
    SLICE_X168Y277       FDRE (Hold_fdre_C_D)         0.061     2.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@20.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@10.000ns)
  Data Path Delay:        1.432ns  (logic 0.308ns (21.508%)  route 1.124ns (78.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 23.572 - 20.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 13.962 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880    10.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137    12.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    12.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.177    13.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103    13.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.812    14.186    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.189     9.997 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.185    12.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    12.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        1.687    13.962    clk
    SLICE_X166Y294       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y294       FDPE (Prop_fdpe_C_Q)         0.259    14.221 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/Q
                         net (fo=21, routed)          0.740    14.961    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0
    SLICE_X169Y286       LUT1 (Prop_lut1_I0_O)        0.049    15.010 r  first_rising_ps_clk_r_i_1/O
                         net (fo=1, routed)           0.384    15.394    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns
    SLICE_X169Y285       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    20.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033    21.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.884 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.058    22.942    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    23.008 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.742    23.750    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744    20.006 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           2.003    22.009    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    22.092 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.480    23.572    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X169Y285       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                         clock pessimism             -0.009    23.563    
                         clock uncertainty           -0.209    23.354    
    SLICE_X169Y285       FDRE (Setup_fdre_C_D)       -0.115    23.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                  7.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.148ns (20.191%)  route 0.585ns (79.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.357    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.365     1.745    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.034    -0.289 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.166     0.877    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2153, routed)        0.780     1.683    clk
    SLICE_X166Y294       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y294       FDPE (Prop_fdpe_C_Q)         0.118     1.801 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/Q
                         net (fo=21, routed)          0.390     2.191    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0
    SLICE_X169Y286       LUT1 (Prop_lut1_I0_O)        0.030     2.221 r  first_rising_ps_clk_r_i_1/O
                         net (fo=1, routed)           0.195     2.416    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns
    SLICE_X169Y285       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.458     1.562    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.528     2.135    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.257 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.244     0.987    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.017 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, routed)          1.024     2.041    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X169Y285       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                         clock pessimism             -0.032     2.009    
                         clock uncertainty            0.209     2.218    
    SLICE_X169Y285       FDRE (Hold_fdre_C_D)        -0.001     2.217    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.067%)  route 1.165ns (83.933%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y298                                    0.000     0.000 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X168Y298       FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=41, routed)          1.165     1.388    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    PHY_CONTROL_X1Y6     PHY_CONTROL                  0.000     3.000    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.612    





