// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_perform_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        input_0_V_address1,
        input_0_V_ce1,
        input_0_V_q1,
        input_1_V_address0,
        input_1_V_ce0,
        input_1_V_q0,
        input_1_V_address1,
        input_1_V_ce1,
        input_1_V_q1,
        input_2_V_address0,
        input_2_V_ce0,
        input_2_V_q0,
        input_2_V_address1,
        input_2_V_ce1,
        input_2_V_q1,
        input_3_V_address0,
        input_3_V_ce0,
        input_3_V_q0,
        input_3_V_address1,
        input_3_V_ce1,
        input_3_V_q1,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        output_V_q0
);

parameter    ap_ST_st1_fsm_0 = 13'b1;
parameter    ap_ST_st2_fsm_1 = 13'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 13'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 13'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 13'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 13'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 13'b1000000;
parameter    ap_ST_st17_fsm_7 = 13'b10000000;
parameter    ap_ST_st18_fsm_8 = 13'b100000000;
parameter    ap_ST_st19_fsm_9 = 13'b1000000000;
parameter    ap_ST_st20_fsm_10 = 13'b10000000000;
parameter    ap_ST_st21_fsm_11 = 13'b100000000000;
parameter    ap_ST_st22_fsm_12 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_19 = 6'b11001;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv6_7 = 6'b111;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv6_E = 6'b1110;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv10_19 = 10'b11001;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] input_0_V_address0;
output   input_0_V_ce0;
input  [31:0] input_0_V_q0;
output  [7:0] input_0_V_address1;
output   input_0_V_ce1;
input  [31:0] input_0_V_q1;
output  [7:0] input_1_V_address0;
output   input_1_V_ce0;
input  [31:0] input_1_V_q0;
output  [7:0] input_1_V_address1;
output   input_1_V_ce1;
input  [31:0] input_1_V_q1;
output  [7:0] input_2_V_address0;
output   input_2_V_ce0;
input  [31:0] input_2_V_q0;
output  [7:0] input_2_V_address1;
output   input_2_V_ce1;
input  [31:0] input_2_V_q1;
output  [7:0] input_3_V_address0;
output   input_3_V_ce0;
input  [31:0] input_3_V_q0;
output  [7:0] input_3_V_address1;
output   input_3_V_ce1;
input  [31:0] input_3_V_q1;
output  [9:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [31:0] output_V_d0;
input  [31:0] output_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] input_0_V_address0;
reg input_0_V_ce0;
reg[7:0] input_0_V_address1;
reg input_0_V_ce1;
reg[7:0] input_1_V_address0;
reg input_1_V_ce0;
reg[7:0] input_1_V_address1;
reg input_1_V_ce1;
reg[7:0] input_2_V_address0;
reg input_2_V_ce0;
reg[7:0] input_2_V_address1;
reg input_2_V_ce1;
reg[7:0] input_3_V_address0;
reg input_3_V_ce0;
reg[7:0] input_3_V_address1;
reg input_3_V_ce1;
reg[9:0] output_V_address0;
reg output_V_ce0;
reg output_V_we0;
reg[31:0] output_V_d0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_30;
reg   [12:0] w_conv1_0_address0;
reg    w_conv1_0_ce0;
wire   [29:0] w_conv1_0_q0;
reg   [12:0] w_conv1_0_address1;
reg    w_conv1_0_ce1;
wire   [29:0] w_conv1_0_q1;
reg   [12:0] w_conv1_1_address0;
reg    w_conv1_1_ce0;
wire   [29:0] w_conv1_1_q0;
reg   [12:0] w_conv1_1_address1;
reg    w_conv1_1_ce1;
wire   [29:0] w_conv1_1_q1;
reg   [12:0] w_conv1_2_address0;
reg    w_conv1_2_ce0;
wire   [28:0] w_conv1_2_q0;
reg   [12:0] w_conv1_2_address1;
reg    w_conv1_2_ce1;
wire   [28:0] w_conv1_2_q1;
reg   [12:0] w_conv1_3_address0;
reg    w_conv1_3_ce0;
wire   [29:0] w_conv1_3_q0;
reg   [12:0] w_conv1_3_address1;
reg    w_conv1_3_ce1;
wire   [29:0] w_conv1_3_q1;
wire   [3:0] b_conv1_0_address0;
reg    b_conv1_0_ce0;
wire   [27:0] b_conv1_0_q0;
wire   [3:0] b_conv1_1_address0;
reg    b_conv1_1_ce0;
wire   [27:0] b_conv1_1_q0;
wire   [3:0] b_conv1_2_address0;
reg    b_conv1_2_ce0;
wire   [27:0] b_conv1_2_q0;
wire   [3:0] b_conv1_3_address0;
reg    b_conv1_3_ce0;
wire   [27:0] b_conv1_3_q0;
reg   [9:0] indvar_flatten3_reg_866;
reg   [5:0] t_V_1_reg_877;
reg   [5:0] ap_reg_ppstg_t_V_1_reg_877_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_161;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg   [5:0] indvar_flatten4_reg_889;
reg   [0:0] t_V_3_reg_900;
reg   [5:0] indvar_flatten_reg_911;
reg   [2:0] t_V_7_reg_922;
reg   [2:0] t_V_5_reg_933;
reg   [2:0] ap_reg_ppstg_t_V_5_reg_933_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_185;
wire   [0:0] exitcond1_fu_990_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_194;
wire   [9:0] i_V_fu_996_p2;
wire   [5:0] tmp_6_fu_1011_p2;
reg   [5:0] tmp_6_reg_3229;
wire   [4:0] tmp_39_fu_1017_p1;
reg   [4:0] tmp_39_reg_3234;
wire   [5:0] n_V_fu_1021_p2;
reg   [5:0] n_V_reg_3239;
reg   [5:0] ap_reg_ppstg_n_V_reg_3239_pp0_iter1;
reg   [5:0] ap_reg_ppstg_n_V_reg_3239_pp0_iter2;
wire   [0:0] exitcond_flatten4_fu_1027_p2;
reg   [0:0] exitcond_flatten4_reg_3246;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter2;
wire   [9:0] indvar_flatten_next4_fu_1033_p2;
reg   [9:0] indvar_flatten_next4_reg_3250;
wire   [0:0] exitcond_flatten_fu_1039_p2;
reg   [0:0] exitcond_flatten_reg_3255;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter2;
wire   [0:0] exitcond_flatten_mid_fu_1087_p2;
reg   [0:0] exitcond_flatten_mid_reg_3271;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter2;
wire   [5:0] t_V_1_mid2_fu_1093_p3;
reg   [5:0] t_V_1_mid2_reg_3286;
wire   [0:0] tmp_42_fu_1113_p2;
reg   [0:0] tmp_42_reg_3291;
wire   [5:0] tmp_6_mid1_fu_1135_p2;
reg   [5:0] tmp_6_mid1_reg_3298;
wire   [4:0] tmp_43_fu_1141_p1;
reg   [4:0] tmp_43_reg_3303;
wire   [0:0] exitcond7_mid2_fu_1157_p2;
reg   [0:0] exitcond7_mid2_reg_3308;
reg   [0:0] ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter2;
wire   [0:0] t_V_3_mid2_fu_1163_p3;
reg   [0:0] t_V_3_mid2_reg_3316;
wire   [2:0] t_V_7_mid2_fu_1183_p3;
reg   [2:0] t_V_7_mid2_reg_3321;
reg   [2:0] ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter1;
reg   [2:0] ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter2;
wire   [2:0] tmp2_fu_1191_p2;
reg   [2:0] tmp2_reg_3328;
wire   [5:0] indvar_flatten_next_fu_1203_p3;
reg   [5:0] indvar_flatten_next_reg_3334;
wire   [5:0] indvar_flatten_next3_fu_1217_p3;
reg   [5:0] indvar_flatten_next3_reg_3339;
wire   [8:0] tmp_7_fu_1239_p2;
reg   [8:0] tmp_7_reg_3344;
wire   [8:0] tmp_7_mid_fu_1289_p2;
reg   [8:0] tmp_7_mid_reg_3355;
wire   [2:0] t_V_5_mid_fu_1335_p3;
reg   [2:0] t_V_5_mid_reg_3366;
wire   [8:0] tmp_7_mid1_fu_1356_p2;
reg   [8:0] tmp_7_mid1_reg_3372;
wire   [1:0] tmp_48_fu_1381_p3;
reg   [1:0] tmp_48_reg_3383;
wire   [2:0] x_V_2_dup_fu_1444_p2;
reg   [2:0] x_V_2_dup_reg_3436;
reg   [2:0] ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter1;
reg   [2:0] ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter2;
wire   [2:0] t_V_5_cast3_mid2_fu_1450_p3;
reg   [2:0] t_V_5_cast3_mid2_reg_3441;
wire   [5:0] t_V_5_cast3_mid2_cast_fu_1457_p1;
reg   [5:0] t_V_5_cast3_mid2_cast_reg_3446;
wire   [6:0] tmp1_fu_1479_p2;
reg   [6:0] tmp1_reg_3451;
wire   [1:0] tmp_51_fu_1491_p1;
reg   [1:0] tmp_51_reg_3457;
wire   [5:0] tmp_52_fu_1517_p1;
reg   [5:0] tmp_52_reg_3482;
wire   [5:0] tmp1_0_1_cast_fu_1521_p2;
reg   [5:0] tmp1_0_1_cast_reg_3487;
wire   [1:0] tmp_53_fu_1533_p1;
reg   [1:0] tmp_53_reg_3493;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_327;
wire   [2:0] tmp_15_1_cast1_mid2_fu_1752_p3;
reg   [2:0] tmp_15_1_cast1_mid2_reg_3558;
wire   [2:0] tmp_15_2_cast1_mid2_fu_1768_p3;
reg   [2:0] tmp_15_2_cast1_mid2_reg_3563;
wire   [31:0] tmp_17_fu_1775_p6;
reg  signed [31:0] tmp_17_reg_3569;
wire   [31:0] tmp_18_fu_1788_p6;
reg  signed [31:0] tmp_18_reg_3574;
wire   [31:0] tmp_20_fu_1801_p6;
reg  signed [31:0] tmp_20_reg_3579;
wire   [31:0] tmp_21_fu_1814_p6;
reg  signed [31:0] tmp_21_reg_3584;
wire   [5:0] tmp1_0_2_cast_fu_1827_p2;
reg   [5:0] tmp1_0_2_cast_reg_3589;
wire   [1:0] tmp_55_fu_1837_p1;
reg   [1:0] tmp_55_reg_3595;
wire   [1:0] tmp_57_fu_1864_p1;
reg   [1:0] tmp_57_reg_3620;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_385;
wire   [6:0] p_cast25_mid2_v_v_fu_2212_p3;
reg   [6:0] p_cast25_mid2_v_v_reg_3685;
wire   [6:0] p_cast21_mid2_v_v_fu_2219_p3;
reg   [6:0] p_cast21_mid2_v_v_reg_3690;
wire   [6:0] p_cast17_mid2_v_v_fu_2226_p3;
reg   [6:0] p_cast17_mid2_v_v_reg_3695;
wire   [31:0] tmp_22_fu_2266_p6;
reg  signed [31:0] tmp_22_reg_3720;
wire   [31:0] tmp_23_fu_2279_p6;
reg  signed [31:0] tmp_23_reg_3725;
wire   [31:0] tmp_26_fu_2292_p6;
reg  signed [31:0] tmp_26_reg_3730;
wire   [31:0] tmp_27_fu_2305_p6;
reg  signed [31:0] tmp_27_reg_3735;
wire   [1:0] tmp_59_fu_2323_p1;
reg   [1:0] tmp_59_reg_3740;
wire   [1:0] tmp_61_fu_2350_p1;
reg   [1:0] tmp_61_reg_3765;
wire   [1:0] tmp_63_fu_2377_p1;
reg   [1:0] tmp_63_reg_3790;
reg   [4:0] tmp_32_reg_3795;
wire   [1:0] tmp_65_fu_2396_p1;
reg   [1:0] tmp_65_reg_3800;
reg   [3:0] newIndex15_reg_3805;
wire   [1:0] tmp_67_fu_2415_p1;
reg   [1:0] tmp_67_reg_3810;
reg   [3:0] newIndex_reg_3815;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_463;
wire   [31:0] tmp_28_fu_2499_p6;
reg  signed [31:0] tmp_28_reg_3880;
wire   [31:0] tmp_29_fu_2512_p6;
reg  signed [31:0] tmp_29_reg_3885;
wire   [31:0] tmp_30_fu_2525_p6;
reg  signed [31:0] tmp_30_reg_3890;
wire   [31:0] tmp_31_fu_2538_p6;
reg  signed [31:0] tmp_31_reg_3895;
wire   [2:0] y_V_1_fu_2569_p2;
reg   [2:0] y_V_1_reg_3940;
wire   [31:0] tmp_34_fu_2637_p6;
reg  signed [31:0] tmp_34_reg_3985;
wire   [31:0] tmp_35_fu_2650_p6;
reg  signed [31:0] tmp_35_reg_3990;
wire   [31:0] tmp_36_fu_2663_p6;
reg  signed [31:0] tmp_36_reg_3995;
wire   [31:0] tmp_37_fu_2676_p6;
reg  signed [31:0] tmp_37_reg_4000;
wire   [31:0] tmp_38_fu_2736_p6;
reg  signed [31:0] tmp_38_reg_4045;
wire   [31:0] tmp_40_fu_2749_p6;
reg  signed [31:0] tmp_40_reg_4050;
wire   [61:0] grp_fu_2260_p2;
reg   [61:0] p_Val2_7_0_1_reg_4065;
reg   [31:0] tmp_54_reg_4070;
wire   [61:0] grp_fu_2481_p2;
reg   [61:0] p_Val2_7_0_2_reg_4075;
reg   [31:0] tmp_56_reg_4080;
wire   [61:0] grp_fu_2493_p2;
reg   [61:0] p_Val2_7_1_reg_4085;
wire   [9:0] p_1_fu_2810_p2;
reg   [9:0] p_1_reg_4090;
wire   [9:0] tmp4_fu_2820_p2;
reg   [9:0] tmp4_reg_4095;
wire   [61:0] grp_fu_2619_p2;
reg   [61:0] p_Val2_7_1_1_reg_4100;
reg   [31:0] tmp_60_reg_4105;
wire   [61:0] grp_fu_2631_p2;
reg   [61:0] p_Val2_7_1_2_reg_4110;
wire   [9:0] p_1_mid1_fu_2874_p2;
reg   [9:0] p_1_mid1_reg_4115;
wire   [61:0] grp_fu_2718_p2;
reg   [61:0] p_Val2_7_2_reg_4121;
reg   [31:0] tmp_64_reg_4126;
wire   [61:0] grp_fu_2730_p2;
reg   [61:0] p_Val2_7_2_1_reg_4131;
wire   [61:0] grp_fu_2768_p2;
reg   [61:0] p_Val2_7_2_2_reg_4136;
reg   [31:0] tmp_68_reg_4141;
reg   [9:0] output_V_addr_2_reg_4146;
wire   [9:0] next_mul_fu_3063_p2;
reg   [9:0] next_mul_reg_4151;
reg    ap_sig_cseq_ST_st17_fsm_7;
reg    ap_sig_621;
wire   [5:0] n_V_1_fu_3075_p2;
reg   [5:0] n_V_1_reg_4159;
wire   [1:0] tmp_69_fu_3081_p1;
reg   [1:0] tmp_69_reg_4164;
wire   [0:0] exitcond3_fu_3069_p2;
wire   [31:0] p_cast9_fu_3103_p1;
reg   [31:0] p_cast9_reg_4189;
reg    ap_sig_cseq_ST_st18_fsm_8;
reg    ap_sig_645;
wire   [31:0] p_cast8_fu_3107_p1;
reg   [31:0] p_cast8_reg_4194;
wire   [31:0] p_cast7_fu_3111_p1;
reg   [31:0] p_cast7_reg_4199;
wire   [31:0] p_cast_fu_3115_p1;
reg   [31:0] p_cast_reg_4204;
wire   [2:0] x_V_fu_3129_p2;
reg   [2:0] x_V_reg_4212;
reg    ap_sig_cseq_ST_st19_fsm_9;
reg    ap_sig_660;
wire   [9:0] tmp6_fu_3135_p2;
reg   [9:0] tmp6_reg_4217;
wire   [0:0] exitcond5_fu_3123_p2;
wire   [2:0] y_V_fu_3151_p2;
reg   [2:0] y_V_reg_4225;
reg    ap_sig_cseq_ST_st20_fsm_10;
reg    ap_sig_674;
reg   [9:0] output_V_addr_1_reg_4230;
wire   [0:0] exitcond_fu_3145_p2;
wire   [31:0] p_Val2_3_fu_3185_p6;
reg   [31:0] p_Val2_3_reg_4235;
wire   [30:0] tmp_70_fu_3199_p1;
reg   [30:0] tmp_70_reg_4240;
reg    ap_sig_cseq_ST_st21_fsm_11;
reg    ap_sig_690;
wire   [0:0] tmp_8_fu_3203_p2;
reg   [0:0] tmp_8_reg_4245;
reg   [9:0] t_V_reg_855;
reg   [9:0] indvar_flatten3_phi_fu_870_p4;
reg   [5:0] t_V_1_phi_fu_881_p4;
reg   [5:0] indvar_flatten4_phi_fu_893_p4;
reg   [0:0] t_V_3_phi_fu_904_p4;
reg   [5:0] indvar_flatten_phi_fu_915_p4;
reg   [2:0] t_V_7_phi_fu_926_p4;
reg   [2:0] t_V_5_phi_fu_937_p4;
reg   [5:0] t_V_2_reg_945;
reg   [9:0] phi_mul_reg_956;
reg   [2:0] t_V_4_reg_968;
reg   [2:0] t_V_6_reg_979;
reg    ap_sig_cseq_ST_st22_fsm_12;
reg    ap_sig_739;
wire   [63:0] tmp_2_fu_1002_p1;
wire   [63:0] p_cast1_mid2_v_fu_1421_p1;
wire   [63:0] p_cast5_mid2_v_fu_1436_p1;
wire   [63:0] newIndex9_fu_1509_p1;
wire   [63:0] newIndex14_fu_1547_p1;
wire   [63:0] p_cast12_mid2_v_fu_1710_p1;
wire   [63:0] p_cast37_mid2_v_fu_1725_p1;
wire   [63:0] newIndex18_fu_1851_p1;
wire   [63:0] newIndex19_fu_1882_p1;
wire   [63:0] p_cast33_mid2_v_fu_2189_p1;
wire   [63:0] p_cast29_mid2_v_fu_2204_p1;
wire   [63:0] newIndex21_fu_2337_p1;
wire   [63:0] newIndex23_fu_2364_p1;
wire   [63:0] p_cast25_mid2_v_fu_2461_p1;
wire   [63:0] p_cast21_mid2_v_fu_2468_p1;
wire   [63:0] newIndex24_fu_2554_p1;
wire   [63:0] newIndex25_fu_2562_p1;
wire   [63:0] p_cast17_mid2_v_fu_2606_p1;
wire   [63:0] newIndex10_fu_2689_p1;
wire   [63:0] tmp_3_fu_3029_p1;
wire   [63:0] newIndex7_fu_3095_p1;
wire   [63:0] tmp_1_fu_3180_p1;
wire   [31:0] p_Val2_5_fu_3056_p2;
wire   [31:0] p_Val2_2_cast_fu_3215_p1;
wire   [5:0] t_V_3_cast_fu_1007_p1;
wire   [0:0] not_exitcond_flatten_fu_1045_p2;
wire   [0:0] not_exitcond_flatten1_fu_1057_p2;
wire   [0:0] exitcond4_fu_1069_p2;
wire   [0:0] exitcond_flatten2_fu_1081_p2;
wire   [0:0] t_V_3_not_fu_1101_p2;
wire   [0:0] m_V_fu_1107_p2;
wire   [0:0] p_3_cast_mid_fu_1063_p2;
wire   [0:0] p_3_cast_mid2_fu_1123_p3;
wire   [5:0] t_V_3_cast_mid1_fu_1119_p1;
wire   [0:0] exitcond_flatten_not_fu_1145_p2;
wire   [0:0] exitcond7_mid_fu_1075_p2;
wire   [0:0] not_exitcond_flatten_mid_fu_1151_p2;
wire   [0:0] t_V_3_mid_fu_1051_p2;
wire   [0:0] tmp_49_fu_1171_p2;
wire   [0:0] tmp_50_fu_1177_p2;
wire   [2:0] p_3_cast_mid2_cast_fu_1131_p1;
wire   [5:0] indvar_flatten_op_fu_1197_p2;
wire   [5:0] indvar_flatten67_op_fu_1211_p2;
wire   [7:0] p_shl_fu_1228_p3;
wire   [8:0] p_shl_cast_fu_1235_p1;
wire   [8:0] tmp_6_cast2_fu_1225_p1;
wire   [8:0] w_index_V_0_1_fu_1255_p2;
wire   [4:0] tmp_41_fu_1274_p1;
wire   [7:0] p_shl_mid_fu_1277_p3;
wire   [8:0] p_shl_cast_mid_fu_1285_p1;
wire   [8:0] tmp_6_cast2_mid_fu_1271_p1;
wire   [8:0] w_index_V_0_1_mid_fu_1305_p2;
wire   [6:0] newIndex1_mid_fu_1295_p4;
wire   [6:0] newIndex1_fu_1245_p4;
wire   [6:0] newIndex3_mid_fu_1311_p4;
wire   [6:0] newIndex3_fu_1261_p4;
wire   [7:0] p_shl_mid1_fu_1345_p3;
wire   [8:0] p_shl_cast_mid1_fu_1352_p1;
wire   [8:0] tmp_6_cast2_mid1_fu_1342_p1;
wire   [1:0] tmp_45_fu_1366_p1;
wire   [1:0] tmp_46_fu_1370_p1;
wire   [1:0] tmp_44_fu_1362_p1;
wire   [1:0] tmp_47_fu_1374_p3;
wire   [8:0] w_index_V_0_1_mid1_fu_1398_p2;
wire   [6:0] newIndex1_mid1_fu_1388_p4;
wire   [6:0] p_cast1_mid2224_v_v_fu_1321_p3;
wire   [6:0] p_cast1_mid2_v_v_fu_1414_p3;
wire   [6:0] newIndex3_mid1_fu_1404_p4;
wire   [6:0] p_cast5_mid2240_v_v_fu_1328_p3;
wire   [6:0] p_cast5_mid2_v_v_fu_1429_p3;
wire   [5:0] p_shl3_fu_1468_p3;
wire   [6:0] p_shl3_cast_fu_1475_p1;
wire   [6:0] tmp2_cast1_fu_1465_p1;
wire   [6:0] t_V_5_cast4_mid2_cast_fu_1461_p1;
wire   [6:0] i_index_V_fu_1485_p2;
wire   [4:0] tmp_s_fu_1495_p4;
wire  signed [29:0] tmp_16_fu_1505_p1;
wire   [5:0] i_index_V_0_1_fu_1527_p2;
wire   [3:0] newIndex13_fu_1537_p4;
wire   [8:0] w_index_V_0_2_fu_1555_p2;
wire   [8:0] w_index_V_1_fu_1570_p2;
wire   [8:0] w_index_V_0_2_mid_fu_1597_p2;
wire   [8:0] w_index_V_1_mid_fu_1612_p2;
wire   [6:0] newIndex5_mid_fu_1602_p4;
wire   [6:0] newIndex5_fu_1560_p4;
wire   [6:0] newIndex11_mid_fu_1617_p4;
wire   [6:0] newIndex2_fu_1575_p4;
wire   [8:0] w_index_V_0_2_mid1_fu_1641_p2;
wire   [8:0] w_index_V_1_mid1_fu_1656_p2;
wire   [6:0] newIndex5_mid1_fu_1646_p4;
wire   [6:0] p_cast12_mid2256_v_v_fu_1627_p3;
wire   [6:0] p_cast12_mid2_v_v_fu_1703_p3;
wire   [6:0] newIndex11_mid1_fu_1661_p4;
wire   [6:0] p_cast37_mid2272_v_v_fu_1634_p3;
wire   [6:0] p_cast37_mid2_v_v_fu_1718_p3;
wire   [2:0] x_V_2_fu_1585_p2;
wire   [2:0] tmp_15_2_fu_1591_p2;
wire   [2:0] x_V_2_mid1_fu_1747_p2;
wire   [2:0] tmp_15_1_cast1_mid_fu_1733_p3;
wire   [2:0] tmp_15_2_mid1_fu_1763_p2;
wire   [2:0] tmp_15_2_cast1_mid_fu_1740_p3;
wire  signed [31:0] tmp_18_fu_1788_p1;
wire  signed [31:0] tmp_18_fu_1788_p2;
wire  signed [31:0] tmp_18_fu_1788_p3;
wire  signed [31:0] tmp_18_fu_1788_p4;
wire  signed [31:0] tmp_21_fu_1814_p1;
wire  signed [31:0] tmp_21_fu_1814_p2;
wire  signed [31:0] tmp_21_fu_1814_p3;
wire  signed [31:0] tmp_21_fu_1814_p4;
wire   [5:0] i_index_V_0_2_fu_1832_p2;
wire   [3:0] newIndex17_fu_1841_p4;
wire   [6:0] tmp_15_1_cast_mid2_cast_fu_1759_p1;
wire   [6:0] i_index_V_1_fu_1859_p2;
wire   [4:0] tmp_24_fu_1868_p4;
wire  signed [29:0] tmp_25_fu_1878_p1;
wire   [8:0] w_index_V_1_1_fu_1890_p2;
wire   [8:0] w_index_V_1_2_fu_1905_p2;
wire   [8:0] w_index_V_2_fu_1920_p2;
wire   [8:0] w_index_V_2_1_fu_1935_p2;
wire   [8:0] w_index_V_2_2_fu_1950_p2;
wire   [8:0] w_index_V_1_1_mid_fu_1965_p2;
wire   [8:0] w_index_V_1_2_mid_fu_1980_p2;
wire   [8:0] w_index_V_2_mid_fu_1995_p2;
wire   [8:0] w_index_V_2_1_mid_fu_2010_p2;
wire   [8:0] w_index_V_2_2_mid_fu_2025_p2;
wire   [6:0] newIndex16_mid_fu_1970_p4;
wire   [6:0] newIndex4_fu_1895_p4;
wire   [6:0] newIndex20_mid_fu_1985_p4;
wire   [6:0] newIndex8_fu_1910_p4;
wire   [6:0] newIndex22_mid_fu_2000_p4;
wire   [6:0] newIndex11_fu_1925_p4;
wire   [6:0] newIndex25_mid_fu_2015_p4;
wire   [6:0] newIndex12_fu_1940_p4;
wire   [6:0] newIndex30_mid_fu_2030_p4;
wire   [6:0] newIndex16_fu_1955_p4;
wire   [8:0] w_index_V_1_1_mid1_fu_2075_p2;
wire   [8:0] w_index_V_1_2_mid1_fu_2090_p2;
wire   [8:0] w_index_V_2_mid1_fu_2105_p2;
wire   [8:0] w_index_V_2_1_mid1_fu_2120_p2;
wire   [8:0] w_index_V_2_2_mid1_fu_2135_p2;
wire   [6:0] newIndex16_mid1_fu_2080_p4;
wire   [6:0] p_cast33_mid2288_v_v_fu_2040_p3;
wire   [6:0] p_cast33_mid2_v_v_fu_2182_p3;
wire   [6:0] newIndex20_mid1_fu_2095_p4;
wire   [6:0] p_cast29_mid2304_v_v_fu_2047_p3;
wire   [6:0] p_cast29_mid2_v_v_fu_2197_p3;
wire   [6:0] newIndex22_mid1_fu_2110_p4;
wire   [6:0] p_cast25_mid2320_v_v_fu_2054_p3;
wire   [6:0] newIndex25_mid1_fu_2125_p4;
wire   [6:0] p_cast21_mid2336_v_v_fu_2061_p3;
wire   [6:0] newIndex30_mid1_fu_2140_p4;
wire   [6:0] p_cast17_mid2352_v_v_fu_2068_p3;
wire  signed [31:0] tmp_23_fu_2279_p1;
wire  signed [31:0] tmp_23_fu_2279_p2;
wire  signed [31:0] tmp_23_fu_2279_p3;
wire  signed [31:0] tmp_23_fu_2279_p4;
wire  signed [31:0] tmp_27_fu_2305_p1;
wire  signed [31:0] tmp_27_fu_2305_p2;
wire  signed [31:0] tmp_27_fu_2305_p3;
wire  signed [31:0] tmp_27_fu_2305_p4;
wire   [5:0] tmp_15_1_cast1_mid2_cast_fu_2233_p1;
wire   [5:0] i_index_V_1_1_fu_2318_p2;
wire   [3:0] newIndex20_fu_2327_p4;
wire   [5:0] i_index_V_1_2_fu_2345_p2;
wire   [3:0] newIndex22_fu_2354_p4;
wire   [6:0] tmp_15_2_cast_mid2_cast_fu_2239_p1;
wire   [6:0] i_index_V_2_fu_2372_p2;
wire   [5:0] tmp_15_2_cast1_mid2_cast_fu_2236_p1;
wire   [5:0] i_index_V_2_1_fu_2391_p2;
wire   [5:0] i_index_V_2_2_fu_2410_p2;
wire  signed [31:0] tmp_29_fu_2512_p1;
wire  signed [31:0] tmp_29_fu_2512_p2;
wire  signed [31:0] tmp_29_fu_2512_p3;
wire  signed [31:0] tmp_29_fu_2512_p4;
wire  signed [31:0] tmp_31_fu_2538_p1;
wire  signed [31:0] tmp_31_fu_2538_p2;
wire  signed [31:0] tmp_31_fu_2538_p3;
wire  signed [31:0] tmp_31_fu_2538_p4;
wire  signed [29:0] tmp_33_fu_2551_p1;
wire  signed [31:0] tmp_35_fu_2650_p1;
wire  signed [31:0] tmp_35_fu_2650_p2;
wire  signed [31:0] tmp_35_fu_2650_p3;
wire  signed [31:0] tmp_35_fu_2650_p4;
wire  signed [31:0] tmp_37_fu_2676_p1;
wire  signed [31:0] tmp_37_fu_2676_p2;
wire  signed [31:0] tmp_37_fu_2676_p3;
wire  signed [31:0] tmp_37_fu_2676_p4;
wire  signed [31:0] tmp_40_fu_2749_p1;
wire  signed [31:0] tmp_40_fu_2749_p2;
wire  signed [31:0] tmp_40_fu_2749_p3;
wire  signed [31:0] tmp_40_fu_2749_p4;
wire   [61:0] grp_fu_2248_p2;
wire   [61:0] tmp_20_0_1_fu_2784_p3;
wire   [61:0] p_Val2_8_0_1_fu_2791_p2;
wire   [5:0] p_1_fu_2810_p1;
wire   [9:0] t_V_5_cast_fu_2816_p1;
wire   [61:0] tmp_20_0_2_fu_2826_p3;
wire   [61:0] p_Val2_8_0_2_fu_2833_p2;
wire   [31:0] tmp_58_fu_2838_p4;
wire   [61:0] tmp_20_1_fu_2848_p3;
wire   [61:0] p_Val2_8_1_fu_2856_p2;
wire   [5:0] p_1_mid1_fu_2874_p0;
wire   [61:0] tmp_20_1_1_fu_2880_p3;
wire   [61:0] p_Val2_8_1_1_fu_2887_p2;
wire   [31:0] tmp_62_fu_2892_p4;
wire   [61:0] tmp_20_1_2_fu_2902_p3;
wire   [61:0] p_Val2_8_1_2_fu_2910_p2;
wire   [9:0] p_1_mid2_fu_2925_p3;
wire   [9:0] tmp4_mid_fu_2930_p3;
wire   [9:0] t_V_5_cast_mid1_fu_2942_p1;
wire   [9:0] tmp4_mid1_fu_2945_p2;
wire   [9:0] tmp4_mid3_fu_2935_p3;
wire   [61:0] tmp_20_2_fu_2961_p3;
wire   [61:0] p_Val2_8_2_fu_2968_p2;
wire   [31:0] tmp_66_fu_2973_p4;
wire   [61:0] tmp_20_2_1_fu_2983_p3;
wire   [61:0] p_Val2_8_2_1_fu_2991_p2;
wire   [4:0] t_V_7_cast_fu_2958_p1;
wire   [4:0] p_shl2_fu_3006_p3;
wire   [4:0] tmp3_fu_3013_p2;
wire   [9:0] tmp3_cast_fu_3019_p1;
wire   [9:0] tmp4_mid2_fu_2951_p3;
wire   [9:0] o_index_V_fu_3023_p2;
wire   [61:0] tmp_20_2_2_fu_3034_p3;
wire   [61:0] p_Val2_8_2_2_fu_3041_p2;
wire   [31:0] sum_V_2_2_fu_3046_p4;
wire   [3:0] newIndex6_fu_3085_p4;
wire   [9:0] t_V_4_cast_fu_3119_p1;
wire   [4:0] p_shl4_fu_3157_p3;
wire   [4:0] t_V_6_cast_fu_3141_p1;
wire   [4:0] tmp5_fu_3165_p2;
wire   [9:0] tmp5_cast_fu_3171_p1;
wire   [9:0] index_V_fu_3175_p2;
wire   [31:0] biased_V_fu_3194_p2;
wire   [30:0] p_Val2_2_s_fu_3209_p3;
reg   [12:0] ap_NS_fsm;
wire   [9:0] p_1_fu_2810_p10;
wire   [9:0] p_1_mid1_fu_2874_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

dut_perform_conv_w_conv1_0 #(
    .DataWidth( 30 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_0_address0),
    .ce0(w_conv1_0_ce0),
    .q0(w_conv1_0_q0),
    .address1(w_conv1_0_address1),
    .ce1(w_conv1_0_ce1),
    .q1(w_conv1_0_q1)
);

dut_perform_conv_w_conv1_1 #(
    .DataWidth( 30 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_1_address0),
    .ce0(w_conv1_1_ce0),
    .q0(w_conv1_1_q0),
    .address1(w_conv1_1_address1),
    .ce1(w_conv1_1_ce1),
    .q1(w_conv1_1_q1)
);

dut_perform_conv_w_conv1_2 #(
    .DataWidth( 29 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_2_address0),
    .ce0(w_conv1_2_ce0),
    .q0(w_conv1_2_q0),
    .address1(w_conv1_2_address1),
    .ce1(w_conv1_2_ce1),
    .q1(w_conv1_2_q1)
);

dut_perform_conv_w_conv1_3 #(
    .DataWidth( 30 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_3_address0),
    .ce0(w_conv1_3_ce0),
    .q0(w_conv1_3_q0),
    .address1(w_conv1_3_address1),
    .ce1(w_conv1_3_ce1),
    .q1(w_conv1_3_q1)
);

dut_perform_conv_b_conv1_0 #(
    .DataWidth( 28 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_0_address0),
    .ce0(b_conv1_0_ce0),
    .q0(b_conv1_0_q0)
);

dut_perform_conv_b_conv1_1 #(
    .DataWidth( 28 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_1_address0),
    .ce0(b_conv1_1_ce0),
    .q0(b_conv1_1_q0)
);

dut_perform_conv_b_conv1_2 #(
    .DataWidth( 28 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_conv1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_2_address0),
    .ce0(b_conv1_2_ce0),
    .q0(b_conv1_2_q0)
);

dut_perform_conv_b_conv1_3 #(
    .DataWidth( 28 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_conv1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_3_address0),
    .ce0(b_conv1_3_ce0),
    .q0(b_conv1_3_q0)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U1(
    .din1(input_0_V_q0),
    .din2(input_1_V_q0),
    .din3(input_2_V_q0),
    .din4(input_3_V_q0),
    .din5(tmp_51_reg_3457),
    .dout(tmp_17_fu_1775_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U2(
    .din1(tmp_18_fu_1788_p1),
    .din2(tmp_18_fu_1788_p2),
    .din3(tmp_18_fu_1788_p3),
    .din4(tmp_18_fu_1788_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_18_fu_1788_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U3(
    .din1(input_0_V_q1),
    .din2(input_1_V_q1),
    .din3(input_2_V_q1),
    .din4(input_3_V_q1),
    .din5(tmp_53_reg_3493),
    .dout(tmp_20_fu_1801_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U4(
    .din1(tmp_21_fu_1814_p1),
    .din2(tmp_21_fu_1814_p2),
    .din3(tmp_21_fu_1814_p3),
    .din4(tmp_21_fu_1814_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_21_fu_1814_p6)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_17_reg_3569),
    .din1(tmp_18_reg_3574),
    .ce(1'b1),
    .dout(grp_fu_2248_p2)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_20_reg_3579),
    .din1(tmp_21_reg_3584),
    .ce(1'b1),
    .dout(grp_fu_2260_p2)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U7(
    .din1(input_0_V_q1),
    .din2(input_1_V_q1),
    .din3(input_2_V_q1),
    .din4(input_3_V_q1),
    .din5(tmp_55_reg_3595),
    .dout(tmp_22_fu_2266_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U8(
    .din1(tmp_23_fu_2279_p1),
    .din2(tmp_23_fu_2279_p2),
    .din3(tmp_23_fu_2279_p3),
    .din4(tmp_23_fu_2279_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_23_fu_2279_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U9(
    .din1(input_0_V_q0),
    .din2(input_1_V_q0),
    .din3(input_2_V_q0),
    .din4(input_3_V_q0),
    .din5(tmp_57_reg_3620),
    .dout(tmp_26_fu_2292_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U10(
    .din1(tmp_27_fu_2305_p1),
    .din2(tmp_27_fu_2305_p2),
    .din3(tmp_27_fu_2305_p3),
    .din4(tmp_27_fu_2305_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_27_fu_2305_p6)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_3720),
    .din1(tmp_23_reg_3725),
    .ce(1'b1),
    .dout(grp_fu_2481_p2)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_reg_3730),
    .din1(tmp_27_reg_3735),
    .ce(1'b1),
    .dout(grp_fu_2493_p2)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U13(
    .din1(input_0_V_q1),
    .din2(input_1_V_q1),
    .din3(input_2_V_q1),
    .din4(input_3_V_q1),
    .din5(tmp_59_reg_3740),
    .dout(tmp_28_fu_2499_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U14(
    .din1(tmp_29_fu_2512_p1),
    .din2(tmp_29_fu_2512_p2),
    .din3(tmp_29_fu_2512_p3),
    .din4(tmp_29_fu_2512_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_29_fu_2512_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U15(
    .din1(input_0_V_q0),
    .din2(input_1_V_q0),
    .din3(input_2_V_q0),
    .din4(input_3_V_q0),
    .din5(tmp_61_reg_3765),
    .dout(tmp_30_fu_2525_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U16(
    .din1(tmp_31_fu_2538_p1),
    .din2(tmp_31_fu_2538_p2),
    .din3(tmp_31_fu_2538_p3),
    .din4(tmp_31_fu_2538_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_31_fu_2538_p6)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_28_reg_3880),
    .din1(tmp_29_reg_3885),
    .ce(1'b1),
    .dout(grp_fu_2619_p2)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_30_reg_3890),
    .din1(tmp_31_reg_3895),
    .ce(1'b1),
    .dout(grp_fu_2631_p2)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U19(
    .din1(input_0_V_q1),
    .din2(input_1_V_q1),
    .din3(input_2_V_q1),
    .din4(input_3_V_q1),
    .din5(tmp_63_reg_3790),
    .dout(tmp_34_fu_2637_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U20(
    .din1(tmp_35_fu_2650_p1),
    .din2(tmp_35_fu_2650_p2),
    .din3(tmp_35_fu_2650_p3),
    .din4(tmp_35_fu_2650_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_35_fu_2650_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U21(
    .din1(input_0_V_q0),
    .din2(input_1_V_q0),
    .din3(input_2_V_q0),
    .din4(input_3_V_q0),
    .din5(tmp_65_reg_3800),
    .dout(tmp_36_fu_2663_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U22(
    .din1(tmp_37_fu_2676_p1),
    .din2(tmp_37_fu_2676_p2),
    .din3(tmp_37_fu_2676_p3),
    .din4(tmp_37_fu_2676_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_37_fu_2676_p6)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_34_reg_3985),
    .din1(tmp_35_reg_3990),
    .ce(1'b1),
    .dout(grp_fu_2718_p2)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_36_reg_3995),
    .din1(tmp_37_reg_4000),
    .ce(1'b1),
    .dout(grp_fu_2730_p2)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U25(
    .din1(input_0_V_q0),
    .din2(input_1_V_q0),
    .din3(input_2_V_q0),
    .din4(input_3_V_q0),
    .din5(tmp_67_reg_3810),
    .dout(tmp_38_fu_2736_p6)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U26(
    .din1(tmp_40_fu_2749_p1),
    .din2(tmp_40_fu_2749_p2),
    .din3(tmp_40_fu_2749_p3),
    .din4(tmp_40_fu_2749_p4),
    .din5(tmp_48_reg_3383),
    .dout(tmp_40_fu_2749_p6)
);

dut_mul_32s_32s_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
dut_mul_32s_32s_62_6_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_reg_4045),
    .din1(tmp_40_reg_4050),
    .ce(1'b1),
    .dout(grp_fu_2768_p2)
);

dut_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel2_32_1_U28(
    .din1(p_cast9_reg_4189),
    .din2(p_cast8_reg_4194),
    .din3(p_cast7_reg_4199),
    .din4(p_cast_reg_4204),
    .din5(tmp_69_reg_4164),
    .dout(p_Val2_3_fu_3185_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(exitcond_flatten4_reg_3246 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        indvar_flatten3_reg_866 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten3_reg_866 <= indvar_flatten_next4_reg_3250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        indvar_flatten4_reg_889 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten4_reg_889 <= indvar_flatten_next3_reg_3339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        indvar_flatten_reg_911 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten_reg_911 <= indvar_flatten_next_reg_3334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & ~(1'b0 == exitcond5_fu_3123_p2))) begin
        phi_mul_reg_956 <= next_mul_reg_4151;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        phi_mul_reg_956 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        t_V_1_reg_877 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_1_reg_877 <= t_V_1_mid2_reg_3286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & ~(1'b0 == exitcond5_fu_3123_p2))) begin
        t_V_2_reg_945 <= n_V_1_reg_4159;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        t_V_2_reg_945 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        t_V_3_reg_900 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_3_reg_900 <= t_V_3_mid2_reg_3316;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_8)) begin
        t_V_4_reg_968 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_10) & ~(1'b0 == exitcond_fu_3145_p2))) begin
        t_V_4_reg_968 <= x_V_reg_4212;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        t_V_5_reg_933 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        t_V_5_reg_933 <= t_V_5_cast3_mid2_reg_3441;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        t_V_6_reg_979 <= y_V_reg_4225;
    end else if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & (1'b0 == exitcond5_fu_3123_p2))) begin
        t_V_6_reg_979 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_990_p2 == 1'b0))) begin
        t_V_7_reg_922 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_7_reg_922 <= y_V_1_reg_3940;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_990_p2 == 1'b0))) begin
        t_V_reg_855 <= i_V_fu_996_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        t_V_reg_855 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter1 <= exitcond7_mid2_reg_3308;
        ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter2 <= ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 <= exitcond_flatten4_reg_3246;
        ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter1 <= exitcond_flatten_mid_reg_3271;
        ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter1 <= exitcond_flatten_reg_3255;
        ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter1;
        ap_reg_ppstg_n_V_reg_3239_pp0_iter1 <= n_V_reg_3239;
        ap_reg_ppstg_n_V_reg_3239_pp0_iter2 <= ap_reg_ppstg_n_V_reg_3239_pp0_iter1;
        ap_reg_ppstg_t_V_1_reg_877_pp0_iter1 <= t_V_1_reg_877;
        ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter1 <= t_V_7_mid2_reg_3321;
        ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter2 <= ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter1;
        exitcond_flatten4_reg_3246 <= exitcond_flatten4_fu_1027_p2;
        n_V_reg_3239 <= n_V_fu_1021_p2;
        p_1_reg_4090 <= p_1_fu_2810_p2;
        tmp_39_reg_3234 <= tmp_39_fu_1017_p1;
        tmp_6_reg_3229 <= tmp_6_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
        ap_reg_ppstg_t_V_5_reg_933_pp0_iter1 <= t_V_5_reg_933;
        ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter1 <= x_V_2_dup_reg_3436;
        ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter2 <= ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter1;
        tmp_7_reg_3344 <= tmp_7_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_fu_1027_p2 == 1'b0))) begin
        exitcond7_mid2_reg_3308 <= exitcond7_mid2_fu_1157_p2;
        exitcond_flatten_mid_reg_3271 <= exitcond_flatten_mid_fu_1087_p2;
        exitcond_flatten_reg_3255 <= exitcond_flatten_fu_1039_p2;
        t_V_7_mid2_reg_3321 <= t_V_7_mid2_fu_1183_p3;
        tmp2_reg_3328 <= tmp2_fu_1191_p2;
        tmp_42_reg_3291 <= tmp_42_fu_1113_p2;
        tmp_43_reg_3303 <= tmp_43_fu_1141_p1;
        tmp_6_mid1_reg_3298 <= tmp_6_mid1_fu_1135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_fu_1027_p2 == 1'b0))) begin
        indvar_flatten_next3_reg_3339 <= indvar_flatten_next3_fu_1217_p3;
        indvar_flatten_next_reg_3334 <= indvar_flatten_next_fu_1203_p3;
        t_V_1_mid2_reg_3286 <= t_V_1_mid2_fu_1093_p3;
        t_V_3_mid2_reg_3316 <= t_V_3_mid2_fu_1163_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        indvar_flatten_next4_reg_3250 <= indvar_flatten_next4_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        n_V_1_reg_4159 <= n_V_1_fu_3075_p2;
        next_mul_reg_4151 <= next_mul_fu_3063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_3246 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        newIndex15_reg_3805 <= {{i_index_V_2_1_fu_2391_p2[ap_const_lv32_5 : ap_const_lv32_2]}};
        newIndex_reg_3815 <= {{i_index_V_2_2_fu_2410_p2[ap_const_lv32_5 : ap_const_lv32_2]}};
        p_cast17_mid2_v_v_reg_3695 <= p_cast17_mid2_v_v_fu_2226_p3;
        p_cast21_mid2_v_v_reg_3690 <= p_cast21_mid2_v_v_fu_2219_p3;
        p_cast25_mid2_v_v_reg_3685 <= p_cast25_mid2_v_v_fu_2212_p3;
        tmp_22_reg_3720 <= tmp_22_fu_2266_p6;
        tmp_23_reg_3725 <= tmp_23_fu_2279_p6;
        tmp_26_reg_3730 <= tmp_26_fu_2292_p6;
        tmp_27_reg_3735 <= tmp_27_fu_2305_p6;
        tmp_32_reg_3795 <= {{i_index_V_2_fu_2372_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_59_reg_3740 <= tmp_59_fu_2323_p1;
        tmp_61_reg_3765 <= tmp_61_fu_2350_p1;
        tmp_63_reg_3790 <= tmp_63_fu_2377_p1;
        tmp_65_reg_3800 <= tmp_65_fu_2396_p1;
        tmp_67_reg_3810 <= tmp_67_fu_2415_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_10) & (1'b0 == exitcond_fu_3145_p2))) begin
        output_V_addr_1_reg_4230 <= tmp_1_fu_3180_p1;
        p_Val2_3_reg_4235 <= p_Val2_3_fu_3185_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter2 == 1'b0))) begin
        output_V_addr_2_reg_4146 <= tmp_3_fu_3029_p1;
        p_Val2_7_2_2_reg_4136 <= grp_fu_2768_p2;
        tmp_68_reg_4141 <= {{p_Val2_8_2_1_fu_2991_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter2 == 1'b0))) begin
        p_1_mid1_reg_4115 <= p_1_mid1_fu_2874_p2;
        p_Val2_7_2_1_reg_4131 <= grp_fu_2730_p2;
        p_Val2_7_2_reg_4121 <= grp_fu_2718_p2;
        tmp_64_reg_4126 <= {{p_Val2_8_1_2_fu_2910_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        p_Val2_7_0_1_reg_4065 <= grp_fu_2260_p2;
        tmp_54_reg_4070 <= {{grp_fu_2248_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        p_Val2_7_0_2_reg_4075 <= grp_fu_2481_p2;
        p_Val2_7_1_reg_4085 <= grp_fu_2493_p2;
        tmp_56_reg_4080 <= {{p_Val2_8_0_1_fu_2791_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        p_Val2_7_1_1_reg_4100 <= grp_fu_2619_p2;
        p_Val2_7_1_2_reg_4110 <= grp_fu_2631_p2;
        tmp_60_reg_4105 <= {{p_Val2_8_1_fu_2856_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_8)) begin
        p_cast7_reg_4199[27 : 0] <= p_cast7_fu_3111_p1[27 : 0];
        p_cast8_reg_4194[27 : 0] <= p_cast8_fu_3107_p1[27 : 0];
        p_cast9_reg_4189[27 : 0] <= p_cast9_fu_3103_p1[27 : 0];
        p_cast_reg_4204[27 : 0] <= p_cast_fu_3115_p1[27 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_5_cast3_mid2_cast_reg_3446[2 : 0] <= t_V_5_cast3_mid2_cast_fu_1457_p1[2 : 0];
        t_V_5_mid_reg_3366 <= t_V_5_mid_fu_1335_p3;
        tmp1_0_1_cast_reg_3487 <= tmp1_0_1_cast_fu_1521_p2;
        tmp1_reg_3451 <= tmp1_fu_1479_p2;
        tmp_48_reg_3383 <= tmp_48_fu_1381_p3;
        tmp_51_reg_3457 <= tmp_51_fu_1491_p1;
        tmp_52_reg_3482 <= tmp_52_fu_1517_p1;
        tmp_53_reg_3493 <= tmp_53_fu_1533_p1;
        tmp_7_mid1_reg_3372 <= tmp_7_mid1_fu_1356_p2;
        tmp_7_mid_reg_3355 <= tmp_7_mid_fu_1289_p2;
        x_V_2_dup_reg_3436 <= x_V_2_dup_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_5_cast3_mid2_reg_3441 <= t_V_5_cast3_mid2_fu_1450_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_3246 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        tmp1_0_2_cast_reg_3589 <= tmp1_0_2_cast_fu_1827_p2;
        tmp_15_1_cast1_mid2_reg_3558 <= tmp_15_1_cast1_mid2_fu_1752_p3;
        tmp_15_2_cast1_mid2_reg_3563 <= tmp_15_2_cast1_mid2_fu_1768_p3;
        tmp_17_reg_3569 <= tmp_17_fu_1775_p6;
        tmp_18_reg_3574 <= tmp_18_fu_1788_p6;
        tmp_20_reg_3579 <= tmp_20_fu_1801_p6;
        tmp_21_reg_3584 <= tmp_21_fu_1814_p6;
        tmp_55_reg_3595 <= tmp_55_fu_1837_p1;
        tmp_57_reg_3620 <= tmp_57_fu_1864_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter1) & (1'b0 == ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter1) & (1'b0 == ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter1))) begin
        tmp4_reg_4095 <= tmp4_fu_2820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & (1'b0 == exitcond5_fu_3123_p2))) begin
        tmp6_reg_4217 <= tmp6_fu_3135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_3246 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        tmp_28_reg_3880 <= tmp_28_fu_2499_p6;
        tmp_29_reg_3885 <= tmp_29_fu_2512_p6;
        tmp_30_reg_3890 <= tmp_30_fu_2525_p6;
        tmp_31_reg_3895 <= tmp_31_fu_2538_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        tmp_34_reg_3985 <= tmp_34_fu_2637_p6;
        tmp_35_reg_3990 <= tmp_35_fu_2650_p6;
        tmp_36_reg_3995 <= tmp_36_fu_2663_p6;
        tmp_37_reg_4000 <= tmp_37_fu_2676_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        tmp_38_reg_4045 <= tmp_38_fu_2736_p6;
        tmp_40_reg_4050 <= tmp_40_fu_2749_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & (1'b0 == exitcond3_fu_3069_p2))) begin
        tmp_69_reg_4164 <= tmp_69_fu_3081_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_11)) begin
        tmp_70_reg_4240 <= tmp_70_fu_3199_p1;
        tmp_8_reg_4245 <= tmp_8_fu_3203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_9)) begin
        x_V_reg_4212 <= x_V_fu_3129_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3246 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        y_V_1_reg_3940 <= y_V_1_fu_2569_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_10)) begin
        y_V_reg_4225 <= y_V_fu_3151_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & ~(1'b0 == exitcond3_fu_3069_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & ~(1'b0 == exitcond3_fu_3069_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_161) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_185) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_385) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_463) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_621) begin
        ap_sig_cseq_ST_st17_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_645) begin
        ap_sig_cseq_ST_st18_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_660) begin
        ap_sig_cseq_ST_st19_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_30) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_674) begin
        ap_sig_cseq_ST_st20_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_690) begin
        ap_sig_cseq_ST_st21_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_739) begin
        ap_sig_cseq_ST_st22_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_194) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_0_ce0 = 1'b1;
    end else begin
        b_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_1_ce0 = 1'b1;
    end else begin
        b_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_2_ce0 = 1'b1;
    end else begin
        b_conv1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_3_ce0 = 1'b1;
    end else begin
        b_conv1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten3_phi_fu_870_p4 = indvar_flatten_next4_reg_3250;
    end else begin
        indvar_flatten3_phi_fu_870_p4 = indvar_flatten3_reg_866;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten4_phi_fu_893_p4 = indvar_flatten_next3_reg_3339;
    end else begin
        indvar_flatten4_phi_fu_893_p4 = indvar_flatten4_reg_889;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        indvar_flatten_phi_fu_915_p4 = indvar_flatten_next_reg_3334;
    end else begin
        indvar_flatten_phi_fu_915_p4 = indvar_flatten_reg_911;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_0_V_address0 = newIndex10_fu_2689_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_0_V_address0 = newIndex25_fu_2562_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_0_V_address0 = newIndex23_fu_2364_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_0_V_address0 = newIndex19_fu_1882_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_0_V_address0 = newIndex9_fu_1509_p1;
    end else begin
        input_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_0_V_address1 = newIndex24_fu_2554_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_0_V_address1 = newIndex21_fu_2337_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_0_V_address1 = newIndex18_fu_1851_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_0_V_address1 = newIndex14_fu_1547_p1;
        end else begin
            input_0_V_address1 = 'bx;
        end
    end else begin
        input_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_0_V_ce1 = 1'b1;
    end else begin
        input_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_1_V_address0 = newIndex10_fu_2689_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_1_V_address0 = newIndex25_fu_2562_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_1_V_address0 = newIndex23_fu_2364_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_1_V_address0 = newIndex19_fu_1882_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_1_V_address0 = newIndex9_fu_1509_p1;
    end else begin
        input_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_1_V_address1 = newIndex24_fu_2554_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_1_V_address1 = newIndex21_fu_2337_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_1_V_address1 = newIndex18_fu_1851_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_1_V_address1 = newIndex14_fu_1547_p1;
        end else begin
            input_1_V_address1 = 'bx;
        end
    end else begin
        input_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_1_V_ce0 = 1'b1;
    end else begin
        input_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_1_V_ce1 = 1'b1;
    end else begin
        input_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_2_V_address0 = newIndex10_fu_2689_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_2_V_address0 = newIndex25_fu_2562_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_2_V_address0 = newIndex23_fu_2364_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_2_V_address0 = newIndex19_fu_1882_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_2_V_address0 = newIndex9_fu_1509_p1;
    end else begin
        input_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_2_V_address1 = newIndex24_fu_2554_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_2_V_address1 = newIndex21_fu_2337_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_2_V_address1 = newIndex18_fu_1851_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_2_V_address1 = newIndex14_fu_1547_p1;
        end else begin
            input_2_V_address1 = 'bx;
        end
    end else begin
        input_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_2_V_ce0 = 1'b1;
    end else begin
        input_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_2_V_ce1 = 1'b1;
    end else begin
        input_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_3_V_address0 = newIndex10_fu_2689_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_3_V_address0 = newIndex25_fu_2562_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_3_V_address0 = newIndex23_fu_2364_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_3_V_address0 = newIndex19_fu_1882_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_3_V_address0 = newIndex9_fu_1509_p1;
    end else begin
        input_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_3_V_address1 = newIndex24_fu_2554_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_3_V_address1 = newIndex21_fu_2337_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_3_V_address1 = newIndex18_fu_1851_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_3_V_address1 = newIndex14_fu_1547_p1;
        end else begin
            input_3_V_address1 = 'bx;
        end
    end else begin
        input_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_3_V_ce0 = 1'b1;
    end else begin
        input_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        input_3_V_ce1 = 1'b1;
    end else begin
        input_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        output_V_address0 = output_V_addr_1_reg_4230;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_V_address0 = output_V_addr_2_reg_4146;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_V_address0 = tmp_2_fu_1002_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_10)) begin
        output_V_address0 = tmp_1_fu_3180_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        output_V_address0 = tmp_3_fu_3029_p1;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st20_fsm_10) | (1'b1 == ap_sig_cseq_ST_st22_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        output_V_d0 = p_Val2_2_cast_fu_3215_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_V_d0 = p_Val2_5_fu_3056_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_V_d0 = ap_const_lv32_0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_990_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st22_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter2 == 1'b0)))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_1_phi_fu_881_p4 = t_V_1_mid2_reg_3286;
    end else begin
        t_V_1_phi_fu_881_p4 = t_V_1_reg_877;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_3_phi_fu_904_p4 = t_V_3_mid2_reg_3316;
    end else begin
        t_V_3_phi_fu_904_p4 = t_V_3_reg_900;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (ap_reg_ppstg_exitcond_flatten4_reg_3246_pp0_iter1 == 1'b0))) begin
        t_V_5_phi_fu_937_p4 = t_V_5_cast3_mid2_reg_3441;
    end else begin
        t_V_5_phi_fu_937_p4 = t_V_5_reg_933;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3246 == 1'b0))) begin
        t_V_7_phi_fu_926_p4 = y_V_1_reg_3940;
    end else begin
        t_V_7_phi_fu_926_p4 = t_V_7_reg_922;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_0_address0 = p_cast17_mid2_v_fu_2606_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv1_0_address0 = p_cast25_mid2_v_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_0_address0 = p_cast33_mid2_v_fu_2189_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_0_address0 = p_cast12_mid2_v_fu_1710_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv1_0_address0 = p_cast1_mid2_v_fu_1421_p1;
    end else begin
        w_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv1_0_address1 = p_cast21_mid2_v_fu_2468_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv1_0_address1 = p_cast29_mid2_v_fu_2204_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv1_0_address1 = p_cast37_mid2_v_fu_1725_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_0_address1 = p_cast5_mid2_v_fu_1436_p1;
        end else begin
            w_conv1_0_address1 = 'bx;
        end
    end else begin
        w_conv1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_0_ce0 = 1'b1;
    end else begin
        w_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_0_ce1 = 1'b1;
    end else begin
        w_conv1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_1_address0 = p_cast17_mid2_v_fu_2606_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv1_1_address0 = p_cast25_mid2_v_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_1_address0 = p_cast33_mid2_v_fu_2189_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_1_address0 = p_cast12_mid2_v_fu_1710_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv1_1_address0 = p_cast1_mid2_v_fu_1421_p1;
    end else begin
        w_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv1_1_address1 = p_cast21_mid2_v_fu_2468_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv1_1_address1 = p_cast29_mid2_v_fu_2204_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv1_1_address1 = p_cast37_mid2_v_fu_1725_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_1_address1 = p_cast5_mid2_v_fu_1436_p1;
        end else begin
            w_conv1_1_address1 = 'bx;
        end
    end else begin
        w_conv1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_1_ce0 = 1'b1;
    end else begin
        w_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_1_ce1 = 1'b1;
    end else begin
        w_conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_2_address0 = p_cast17_mid2_v_fu_2606_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv1_2_address0 = p_cast25_mid2_v_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_2_address0 = p_cast33_mid2_v_fu_2189_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_2_address0 = p_cast12_mid2_v_fu_1710_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv1_2_address0 = p_cast1_mid2_v_fu_1421_p1;
    end else begin
        w_conv1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv1_2_address1 = p_cast21_mid2_v_fu_2468_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv1_2_address1 = p_cast29_mid2_v_fu_2204_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv1_2_address1 = p_cast37_mid2_v_fu_1725_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_2_address1 = p_cast5_mid2_v_fu_1436_p1;
        end else begin
            w_conv1_2_address1 = 'bx;
        end
    end else begin
        w_conv1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_2_ce0 = 1'b1;
    end else begin
        w_conv1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_2_ce1 = 1'b1;
    end else begin
        w_conv1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_3_address0 = p_cast17_mid2_v_fu_2606_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv1_3_address0 = p_cast25_mid2_v_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_3_address0 = p_cast33_mid2_v_fu_2189_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_3_address0 = p_cast12_mid2_v_fu_1710_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv1_3_address0 = p_cast1_mid2_v_fu_1421_p1;
    end else begin
        w_conv1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv1_3_address1 = p_cast21_mid2_v_fu_2468_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv1_3_address1 = p_cast29_mid2_v_fu_2204_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv1_3_address1 = p_cast37_mid2_v_fu_1725_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_3_address1 = p_cast5_mid2_v_fu_1436_p1;
        end else begin
            w_conv1_3_address1 = 'bx;
        end
    end else begin
        w_conv1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_3_ce0 = 1'b1;
    end else begin
        w_conv1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        w_conv1_3_ce1 = 1'b1;
    end else begin
        w_conv1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((exitcond1_fu_990_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        ap_ST_st17_fsm_7 : begin
            if (~(1'b0 == exitcond3_fu_3069_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_8;
            end
        end
        ap_ST_st18_fsm_8 : begin
            ap_NS_fsm = ap_ST_st19_fsm_9;
        end
        ap_ST_st19_fsm_9 : begin
            if ((1'b0 == exitcond5_fu_3123_p2)) begin
                ap_NS_fsm = ap_ST_st20_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end
        end
        ap_ST_st20_fsm_10 : begin
            if (~(1'b0 == exitcond_fu_3145_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_11;
            end
        end
        ap_ST_st21_fsm_11 : begin
            ap_NS_fsm = ap_ST_st22_fsm_12;
        end
        ap_ST_st22_fsm_12 : begin
            ap_NS_fsm = ap_ST_st20_fsm_10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_161 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_185 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_194 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_30 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_385 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_463 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_621 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_645 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_660 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_674 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_690 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_739 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

assign b_conv1_0_address0 = newIndex7_fu_3095_p1;

assign b_conv1_1_address0 = newIndex7_fu_3095_p1;

assign b_conv1_2_address0 = newIndex7_fu_3095_p1;

assign b_conv1_3_address0 = newIndex7_fu_3095_p1;

assign biased_V_fu_3194_p2 = (output_V_q0 + p_Val2_3_reg_4235);

assign exitcond1_fu_990_p2 = ((t_V_reg_855 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond3_fu_3069_p2 = ((t_V_2_reg_945 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond4_fu_1069_p2 = ((t_V_7_phi_fu_926_p4 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond5_fu_3123_p2 = ((t_V_4_reg_968 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond7_mid2_fu_1157_p2 = (exitcond7_mid_fu_1075_p2 & not_exitcond_flatten_mid_fu_1151_p2);

assign exitcond7_mid_fu_1075_p2 = (exitcond4_fu_1069_p2 & not_exitcond_flatten_fu_1045_p2);

assign exitcond_flatten2_fu_1081_p2 = ((indvar_flatten_phi_fu_915_p4 == ap_const_lv6_19) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_1027_p2 = ((indvar_flatten3_phi_fu_870_p4 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1039_p2 = ((indvar_flatten4_phi_fu_893_p4 == ap_const_lv6_19) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_1087_p2 = (exitcond_flatten2_fu_1081_p2 & not_exitcond_flatten_fu_1045_p2);

assign exitcond_flatten_not_fu_1145_p2 = (exitcond_flatten2_fu_1081_p2 ^ 1'b1);

assign exitcond_fu_3145_p2 = ((t_V_6_reg_979 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign i_V_fu_996_p2 = (t_V_reg_855 + ap_const_lv10_1);

assign i_index_V_0_1_fu_1527_p2 = (tmp1_0_1_cast_fu_1521_p2 + t_V_5_cast3_mid2_cast_fu_1457_p1);

assign i_index_V_0_2_fu_1832_p2 = (tmp1_0_2_cast_fu_1827_p2 + t_V_5_cast3_mid2_cast_reg_3446);

assign i_index_V_1_1_fu_2318_p2 = (tmp1_0_1_cast_reg_3487 + tmp_15_1_cast1_mid2_cast_fu_2233_p1);

assign i_index_V_1_2_fu_2345_p2 = (tmp1_0_2_cast_reg_3589 + tmp_15_1_cast1_mid2_cast_fu_2233_p1);

assign i_index_V_1_fu_1859_p2 = (tmp1_reg_3451 + tmp_15_1_cast_mid2_cast_fu_1759_p1);

assign i_index_V_2_1_fu_2391_p2 = (tmp1_0_1_cast_reg_3487 + tmp_15_2_cast1_mid2_cast_fu_2236_p1);

assign i_index_V_2_2_fu_2410_p2 = (tmp1_0_2_cast_reg_3589 + tmp_15_2_cast1_mid2_cast_fu_2236_p1);

assign i_index_V_2_fu_2372_p2 = (tmp1_reg_3451 + tmp_15_2_cast_mid2_cast_fu_2239_p1);

assign i_index_V_fu_1485_p2 = (tmp1_fu_1479_p2 + t_V_5_cast4_mid2_cast_fu_1461_p1);

assign index_V_fu_3175_p2 = (tmp6_reg_4217 + tmp5_cast_fu_3171_p1);

assign indvar_flatten67_op_fu_1211_p2 = (indvar_flatten4_phi_fu_893_p4 + ap_const_lv6_1);

assign indvar_flatten_next3_fu_1217_p3 = ((exitcond_flatten_fu_1039_p2[0:0] === 1'b1) ? ap_const_lv6_1 : indvar_flatten67_op_fu_1211_p2);

assign indvar_flatten_next4_fu_1033_p2 = (ap_const_lv10_1 + indvar_flatten3_phi_fu_870_p4);

assign indvar_flatten_next_fu_1203_p3 = ((tmp_42_fu_1113_p2[0:0] === 1'b1) ? ap_const_lv6_1 : indvar_flatten_op_fu_1197_p2);

assign indvar_flatten_op_fu_1197_p2 = (indvar_flatten_phi_fu_915_p4 + ap_const_lv6_1);

assign m_V_fu_1107_p2 = (exitcond_flatten_fu_1039_p2 | t_V_3_not_fu_1101_p2);

assign n_V_1_fu_3075_p2 = (t_V_2_reg_945 + ap_const_lv6_1);

assign n_V_fu_1021_p2 = (ap_const_lv6_1 + t_V_1_phi_fu_881_p4);

assign newIndex10_fu_2689_p1 = newIndex_reg_3815;

assign newIndex11_fu_1925_p4 = {{w_index_V_2_fu_1920_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex11_mid1_fu_1661_p4 = {{w_index_V_1_mid1_fu_1656_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex11_mid_fu_1617_p4 = {{w_index_V_1_mid_fu_1612_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex12_fu_1940_p4 = {{w_index_V_2_1_fu_1935_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex13_fu_1537_p4 = {{i_index_V_0_1_fu_1527_p2[ap_const_lv32_5 : ap_const_lv32_2]}};

assign newIndex14_fu_1547_p1 = newIndex13_fu_1537_p4;

assign newIndex16_fu_1955_p4 = {{w_index_V_2_2_fu_1950_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex16_mid1_fu_2080_p4 = {{w_index_V_1_1_mid1_fu_2075_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex16_mid_fu_1970_p4 = {{w_index_V_1_1_mid_fu_1965_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex17_fu_1841_p4 = {{i_index_V_0_2_fu_1832_p2[ap_const_lv32_5 : ap_const_lv32_2]}};

assign newIndex18_fu_1851_p1 = newIndex17_fu_1841_p4;

assign newIndex19_fu_1882_p1 = $unsigned(tmp_25_fu_1878_p1);

assign newIndex1_fu_1245_p4 = {{tmp_7_fu_1239_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex1_mid1_fu_1388_p4 = {{tmp_7_mid1_fu_1356_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex1_mid_fu_1295_p4 = {{tmp_7_mid_fu_1289_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex20_fu_2327_p4 = {{i_index_V_1_1_fu_2318_p2[ap_const_lv32_5 : ap_const_lv32_2]}};

assign newIndex20_mid1_fu_2095_p4 = {{w_index_V_1_2_mid1_fu_2090_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex20_mid_fu_1985_p4 = {{w_index_V_1_2_mid_fu_1980_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex21_fu_2337_p1 = newIndex20_fu_2327_p4;

assign newIndex22_fu_2354_p4 = {{i_index_V_1_2_fu_2345_p2[ap_const_lv32_5 : ap_const_lv32_2]}};

assign newIndex22_mid1_fu_2110_p4 = {{w_index_V_2_mid1_fu_2105_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex22_mid_fu_2000_p4 = {{w_index_V_2_mid_fu_1995_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex23_fu_2364_p1 = newIndex22_fu_2354_p4;

assign newIndex24_fu_2554_p1 = $unsigned(tmp_33_fu_2551_p1);

assign newIndex25_fu_2562_p1 = newIndex15_reg_3805;

assign newIndex25_mid1_fu_2125_p4 = {{w_index_V_2_1_mid1_fu_2120_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex25_mid_fu_2015_p4 = {{w_index_V_2_1_mid_fu_2010_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex2_fu_1575_p4 = {{w_index_V_1_fu_1570_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex30_mid1_fu_2140_p4 = {{w_index_V_2_2_mid1_fu_2135_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex30_mid_fu_2030_p4 = {{w_index_V_2_2_mid_fu_2025_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex3_fu_1261_p4 = {{w_index_V_0_1_fu_1255_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex3_mid1_fu_1404_p4 = {{w_index_V_0_1_mid1_fu_1398_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex3_mid_fu_1311_p4 = {{w_index_V_0_1_mid_fu_1305_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex4_fu_1895_p4 = {{w_index_V_1_1_fu_1890_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex5_fu_1560_p4 = {{w_index_V_0_2_fu_1555_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex5_mid1_fu_1646_p4 = {{w_index_V_0_2_mid1_fu_1641_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex5_mid_fu_1602_p4 = {{w_index_V_0_2_mid_fu_1597_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex6_fu_3085_p4 = {{t_V_2_reg_945[ap_const_lv32_5 : ap_const_lv32_2]}};

assign newIndex7_fu_3095_p1 = newIndex6_fu_3085_p4;

assign newIndex8_fu_1910_p4 = {{w_index_V_1_2_fu_1905_p2[ap_const_lv32_8 : ap_const_lv32_2]}};

assign newIndex9_fu_1509_p1 = $unsigned(tmp_16_fu_1505_p1);

assign next_mul_fu_3063_p2 = (phi_mul_reg_956 + ap_const_lv10_19);

assign not_exitcond_flatten1_fu_1057_p2 = (exitcond_flatten_fu_1039_p2 ^ 1'b1);

assign not_exitcond_flatten_fu_1045_p2 = (exitcond_flatten_fu_1039_p2 ^ 1'b1);

assign not_exitcond_flatten_mid_fu_1151_p2 = (exitcond_flatten_fu_1039_p2 | exitcond_flatten_not_fu_1145_p2);

assign o_index_V_fu_3023_p2 = (tmp3_cast_fu_3019_p1 + tmp4_mid2_fu_2951_p3);

assign p_1_fu_2810_p1 = p_1_fu_2810_p10;

assign p_1_fu_2810_p10 = ap_reg_ppstg_t_V_1_reg_877_pp0_iter1;

assign p_1_fu_2810_p2 = (ap_const_lv10_19 * p_1_fu_2810_p1);

assign p_1_mid1_fu_2874_p0 = p_1_mid1_fu_2874_p00;

assign p_1_mid1_fu_2874_p00 = ap_reg_ppstg_n_V_reg_3239_pp0_iter2;

assign p_1_mid1_fu_2874_p2 = (p_1_mid1_fu_2874_p0 * $signed('h19));

assign p_1_mid2_fu_2925_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter2[0:0] === 1'b1) ? p_1_mid1_reg_4115 : p_1_reg_4090);

assign p_3_cast_mid2_cast_fu_1131_p1 = p_3_cast_mid2_fu_1123_p3;

assign p_3_cast_mid2_fu_1123_p3 = ((exitcond_flatten_mid_fu_1087_p2[0:0] === 1'b1) ? m_V_fu_1107_p2 : p_3_cast_mid_fu_1063_p2);

assign p_3_cast_mid_fu_1063_p2 = (t_V_3_phi_fu_904_p4 & not_exitcond_flatten1_fu_1057_p2);

assign p_Val2_2_cast_fu_3215_p1 = p_Val2_2_s_fu_3209_p3;

assign p_Val2_2_s_fu_3209_p3 = ((tmp_8_reg_4245[0:0] === 1'b1) ? tmp_70_reg_4240 : ap_const_lv31_0);

assign p_Val2_5_fu_3056_p2 = (sum_V_2_2_fu_3046_p4 + output_V_q0);

assign p_Val2_8_0_1_fu_2791_p2 = (p_Val2_7_0_1_reg_4065 + tmp_20_0_1_fu_2784_p3);

assign p_Val2_8_0_2_fu_2833_p2 = (p_Val2_7_0_2_reg_4075 + tmp_20_0_2_fu_2826_p3);

assign p_Val2_8_1_1_fu_2887_p2 = (p_Val2_7_1_1_reg_4100 + tmp_20_1_1_fu_2880_p3);

assign p_Val2_8_1_2_fu_2910_p2 = (p_Val2_7_1_2_reg_4110 + tmp_20_1_2_fu_2902_p3);

assign p_Val2_8_1_fu_2856_p2 = (p_Val2_7_1_reg_4085 + tmp_20_1_fu_2848_p3);

assign p_Val2_8_2_1_fu_2991_p2 = (p_Val2_7_2_1_reg_4131 + tmp_20_2_1_fu_2983_p3);

assign p_Val2_8_2_2_fu_3041_p2 = (p_Val2_7_2_2_reg_4136 + tmp_20_2_2_fu_3034_p3);

assign p_Val2_8_2_fu_2968_p2 = (p_Val2_7_2_reg_4121 + tmp_20_2_fu_2961_p3);

assign p_cast12_mid2256_v_v_fu_1627_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex5_mid_fu_1602_p4 : newIndex5_fu_1560_p4);

assign p_cast12_mid2_v_fu_1710_p1 = p_cast12_mid2_v_v_fu_1703_p3;

assign p_cast12_mid2_v_v_fu_1703_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex5_mid1_fu_1646_p4 : p_cast12_mid2256_v_v_fu_1627_p3);

assign p_cast17_mid2352_v_v_fu_2068_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex30_mid_fu_2030_p4 : newIndex16_fu_1955_p4);

assign p_cast17_mid2_v_fu_2606_p1 = p_cast17_mid2_v_v_reg_3695;

assign p_cast17_mid2_v_v_fu_2226_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex30_mid1_fu_2140_p4 : p_cast17_mid2352_v_v_fu_2068_p3);

assign p_cast1_mid2224_v_v_fu_1321_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex1_mid_fu_1295_p4 : newIndex1_fu_1245_p4);

assign p_cast1_mid2_v_fu_1421_p1 = p_cast1_mid2_v_v_fu_1414_p3;

assign p_cast1_mid2_v_v_fu_1414_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex1_mid1_fu_1388_p4 : p_cast1_mid2224_v_v_fu_1321_p3);

assign p_cast21_mid2336_v_v_fu_2061_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex25_mid_fu_2015_p4 : newIndex12_fu_1940_p4);

assign p_cast21_mid2_v_fu_2468_p1 = p_cast21_mid2_v_v_reg_3690;

assign p_cast21_mid2_v_v_fu_2219_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex25_mid1_fu_2125_p4 : p_cast21_mid2336_v_v_fu_2061_p3);

assign p_cast25_mid2320_v_v_fu_2054_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex22_mid_fu_2000_p4 : newIndex11_fu_1925_p4);

assign p_cast25_mid2_v_fu_2461_p1 = p_cast25_mid2_v_v_reg_3685;

assign p_cast25_mid2_v_v_fu_2212_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex22_mid1_fu_2110_p4 : p_cast25_mid2320_v_v_fu_2054_p3);

assign p_cast29_mid2304_v_v_fu_2047_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex20_mid_fu_1985_p4 : newIndex8_fu_1910_p4);

assign p_cast29_mid2_v_fu_2204_p1 = p_cast29_mid2_v_v_fu_2197_p3;

assign p_cast29_mid2_v_v_fu_2197_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex20_mid1_fu_2095_p4 : p_cast29_mid2304_v_v_fu_2047_p3);

assign p_cast33_mid2288_v_v_fu_2040_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex16_mid_fu_1970_p4 : newIndex4_fu_1895_p4);

assign p_cast33_mid2_v_fu_2189_p1 = p_cast33_mid2_v_v_fu_2182_p3;

assign p_cast33_mid2_v_v_fu_2182_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex16_mid1_fu_2080_p4 : p_cast33_mid2288_v_v_fu_2040_p3);

assign p_cast37_mid2272_v_v_fu_1634_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex11_mid_fu_1617_p4 : newIndex2_fu_1575_p4);

assign p_cast37_mid2_v_fu_1725_p1 = p_cast37_mid2_v_v_fu_1718_p3;

assign p_cast37_mid2_v_v_fu_1718_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex11_mid1_fu_1661_p4 : p_cast37_mid2272_v_v_fu_1634_p3);

assign p_cast5_mid2240_v_v_fu_1328_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? newIndex3_mid_fu_1311_p4 : newIndex3_fu_1261_p4);

assign p_cast5_mid2_v_fu_1436_p1 = p_cast5_mid2_v_v_fu_1429_p3;

assign p_cast5_mid2_v_v_fu_1429_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? newIndex3_mid1_fu_1404_p4 : p_cast5_mid2240_v_v_fu_1328_p3);

assign p_cast7_fu_3111_p1 = b_conv1_2_q0;

assign p_cast8_fu_3107_p1 = b_conv1_1_q0;

assign p_cast9_fu_3103_p1 = b_conv1_0_q0;

assign p_cast_fu_3115_p1 = b_conv1_3_q0;

assign p_shl2_fu_3006_p3 = {{ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter2}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_1475_p1 = p_shl3_fu_1468_p3;

assign p_shl3_fu_1468_p3 = {{tmp2_reg_3328}, {ap_const_lv3_0}};

assign p_shl4_fu_3157_p3 = {{t_V_6_reg_979}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1235_p1 = p_shl_fu_1228_p3;

assign p_shl_cast_mid1_fu_1352_p1 = p_shl_mid1_fu_1345_p3;

assign p_shl_cast_mid_fu_1285_p1 = p_shl_mid_fu_1277_p3;

assign p_shl_fu_1228_p3 = {{tmp_39_reg_3234}, {ap_const_lv3_0}};

assign p_shl_mid1_fu_1345_p3 = {{tmp_43_reg_3303}, {ap_const_lv3_0}};

assign p_shl_mid_fu_1277_p3 = {{tmp_41_fu_1274_p1}, {ap_const_lv3_0}};

assign sum_V_2_2_fu_3046_p4 = {{p_Val2_8_2_2_fu_3041_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign t_V_1_mid2_fu_1093_p3 = ((exitcond_flatten_fu_1039_p2[0:0] === 1'b1) ? n_V_fu_1021_p2 : t_V_1_phi_fu_881_p4);

assign t_V_3_cast_fu_1007_p1 = t_V_3_phi_fu_904_p4;

assign t_V_3_cast_mid1_fu_1119_p1 = m_V_fu_1107_p2;

assign t_V_3_mid2_fu_1163_p3 = ((exitcond_flatten_mid_fu_1087_p2[0:0] === 1'b1) ? m_V_fu_1107_p2 : t_V_3_mid_fu_1051_p2);

assign t_V_3_mid_fu_1051_p2 = (t_V_3_phi_fu_904_p4 & not_exitcond_flatten_fu_1045_p2);

assign t_V_3_not_fu_1101_p2 = (t_V_3_phi_fu_904_p4 ^ 1'b1);

assign t_V_4_cast_fu_3119_p1 = t_V_4_reg_968;

assign t_V_5_cast3_mid2_cast_fu_1457_p1 = t_V_5_cast3_mid2_fu_1450_p3;

assign t_V_5_cast3_mid2_fu_1450_p3 = ((exitcond7_mid2_reg_3308[0:0] === 1'b1) ? x_V_2_dup_fu_1444_p2 : t_V_5_mid_fu_1335_p3);

assign t_V_5_cast4_mid2_cast_fu_1461_p1 = t_V_5_cast3_mid2_fu_1450_p3;

assign t_V_5_cast_fu_2816_p1 = ap_reg_ppstg_t_V_5_reg_933_pp0_iter1;

assign t_V_5_cast_mid1_fu_2942_p1 = ap_reg_ppstg_x_V_2_dup_reg_3436_pp0_iter2;

assign t_V_5_mid_fu_1335_p3 = ((tmp_42_reg_3291[0:0] === 1'b1) ? ap_const_lv3_0 : t_V_5_phi_fu_937_p4);

assign t_V_6_cast_fu_3141_p1 = t_V_6_reg_979;

assign t_V_7_cast_fu_2958_p1 = ap_reg_ppstg_t_V_7_mid2_reg_3321_pp0_iter2;

assign t_V_7_mid2_fu_1183_p3 = ((tmp_50_fu_1177_p2[0:0] === 1'b1) ? ap_const_lv3_0 : t_V_7_phi_fu_926_p4);

assign tmp1_0_1_cast_fu_1521_p2 = (tmp_52_fu_1517_p1 + ap_const_lv6_7);

assign tmp1_0_2_cast_fu_1827_p2 = (tmp_52_reg_3482 + ap_const_lv6_E);

assign tmp1_fu_1479_p2 = (p_shl3_cast_fu_1475_p1 - tmp2_cast1_fu_1465_p1);

assign tmp2_cast1_fu_1465_p1 = tmp2_reg_3328;

assign tmp2_fu_1191_p2 = (p_3_cast_mid2_cast_fu_1131_p1 + t_V_7_mid2_fu_1183_p3);

assign tmp3_cast_fu_3019_p1 = tmp3_fu_3013_p2;

assign tmp3_fu_3013_p2 = (t_V_7_cast_fu_2958_p1 + p_shl2_fu_3006_p3);

assign tmp4_fu_2820_p2 = (p_1_fu_2810_p2 + t_V_5_cast_fu_2816_p1);

assign tmp4_mid1_fu_2945_p2 = (p_1_mid2_fu_2925_p3 + t_V_5_cast_mid1_fu_2942_p1);

assign tmp4_mid2_fu_2951_p3 = ((ap_reg_ppstg_exitcond7_mid2_reg_3308_pp0_iter2[0:0] === 1'b1) ? tmp4_mid1_fu_2945_p2 : tmp4_mid3_fu_2935_p3);

assign tmp4_mid3_fu_2935_p3 = ((ap_reg_ppstg_exitcond_flatten_mid_reg_3271_pp0_iter2[0:0] === 1'b1) ? p_1_mid2_fu_2925_p3 : tmp4_mid_fu_2930_p3);

assign tmp4_mid_fu_2930_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_3255_pp0_iter2[0:0] === 1'b1) ? p_1_mid1_reg_4115 : tmp4_reg_4095);

assign tmp5_cast_fu_3171_p1 = tmp5_fu_3165_p2;

assign tmp5_fu_3165_p2 = (p_shl4_fu_3157_p3 + t_V_6_cast_fu_3141_p1);

assign tmp6_fu_3135_p2 = (t_V_4_cast_fu_3119_p1 + phi_mul_reg_956);

assign tmp_15_1_cast1_mid2_cast_fu_2233_p1 = tmp_15_1_cast1_mid2_reg_3558;

assign tmp_15_1_cast1_mid2_fu_1752_p3 = ((exitcond7_mid2_reg_3308[0:0] === 1'b1) ? x_V_2_mid1_fu_1747_p2 : tmp_15_1_cast1_mid_fu_1733_p3);

assign tmp_15_1_cast1_mid_fu_1733_p3 = ((tmp_42_reg_3291[0:0] === 1'b1) ? ap_const_lv3_1 : x_V_2_fu_1585_p2);

assign tmp_15_1_cast_mid2_cast_fu_1759_p1 = tmp_15_1_cast1_mid2_fu_1752_p3;

assign tmp_15_2_cast1_mid2_cast_fu_2236_p1 = tmp_15_2_cast1_mid2_reg_3563;

assign tmp_15_2_cast1_mid2_fu_1768_p3 = ((exitcond7_mid2_reg_3308[0:0] === 1'b1) ? tmp_15_2_mid1_fu_1763_p2 : tmp_15_2_cast1_mid_fu_1740_p3);

assign tmp_15_2_cast1_mid_fu_1740_p3 = ((tmp_42_reg_3291[0:0] === 1'b1) ? ap_const_lv3_2 : tmp_15_2_fu_1591_p2);

assign tmp_15_2_cast_mid2_cast_fu_2239_p1 = tmp_15_2_cast1_mid2_reg_3563;

assign tmp_15_2_fu_1591_p2 = (ap_const_lv3_2 + t_V_5_reg_933);

assign tmp_15_2_mid1_fu_1763_p2 = (t_V_5_mid_reg_3366 + ap_const_lv3_3);

assign tmp_16_fu_1505_p1 = $signed(tmp_s_fu_1495_p4);

assign tmp_18_fu_1788_p1 = $signed(w_conv1_0_q0);

assign tmp_18_fu_1788_p2 = $signed(w_conv1_1_q0);

assign tmp_18_fu_1788_p3 = $signed(w_conv1_2_q0);

assign tmp_18_fu_1788_p4 = $signed(w_conv1_3_q0);

assign tmp_1_fu_3180_p1 = index_V_fu_3175_p2;

assign tmp_20_0_1_fu_2784_p3 = {{tmp_54_reg_4070}, {ap_const_lv30_0}};

assign tmp_20_0_2_fu_2826_p3 = {{tmp_56_reg_4080}, {ap_const_lv30_0}};

assign tmp_20_1_1_fu_2880_p3 = {{tmp_60_reg_4105}, {ap_const_lv30_0}};

assign tmp_20_1_2_fu_2902_p3 = {{tmp_62_fu_2892_p4}, {ap_const_lv30_0}};

assign tmp_20_1_fu_2848_p3 = {{tmp_58_fu_2838_p4}, {ap_const_lv30_0}};

assign tmp_20_2_1_fu_2983_p3 = {{tmp_66_fu_2973_p4}, {ap_const_lv30_0}};

assign tmp_20_2_2_fu_3034_p3 = {{tmp_68_reg_4141}, {ap_const_lv30_0}};

assign tmp_20_2_fu_2961_p3 = {{tmp_64_reg_4126}, {ap_const_lv30_0}};

assign tmp_21_fu_1814_p1 = $signed(w_conv1_3_q1);

assign tmp_21_fu_1814_p2 = $signed(w_conv1_0_q1);

assign tmp_21_fu_1814_p3 = $signed(w_conv1_1_q1);

assign tmp_21_fu_1814_p4 = $signed(w_conv1_2_q1);

assign tmp_23_fu_2279_p1 = $signed(w_conv1_2_q0);

assign tmp_23_fu_2279_p2 = $signed(w_conv1_3_q0);

assign tmp_23_fu_2279_p3 = $signed(w_conv1_0_q0);

assign tmp_23_fu_2279_p4 = $signed(w_conv1_1_q0);

assign tmp_24_fu_1868_p4 = {{i_index_V_1_fu_1859_p2[ap_const_lv32_6 : ap_const_lv32_2]}};

assign tmp_25_fu_1878_p1 = $signed(tmp_24_fu_1868_p4);

assign tmp_27_fu_2305_p1 = $signed(w_conv1_1_q1);

assign tmp_27_fu_2305_p2 = $signed(w_conv1_2_q1);

assign tmp_27_fu_2305_p3 = $signed(w_conv1_3_q1);

assign tmp_27_fu_2305_p4 = $signed(w_conv1_0_q1);

assign tmp_29_fu_2512_p1 = $signed(w_conv1_0_q0);

assign tmp_29_fu_2512_p2 = $signed(w_conv1_1_q0);

assign tmp_29_fu_2512_p3 = $signed(w_conv1_2_q0);

assign tmp_29_fu_2512_p4 = $signed(w_conv1_3_q0);

assign tmp_2_fu_1002_p1 = t_V_reg_855;

assign tmp_31_fu_2538_p1 = $signed(w_conv1_3_q1);

assign tmp_31_fu_2538_p2 = $signed(w_conv1_0_q1);

assign tmp_31_fu_2538_p3 = $signed(w_conv1_1_q1);

assign tmp_31_fu_2538_p4 = $signed(w_conv1_2_q1);

assign tmp_33_fu_2551_p1 = $signed(tmp_32_reg_3795);

assign tmp_35_fu_2650_p1 = $signed(w_conv1_2_q0);

assign tmp_35_fu_2650_p2 = $signed(w_conv1_3_q0);

assign tmp_35_fu_2650_p3 = $signed(w_conv1_0_q0);

assign tmp_35_fu_2650_p4 = $signed(w_conv1_1_q0);

assign tmp_37_fu_2676_p1 = $signed(w_conv1_1_q1);

assign tmp_37_fu_2676_p2 = $signed(w_conv1_2_q1);

assign tmp_37_fu_2676_p3 = $signed(w_conv1_3_q1);

assign tmp_37_fu_2676_p4 = $signed(w_conv1_0_q1);

assign tmp_39_fu_1017_p1 = tmp_6_fu_1011_p2[4:0];

assign tmp_3_fu_3029_p1 = o_index_V_fu_3023_p2;

assign tmp_40_fu_2749_p1 = $signed(w_conv1_0_q0);

assign tmp_40_fu_2749_p2 = $signed(w_conv1_1_q0);

assign tmp_40_fu_2749_p3 = $signed(w_conv1_2_q0);

assign tmp_40_fu_2749_p4 = $signed(w_conv1_3_q0);

assign tmp_41_fu_1274_p1 = n_V_reg_3239[4:0];

assign tmp_42_fu_1113_p2 = (exitcond_flatten_mid_fu_1087_p2 | exitcond_flatten_fu_1039_p2);

assign tmp_43_fu_1141_p1 = tmp_6_mid1_fu_1135_p2[4:0];

assign tmp_44_fu_1362_p1 = tmp_7_mid1_fu_1356_p2[1:0];

assign tmp_45_fu_1366_p1 = tmp_7_mid_fu_1289_p2[1:0];

assign tmp_46_fu_1370_p1 = tmp_7_fu_1239_p2[1:0];

assign tmp_47_fu_1374_p3 = ((exitcond_flatten_reg_3255[0:0] === 1'b1) ? tmp_45_fu_1366_p1 : tmp_46_fu_1370_p1);

assign tmp_48_fu_1381_p3 = ((exitcond_flatten_mid_reg_3271[0:0] === 1'b1) ? tmp_44_fu_1362_p1 : tmp_47_fu_1374_p3);

assign tmp_49_fu_1171_p2 = (exitcond7_mid2_fu_1157_p2 | exitcond_flatten_mid_fu_1087_p2);

assign tmp_50_fu_1177_p2 = (tmp_49_fu_1171_p2 | exitcond_flatten_fu_1039_p2);

assign tmp_51_fu_1491_p1 = i_index_V_fu_1485_p2[1:0];

assign tmp_52_fu_1517_p1 = tmp1_fu_1479_p2[5:0];

assign tmp_53_fu_1533_p1 = i_index_V_0_1_fu_1527_p2[1:0];

assign tmp_55_fu_1837_p1 = i_index_V_0_2_fu_1832_p2[1:0];

assign tmp_57_fu_1864_p1 = i_index_V_1_fu_1859_p2[1:0];

assign tmp_58_fu_2838_p4 = {{p_Val2_8_0_2_fu_2833_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_59_fu_2323_p1 = i_index_V_1_1_fu_2318_p2[1:0];

assign tmp_61_fu_2350_p1 = i_index_V_1_2_fu_2345_p2[1:0];

assign tmp_62_fu_2892_p4 = {{p_Val2_8_1_1_fu_2887_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_63_fu_2377_p1 = i_index_V_2_fu_2372_p2[1:0];

assign tmp_65_fu_2396_p1 = i_index_V_2_1_fu_2391_p2[1:0];

assign tmp_66_fu_2973_p4 = {{p_Val2_8_2_fu_2968_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_67_fu_2415_p1 = i_index_V_2_2_fu_2410_p2[1:0];

assign tmp_69_fu_3081_p1 = t_V_2_reg_945[1:0];

assign tmp_6_cast2_fu_1225_p1 = tmp_6_reg_3229;

assign tmp_6_cast2_mid1_fu_1342_p1 = tmp_6_mid1_reg_3298;

assign tmp_6_cast2_mid_fu_1271_p1 = n_V_reg_3239;

assign tmp_6_fu_1011_p2 = (t_V_1_phi_fu_881_p4 + t_V_3_cast_fu_1007_p1);

assign tmp_6_mid1_fu_1135_p2 = (t_V_1_mid2_fu_1093_p3 + t_V_3_cast_mid1_fu_1119_p1);

assign tmp_70_fu_3199_p1 = biased_V_fu_3194_p2[30:0];

assign tmp_7_fu_1239_p2 = (p_shl_cast_fu_1235_p1 + tmp_6_cast2_fu_1225_p1);

assign tmp_7_mid1_fu_1356_p2 = (p_shl_cast_mid1_fu_1352_p1 + tmp_6_cast2_mid1_fu_1342_p1);

assign tmp_7_mid_fu_1289_p2 = (p_shl_cast_mid_fu_1285_p1 + tmp_6_cast2_mid_fu_1271_p1);

assign tmp_8_fu_3203_p2 = (($signed(biased_V_fu_3194_p2) > $signed(32'b00000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_s_fu_1495_p4 = {{i_index_V_fu_1485_p2[ap_const_lv32_6 : ap_const_lv32_2]}};

assign w_index_V_0_1_fu_1255_p2 = (ap_const_lv9_3 + tmp_7_fu_1239_p2);

assign w_index_V_0_1_mid1_fu_1398_p2 = (tmp_7_mid1_fu_1356_p2 + ap_const_lv9_3);

assign w_index_V_0_1_mid_fu_1305_p2 = (tmp_7_mid_fu_1289_p2 + ap_const_lv9_3);

assign w_index_V_0_2_fu_1555_p2 = (ap_const_lv9_6 + tmp_7_reg_3344);

assign w_index_V_0_2_mid1_fu_1641_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_6);

assign w_index_V_0_2_mid_fu_1597_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_6);

assign w_index_V_1_1_fu_1890_p2 = (ap_const_lv9_4 + tmp_7_reg_3344);

assign w_index_V_1_1_mid1_fu_2075_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_4);

assign w_index_V_1_1_mid_fu_1965_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_4);

assign w_index_V_1_2_fu_1905_p2 = (ap_const_lv9_7 + tmp_7_reg_3344);

assign w_index_V_1_2_mid1_fu_2090_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_7);

assign w_index_V_1_2_mid_fu_1980_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_7);

assign w_index_V_1_fu_1570_p2 = (ap_const_lv9_1 + tmp_7_reg_3344);

assign w_index_V_1_mid1_fu_1656_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_1);

assign w_index_V_1_mid_fu_1612_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_1);

assign w_index_V_2_1_fu_1935_p2 = (ap_const_lv9_5 + tmp_7_reg_3344);

assign w_index_V_2_1_mid1_fu_2120_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_5);

assign w_index_V_2_1_mid_fu_2010_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_5);

assign w_index_V_2_2_fu_1950_p2 = (ap_const_lv9_8 + tmp_7_reg_3344);

assign w_index_V_2_2_mid1_fu_2135_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_8);

assign w_index_V_2_2_mid_fu_2025_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_8);

assign w_index_V_2_fu_1920_p2 = (ap_const_lv9_2 + tmp_7_reg_3344);

assign w_index_V_2_mid1_fu_2105_p2 = (tmp_7_mid1_reg_3372 + ap_const_lv9_2);

assign w_index_V_2_mid_fu_1995_p2 = (tmp_7_mid_reg_3355 + ap_const_lv9_2);

assign x_V_2_dup_fu_1444_p2 = (t_V_5_mid_fu_1335_p3 + ap_const_lv3_1);

assign x_V_2_fu_1585_p2 = (ap_const_lv3_1 + t_V_5_reg_933);

assign x_V_2_mid1_fu_1747_p2 = (t_V_5_mid_reg_3366 + ap_const_lv3_2);

assign x_V_fu_3129_p2 = (t_V_4_reg_968 + ap_const_lv3_1);

assign y_V_1_fu_2569_p2 = (t_V_7_mid2_reg_3321 + ap_const_lv3_1);

assign y_V_fu_3151_p2 = (t_V_6_reg_979 + ap_const_lv3_1);

always @ (posedge ap_clk) begin
    t_V_5_cast3_mid2_cast_reg_3446[5:3] <= 3'b000;
    p_cast9_reg_4189[31:28] <= 4'b0000;
    p_cast8_reg_4194[31:28] <= 4'b0000;
    p_cast7_reg_4199[31:28] <= 4'b0000;
    p_cast_reg_4204[31:28] <= 4'b0000;
end

endmodule //dut_perform_conv
