|SPP_MCTL_V1
nRST => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.nRST
nRST => VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst.nRST
nRST => DEAL_ENCODE:DEAL_ENCODE_inst.nRESET
nRST => CoorGen:CoorGen_inst.nReset
nRST => MUX_ENCODER:MUX_ENCODER_inst.nRST
nRST => VIRTUAL_DY:VIRTUAL_DY_inst.nRST
nRST => DEAL_DY:DEAL_DY_inst.nRST
nRST => SELECT_OUT_DY:SELECT_OUT_DY_inst.nRST
nRST => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.nRST
nRST => FPGA_LED[0]~reg0.ACLR
nRST => FPGA_LED[1]~reg0.ACLR
nRST => led_cnt[0].ACLR
nRST => led_cnt[1].ACLR
nRST => led_cnt[2].ACLR
nRST => led_cnt[3].ACLR
nRST => led_cnt[4].ACLR
nRST => led_cnt[5].ACLR
nRST => led_cnt[6].ACLR
nRST => led_cnt[7].ACLR
nRST => led_cnt[8].ACLR
nRST => led_cnt[9].ACLR
nRST => led_cnt[10].ACLR
nRST => led_cnt[11].ACLR
nRST => led_cnt[12].ACLR
nRST => led_cnt[13].ACLR
nRST => led_cnt[14].ACLR
nRST => led_cnt[15].ACLR
nRST => led_cnt[16].ACLR
nRST => led_cnt[17].ACLR
nRST => led_cnt[18].ACLR
nRST => led_cnt[19].ACLR
nRST => led_cnt[20].ACLR
nRST => led_cnt[21].ACLR
nRST => led_cnt[22].ACLR
nRST => led_cnt[23].ACLR
nRST => led_cnt[24].ACLR
nRST => led_cnt[25].ACLR
nRST => led_cnt[26].ACLR
nRST => led_cnt[27].ACLR
nRST => led_cnt[28].ACLR
nRST => led_cnt[29].ACLR
nRST => led_cnt[30].ACLR
nRST => led_cnt[31].ACLR
clk => PLL:PLL_inst.inclk0
ARM_FPGA_CLK => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.ARM_FPGA_CLK
ARM_FPGA_SYNC => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.ARM_FPGA_SYNC
ARM_FPGA_DATA <> ARM_COMMU_PORT:ARM_COMMU_PORT_INST.ARM_FPGA_DATA
ARM_FPGA_RSV << ARM_FPGA_RSV.DB_MAX_OUTPUT_PORT_TYPE
F_SW0 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW0
F_SW1 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW1
F_SW2 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW2
F_SW3 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW3
F_SW4 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW4
F_SW5 => ARM_COMMU_PORT:ARM_COMMU_PORT_INST.F_SW5
Lorigin[0] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[0]
Lorigin[1] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[1]
Lorigin[2] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[2]
Lorigin[3] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[3]
Lorigin[4] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[4]
Lorigin[5] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[5]
Lorigin[6] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[6]
Lorigin[7] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[7]
Lorigin[8] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[8]
Lorigin[9] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[9]
Lorigin[10] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[10]
Lorigin[11] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[11]
Lorigin[12] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[12]
Lorigin[13] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[13]
Lorigin[14] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[14]
Lorigin[15] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[15]
Lorigin[16] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[16]
Lorigin[17] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[17]
Lorigin[18] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[18]
Lorigin[19] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[19]
Lorigin[20] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[20]
Lorigin[21] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[21]
Lorigin[22] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[22]
Lorigin[23] << SELECT_OUT_DY:SELECT_OUT_DY_inst.Lorigin[23]
EN1_X_2A => DEAL_ENCODE:DEAL_ENCODE_inst.EN1_X_2A
EN1_X_2B => DEAL_ENCODE:DEAL_ENCODE_inst.EN1_X_2B
X_1A << MUX_ENCODER:MUX_ENCODER_inst.X_1A
X_1B << MUX_ENCODER:MUX_ENCODER_inst.X_1B
X_2A << MUX_ENCODER:MUX_ENCODER_inst.X_2A
X_2B << MUX_ENCODER:MUX_ENCODER_inst.X_2B
X_3A << MUX_ENCODER:MUX_ENCODER_inst.X_3A
X_3B << MUX_ENCODER:MUX_ENCODER_inst.X_3B
X_4A << MUX_ENCODER:MUX_ENCODER_inst.X_4A
X_4B << MUX_ENCODER:MUX_ENCODER_inst.X_4B
X_5A << MUX_ENCODER:MUX_ENCODER_inst.X_5A
X_5B << MUX_ENCODER:MUX_ENCODER_inst.X_5B
X_6A << MUX_ENCODER:MUX_ENCODER_inst.X_6A
X_6B << MUX_ENCODER:MUX_ENCODER_inst.X_6B
X_7A << MUX_ENCODER:MUX_ENCODER_inst.X_7A
X_7B << MUX_ENCODER:MUX_ENCODER_inst.X_7B
X_8A << MUX_ENCODER:MUX_ENCODER_inst.X_8A
X_8B << MUX_ENCODER:MUX_ENCODER_inst.X_8B
X_9A << MUX_ENCODER:MUX_ENCODER_inst.X_9A
X_9B << MUX_ENCODER:MUX_ENCODER_inst.X_9B
X_10A << MUX_ENCODER:MUX_ENCODER_inst.X_10A
X_10B << MUX_ENCODER:MUX_ENCODER_inst.X_10B
X_11A << MUX_ENCODER:MUX_ENCODER_inst.X_11A
X_11B << MUX_ENCODER:MUX_ENCODER_inst.X_11B
X_12A << MUX_ENCODER:MUX_ENCODER_inst.X_12A
X_12B << MUX_ENCODER:MUX_ENCODER_inst.X_12B
X_13A << MUX_ENCODER:MUX_ENCODER_inst.X_13A
X_13B << MUX_ENCODER:MUX_ENCODER_inst.X_13B
X_14A << MUX_ENCODER:MUX_ENCODER_inst.X_14A
X_14B << MUX_ENCODER:MUX_ENCODER_inst.X_14B
X_15A << MUX_ENCODER:MUX_ENCODER_inst.X_15A
X_15B << MUX_ENCODER:MUX_ENCODER_inst.X_15B
X_16A << MUX_ENCODER:MUX_ENCODER_inst.X_16A
X_16B << MUX_ENCODER:MUX_ENCODER_inst.X_16B
X_17A << MUX_ENCODER:MUX_ENCODER_inst.X_17A
X_17B << MUX_ENCODER:MUX_ENCODER_inst.X_17B
X_18A << MUX_ENCODER:MUX_ENCODER_inst.X_18A
X_18B << MUX_ENCODER:MUX_ENCODER_inst.X_18B
X_19A << MUX_ENCODER:MUX_ENCODER_inst.X_19A
X_19B << MUX_ENCODER:MUX_ENCODER_inst.X_19B
X_20A << MUX_ENCODER:MUX_ENCODER_inst.X_20A
X_20B << MUX_ENCODER:MUX_ENCODER_inst.X_20B
X_21A << MUX_ENCODER:MUX_ENCODER_inst.X_21A
X_21B << MUX_ENCODER:MUX_ENCODER_inst.X_21B
X_22A << MUX_ENCODER:MUX_ENCODER_inst.X_22A
X_22B << MUX_ENCODER:MUX_ENCODER_inst.X_22B
X_23A << MUX_ENCODER:MUX_ENCODER_inst.X_23A
X_23B << MUX_ENCODER:MUX_ENCODER_inst.X_23B
X_24A << MUX_ENCODER:MUX_ENCODER_inst.X_24A
X_24B << MUX_ENCODER:MUX_ENCODER_inst.X_24B
FPGA_LED[0] << FPGA_LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA_LED[1] << FPGA_LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F_GPIO_I[1] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[1]
F_GPIO_I[1] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[1]
F_GPIO_I[2] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[2]
F_GPIO_I[2] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[2]
F_GPIO_I[3] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[3]
F_GPIO_I[3] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[3]
F_GPIO_I[4] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[4]
F_GPIO_I[4] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[4]
F_GPIO_I[5] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[5]
F_GPIO_I[5] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[5]
F_GPIO_I[6] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[6]
F_GPIO_I[6] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[6]
F_GPIO_I[7] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[7]
F_GPIO_I[7] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[7]
F_GPIO_I[8] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[8]
F_GPIO_I[8] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[8]
F_GPIO_I[9] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[9]
F_GPIO_I[9] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[9]
F_GPIO_I[10] => DEAL_DY:DEAL_DY_inst.F_GPIO_I[10]
F_GPIO_I[10] => EXTRA_FUNCTION:EXTRA_FUNCTION_inst.F_GPIO_I[10]
F_GPIO_O[1] << EXTRA_FUNCTION:EXTRA_FUNCTION_inst.UV_en
F_GPIO_O[2] << EXTRA_FUNCTION:EXTRA_FUNCTION_inst.terrace_en


|SPP_MCTL_V1|PLL:PLL_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|SPP_MCTL_V1|PLL:PLL_inst|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SPP_MCTL_V1|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST
nRST => dianyan_on_coor[0]~reg0.PRESET
nRST => dianyan_on_coor[1]~reg0.PRESET
nRST => dianyan_on_coor[2]~reg0.PRESET
nRST => dianyan_on_coor[3]~reg0.PRESET
nRST => dianyan_on_coor[4]~reg0.PRESET
nRST => dianyan_on_coor[5]~reg0.PRESET
nRST => dianyan_on_coor[6]~reg0.PRESET
nRST => dianyan_on_coor[7]~reg0.PRESET
nRST => dianyan_on_coor[8]~reg0.PRESET
nRST => dianyan_on_coor[9]~reg0.PRESET
nRST => dianyan_on_coor[10]~reg0.PRESET
nRST => dianyan_on_coor[11]~reg0.PRESET
nRST => dianyan_on_coor[12]~reg0.PRESET
nRST => dianyan_on_coor[13]~reg0.PRESET
nRST => dianyan_on_coor[14]~reg0.PRESET
nRST => dianyan_on_coor[15]~reg0.PRESET
nRST => dianyan_on_coor[16]~reg0.PRESET
nRST => dianyan_on_coor[17]~reg0.PRESET
nRST => dianyan_on_coor[18]~reg0.PRESET
nRST => dianyan_on_coor[19]~reg0.PRESET
nRST => dianyan_on_coor[20]~reg0.PRESET
nRST => dianyan_on_coor[21]~reg0.PRESET
nRST => dianyan_on_coor[22]~reg0.PRESET
nRST => dianyan_on_coor[23]~reg0.PRESET
nRST => dianyan_on_coor[24]~reg0.PRESET
nRST => dianyan_on_coor[25]~reg0.PRESET
nRST => dianyan_on_coor[26]~reg0.PRESET
nRST => dianyan_on_coor[27]~reg0.PRESET
nRST => dianyan_on_coor[28]~reg0.PRESET
nRST => dianyan_on_coor[29]~reg0.PRESET
nRST => dianyan_on_coor[30]~reg0.ACLR
nRST => dianyan_on_coor[31]~reg0.ACLR
nRST => multiplication[0]~reg0.ACLR
nRST => multiplication[1]~reg0.ACLR
nRST => multiplication[2]~reg0.ACLR
nRST => multiplication[3]~reg0.ACLR
nRST => multiplication[4]~reg0.ACLR
nRST => multiplication[5]~reg0.ACLR
nRST => multiplication[6]~reg0.ACLR
nRST => multiplication[7]~reg0.ACLR
nRST => sensor_4b5b_en~reg0.ACLR
nRST => sensor_en_sel~reg0.ACLR
nRST => sensor_valid_time[0]~reg0.ACLR
nRST => sensor_valid_time[1]~reg0.ACLR
nRST => sensor_valid_time[2]~reg0.ACLR
nRST => sensor_valid_time[3]~reg0.ACLR
nRST => sensor_valid_time[4]~reg0.ACLR
nRST => sensor_valid_time[5]~reg0.PRESET
nRST => sensor_valid_time[6]~reg0.ACLR
nRST => sensor_valid_time[7]~reg0.ACLR
nRST => sensor_valid_time[8]~reg0.PRESET
nRST => sensor_valid_time[9]~reg0.ACLR
nRST => sensor_valid_time[10]~reg0.ACLR
nRST => sensor_valid_time[11]~reg0.ACLR
nRST => sensor_valid_time[12]~reg0.ACLR
nRST => sensor_valid_time[13]~reg0.PRESET
nRST => sensor_valid_time[14]~reg0.ACLR
nRST => sensor_valid_time[15]~reg0.PRESET
nRST => sensor_valid_time[16]~reg0.PRESET
nRST => sensor_valid_time[17]~reg0.PRESET
nRST => sensor_valid_time[18]~reg0.PRESET
nRST => sensor_valid_time[19]~reg0.ACLR
nRST => sensor_valid_time[20]~reg0.ACLR
nRST => sensor_valid_time[21]~reg0.ACLR
nRST => sensor_valid_time[22]~reg0.ACLR
nRST => sensor_valid_time[23]~reg0.ACLR
nRST => sensor_valid_time[24]~reg0.ACLR
nRST => sensor_valid_time[25]~reg0.ACLR
nRST => sensor_valid_time[26]~reg0.ACLR
nRST => sensor_valid_time[27]~reg0.ACLR
nRST => sensor_valid_time[28]~reg0.ACLR
nRST => sensor_valid_time[29]~reg0.ACLR
nRST => sensor_valid_time[30]~reg0.ACLR
nRST => sensor_valid_time[31]~reg0.ACLR
nRST => Boardtype[0]~reg0.ACLR
nRST => Boardtype[1]~reg0.ACLR
nRST => Boardtype[2]~reg0.PRESET
nRST => Boardtype[3]~reg0.PRESET
nRST => Boardtype[4]~reg0.PRESET
nRST => Boardtype[5]~reg0.PRESET
nRST => Boardtype[6]~reg0.PRESET
nRST => Boardtype[7]~reg0.PRESET
nRST => sensor_group3_sel[0]~reg0.ACLR
nRST => sensor_group3_sel[1]~reg0.ACLR
nRST => sensor_group3_sel[2]~reg0.ACLR
nRST => sensor_group3_sel[3]~reg0.ACLR
nRST => sensor_group2_sel[0]~reg0.ACLR
nRST => sensor_group2_sel[1]~reg0.ACLR
nRST => sensor_group2_sel[2]~reg0.ACLR
nRST => sensor_group2_sel[3]~reg0.ACLR
nRST => sensor_group1_sel[0]~reg0.ACLR
nRST => sensor_group1_sel[1]~reg0.ACLR
nRST => sensor_group1_sel[2]~reg0.ACLR
nRST => sensor_group1_sel[3]~reg0.ACLR
nRST => sizefilter_mode~reg0.ACLR
nRST => filter_delay_encoder_en~reg0.PRESET
nRST => filter_delay_time_encoder[0]~reg0.ACLR
nRST => filter_delay_time_encoder[1]~reg0.ACLR
nRST => filter_delay_time_encoder[2]~reg0.ACLR
nRST => filter_delay_time_encoder[3]~reg0.ACLR
nRST => filter_delay_time_encoder[4]~reg0.PRESET
nRST => filter_delay_time_encoder[5]~reg0.ACLR
nRST => filter_delay_time_encoder[6]~reg0.ACLR
nRST => filter_delay_time_encoder[7]~reg0.ACLR
nRST => filter_delay_time_encoder[8]~reg0.ACLR
nRST => filter_delay_time_encoder[9]~reg0.ACLR
nRST => filter_delay_time_encoder[10]~reg0.ACLR
nRST => filter_delay_time_encoder[11]~reg0.ACLR
nRST => filter_delay_time_encoder[12]~reg0.ACLR
nRST => filter_delay_time_encoder[13]~reg0.ACLR
nRST => filter_delay_time_encoder[14]~reg0.ACLR
nRST => filter_delay_time_encoder[15]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[0]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[1]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[2]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[3]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[4]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[5]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[6]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[7]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[8]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[9]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[10]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[11]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[12]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[13]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[14]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[15]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[16]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[17]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[18]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[19]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[20]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[21]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[22]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[23]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[24]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[25]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[26]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[27]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[28]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[29]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[30]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr[31]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[0]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[1]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[2]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[3]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[4]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[5]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[6]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[7]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[8]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[9]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[10]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[11]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[12]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[13]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[14]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[15]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[16]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[17]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[18]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[19]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[20]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[21]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[22]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[23]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[24]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[25]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[26]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[27]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[28]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[29]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[30]~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr[31]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[0]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[1]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[2]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[3]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[4]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[5]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[6]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[7]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[8]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[9]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[10]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[11]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[12]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[13]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[14]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[15]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[16]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[17]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[18]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[19]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[20]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[21]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[22]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[23]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[24]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[25]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[26]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[27]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[28]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[29]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[30]~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr[31]~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr_en1~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr_en1~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr_en1~reg0.ACLR
nRST => Ch3_SPR_XPRTSize_Wr_en~reg0.ACLR
nRST => Ch2_SPR_XPRTSize_Wr_en~reg0.ACLR
nRST => Ch1_SPR_XPRTSize_Wr_en~reg0.ACLR
nRST => encoder_1of4[0]~reg0.PRESET
nRST => encoder_1of4[1]~reg0.ACLR
nRST => encoder_1of4[2]~reg0.PRESET
nRST => encoder_1of4[3]~reg0.PRESET
nRST => encoder_1of4[4]~reg0.PRESET
nRST => encoder_1of4[5]~reg0.ACLR
nRST => encoder_1of4[6]~reg0.ACLR
nRST => encoder_1of4[7]~reg0.PRESET
nRST => encoder_1of4[8]~reg0.PRESET
nRST => encoder_1of4[9]~reg0.PRESET
nRST => encoder_1of4[10]~reg0.ACLR
nRST => encoder_1of4[11]~reg0.ACLR
nRST => encoder_1of4[12]~reg0.ACLR
nRST => encoder_1of4[13]~reg0.ACLR
nRST => encoder_1of4[14]~reg0.ACLR
nRST => encoder_1of4[15]~reg0.ACLR
nRST => sensor_cycle[0]~reg0.ACLR
nRST => sensor_cycle[1]~reg0.PRESET
nRST => sensor_cycle[2]~reg0.ACLR
nRST => sensor_cycle[3]~reg0.PRESET
nRST => sensor_cycle[4]~reg0.ACLR
nRST => sensor_cycle[5]~reg0.ACLR
nRST => sensor_cycle[6]~reg0.ACLR
nRST => sensor_cycle[7]~reg0.ACLR
nRST => sensor_cycle[8]~reg0.ACLR
nRST => sensor_cycle[9]~reg0.PRESET
nRST => sensor_cycle[10]~reg0.PRESET
nRST => sensor_cycle[11]~reg0.ACLR
nRST => sensor_cycle[12]~reg0.PRESET
nRST => sensor_cycle[13]~reg0.ACLR
nRST => sensor_cycle[14]~reg0.PRESET
nRST => sensor_cycle[15]~reg0.PRESET
nRST => sensor_cycle[16]~reg0.ACLR
nRST => sensor_cycle[17]~reg0.ACLR
nRST => sensor_cycle[18]~reg0.ACLR
nRST => sensor_cycle[19]~reg0.ACLR
nRST => sensor_cycle[20]~reg0.ACLR
nRST => sensor_cycle[21]~reg0.ACLR
nRST => sensor_cycle[22]~reg0.ACLR
nRST => sensor_cycle[23]~reg0.ACLR
nRST => sensor_cycle[24]~reg0.ACLR
nRST => sensor_cycle[25]~reg0.ACLR
nRST => sensor_cycle[26]~reg0.ACLR
nRST => sensor_cycle[27]~reg0.ACLR
nRST => sensor_cycle[28]~reg0.ACLR
nRST => sensor_cycle[29]~reg0.ACLR
nRST => sensor_cycle[30]~reg0.ACLR
nRST => sensor_cycle[31]~reg0.ACLR
nRST => gen_en_encoder~reg0.ACLR
nRST => gen_en_sensor~reg0.ACLR
nRST => sensor_en3_reg~reg0.ACLR
nRST => sensor_en2_reg~reg0.ACLR
nRST => sensor_en1_reg~reg0.ACLR
nRST => select1_2~reg0.ACLR
nRST => sizefilter_sw~reg0.ALOAD
nRST => default_out~reg0.ALOAD
nRST => filter_en~reg0.ALOAD
nRST => select_swap~reg0.ALOAD
nRST => select_not~reg0.ALOAD
nRST => PN_sel~reg0.ALOAD
nRST => filter_time[0]~reg0.ACLR
nRST => filter_time[1]~reg0.ACLR
nRST => filter_time[2]~reg0.PRESET
nRST => filter_time[3]~reg0.ACLR
nRST => filter_time[4]~reg0.ACLR
nRST => filter_time[5]~reg0.PRESET
nRST => filter_time[6]~reg0.PRESET
nRST => filter_time[7]~reg0.ACLR
nRST => filter_time[8]~reg0.ACLR
nRST => filter_time[9]~reg0.ACLR
nRST => filter_time[10]~reg0.ACLR
nRST => filter_time[11]~reg0.ACLR
nRST => filter_time[12]~reg0.ACLR
nRST => filter_time[13]~reg0.ACLR
nRST => filter_time[14]~reg0.ACLR
nRST => filter_time[15]~reg0.ACLR
nRST => filter_time[16]~reg0.ACLR
nRST => filter_time[17]~reg0.ACLR
nRST => filter_time[18]~reg0.ACLR
nRST => filter_time[19]~reg0.ACLR
nRST => filter_time[20]~reg0.ACLR
nRST => filter_time[21]~reg0.ACLR
nRST => filter_time[22]~reg0.ACLR
nRST => filter_time[23]~reg0.ACLR
nRST => filter_time[24]~reg0.ACLR
nRST => filter_time[25]~reg0.ACLR
nRST => filter_time[26]~reg0.ACLR
nRST => filter_time[27]~reg0.ACLR
nRST => filter_time[28]~reg0.ACLR
nRST => filter_time[29]~reg0.ACLR
nRST => filter_time[30]~reg0.ACLR
nRST => filter_time[31]~reg0.ACLR
nRST => reg_lock.PRESET
nRST => Reg_reset.IN1
nRST => terrace_eye_coor[0]~reg0.ENA
nRST => dianyan_extra[1]~reg0.ENA
nRST => dianyan_extra[0]~reg0.ENA
nRST => printdye_en~reg0.ENA
nRST => sensor_delay_time1[15]~reg0.ENA
nRST => sensor_delay_time1[14]~reg0.ENA
nRST => sensor_delay_time1[13]~reg0.ENA
nRST => sensor_delay_time1[12]~reg0.ENA
nRST => sensor_delay_time1[11]~reg0.ENA
nRST => sensor_delay_time1[10]~reg0.ENA
nRST => sensor_delay_time1[9]~reg0.ENA
nRST => sensor_delay_time1[8]~reg0.ENA
nRST => sensor_delay_time1[7]~reg0.ENA
nRST => sensor_delay_time1[6]~reg0.ENA
nRST => sensor_delay_time1[5]~reg0.ENA
nRST => sensor_delay_time1[4]~reg0.ENA
nRST => sensor_delay_time1[3]~reg0.ENA
nRST => sensor_delay_time1[2]~reg0.ENA
nRST => sensor_delay_time1[1]~reg0.ENA
nRST => sensor_delay_time1[0]~reg0.ENA
nRST => sensor_delay_time2[15]~reg0.ENA
nRST => sensor_delay_time2[14]~reg0.ENA
nRST => sensor_delay_time2[13]~reg0.ENA
nRST => sensor_delay_time2[12]~reg0.ENA
nRST => sensor_delay_time2[11]~reg0.ENA
nRST => sensor_delay_time2[10]~reg0.ENA
nRST => sensor_delay_time2[9]~reg0.ENA
nRST => sensor_delay_time2[8]~reg0.ENA
nRST => sensor_delay_time2[7]~reg0.ENA
nRST => sensor_delay_time2[6]~reg0.ENA
nRST => sensor_delay_time2[5]~reg0.ENA
nRST => sensor_delay_time2[4]~reg0.ENA
nRST => sensor_delay_time2[3]~reg0.ENA
nRST => sensor_delay_time2[2]~reg0.ENA
nRST => sensor_delay_time2[1]~reg0.ENA
nRST => sensor_delay_time2[0]~reg0.ENA
nRST => sensor_delay_time3[15]~reg0.ENA
nRST => sensor_delay_time3[14]~reg0.ENA
nRST => sensor_delay_time3[13]~reg0.ENA
nRST => sensor_delay_time3[12]~reg0.ENA
nRST => sensor_delay_time3[11]~reg0.ENA
nRST => sensor_delay_time3[10]~reg0.ENA
nRST => sensor_delay_time3[9]~reg0.ENA
nRST => sensor_delay_time3[8]~reg0.ENA
nRST => sensor_delay_time3[7]~reg0.ENA
nRST => sensor_delay_time3[6]~reg0.ENA
nRST => sensor_delay_time3[5]~reg0.ENA
nRST => sensor_delay_time3[4]~reg0.ENA
nRST => sensor_delay_time3[3]~reg0.ENA
nRST => sensor_delay_time3[2]~reg0.ENA
nRST => sensor_delay_time3[1]~reg0.ENA
nRST => sensor_delay_time3[0]~reg0.ENA
nRST => PD1FIFO_aclr~reg0.ENA
nRST => PD2FIFO_aclr~reg0.ENA
nRST => PD3FIFO_aclr~reg0.ENA
nRST => dianyan_off_coor[31]~reg0.ENA
nRST => dianyan_off_coor[30]~reg0.ENA
nRST => dianyan_off_coor[29]~reg0.ENA
nRST => dianyan_off_coor[28]~reg0.ENA
nRST => dianyan_off_coor[27]~reg0.ENA
nRST => dianyan_off_coor[26]~reg0.ENA
nRST => dianyan_off_coor[25]~reg0.ENA
nRST => dianyan_off_coor[24]~reg0.ENA
nRST => dianyan_off_coor[23]~reg0.ENA
nRST => dianyan_off_coor[22]~reg0.ENA
nRST => dianyan_off_coor[21]~reg0.ENA
nRST => dianyan_off_coor[20]~reg0.ENA
nRST => dianyan_off_coor[19]~reg0.ENA
nRST => dianyan_off_coor[18]~reg0.ENA
nRST => dianyan_off_coor[17]~reg0.ENA
nRST => dianyan_off_coor[16]~reg0.ENA
nRST => dianyan_off_coor[15]~reg0.ENA
nRST => dianyan_off_coor[14]~reg0.ENA
nRST => dianyan_off_coor[13]~reg0.ENA
nRST => dianyan_off_coor[12]~reg0.ENA
nRST => dianyan_off_coor[11]~reg0.ENA
nRST => dianyan_off_coor[10]~reg0.ENA
nRST => dianyan_off_coor[9]~reg0.ENA
nRST => dianyan_off_coor[8]~reg0.ENA
nRST => dianyan_off_coor[7]~reg0.ENA
nRST => dianyan_off_coor[6]~reg0.ENA
nRST => dianyan_off_coor[5]~reg0.ENA
nRST => dianyan_off_coor[4]~reg0.ENA
nRST => dianyan_off_coor[3]~reg0.ENA
nRST => dianyan_off_coor[2]~reg0.ENA
nRST => dianyan_off_coor[1]~reg0.ENA
nRST => dianyan_off_coor[0]~reg0.ENA
nRST => UV_on_coor[31]~reg0.ENA
nRST => UV_on_coor[30]~reg0.ENA
nRST => UV_on_coor[29]~reg0.ENA
nRST => UV_on_coor[28]~reg0.ENA
nRST => UV_on_coor[27]~reg0.ENA
nRST => UV_on_coor[26]~reg0.ENA
nRST => UV_on_coor[25]~reg0.ENA
nRST => UV_on_coor[24]~reg0.ENA
nRST => UV_on_coor[23]~reg0.ENA
nRST => UV_on_coor[22]~reg0.ENA
nRST => UV_on_coor[21]~reg0.ENA
nRST => UV_on_coor[20]~reg0.ENA
nRST => UV_on_coor[19]~reg0.ENA
nRST => UV_on_coor[18]~reg0.ENA
nRST => UV_on_coor[17]~reg0.ENA
nRST => UV_on_coor[16]~reg0.ENA
nRST => UV_on_coor[15]~reg0.ENA
nRST => UV_on_coor[14]~reg0.ENA
nRST => UV_on_coor[13]~reg0.ENA
nRST => UV_on_coor[12]~reg0.ENA
nRST => UV_on_coor[11]~reg0.ENA
nRST => UV_on_coor[10]~reg0.ENA
nRST => UV_on_coor[9]~reg0.ENA
nRST => UV_on_coor[8]~reg0.ENA
nRST => UV_on_coor[7]~reg0.ENA
nRST => UV_on_coor[6]~reg0.ENA
nRST => UV_on_coor[5]~reg0.ENA
nRST => UV_on_coor[4]~reg0.ENA
nRST => UV_on_coor[3]~reg0.ENA
nRST => UV_on_coor[2]~reg0.ENA
nRST => UV_on_coor[1]~reg0.ENA
nRST => UV_on_coor[0]~reg0.ENA
nRST => UV_off_coor[31]~reg0.ENA
nRST => UV_off_coor[30]~reg0.ENA
nRST => UV_off_coor[29]~reg0.ENA
nRST => UV_off_coor[28]~reg0.ENA
nRST => UV_off_coor[27]~reg0.ENA
nRST => UV_off_coor[26]~reg0.ENA
nRST => UV_off_coor[25]~reg0.ENA
nRST => UV_off_coor[24]~reg0.ENA
nRST => UV_off_coor[23]~reg0.ENA
nRST => UV_off_coor[22]~reg0.ENA
nRST => UV_off_coor[21]~reg0.ENA
nRST => UV_off_coor[20]~reg0.ENA
nRST => UV_off_coor[19]~reg0.ENA
nRST => UV_off_coor[18]~reg0.ENA
nRST => UV_off_coor[17]~reg0.ENA
nRST => UV_off_coor[16]~reg0.ENA
nRST => UV_off_coor[15]~reg0.ENA
nRST => UV_off_coor[14]~reg0.ENA
nRST => UV_off_coor[13]~reg0.ENA
nRST => UV_off_coor[12]~reg0.ENA
nRST => UV_off_coor[11]~reg0.ENA
nRST => UV_off_coor[10]~reg0.ENA
nRST => UV_off_coor[9]~reg0.ENA
nRST => UV_off_coor[8]~reg0.ENA
nRST => UV_off_coor[7]~reg0.ENA
nRST => UV_off_coor[6]~reg0.ENA
nRST => UV_off_coor[5]~reg0.ENA
nRST => UV_off_coor[4]~reg0.ENA
nRST => UV_off_coor[3]~reg0.ENA
nRST => UV_off_coor[2]~reg0.ENA
nRST => UV_off_coor[1]~reg0.ENA
nRST => UV_off_coor[0]~reg0.ENA
nRST => UV_OFF_TIME[15]~reg0.ENA
nRST => UV_OFF_TIME[14]~reg0.ENA
nRST => UV_OFF_TIME[13]~reg0.ENA
nRST => UV_OFF_TIME[12]~reg0.ENA
nRST => UV_OFF_TIME[11]~reg0.ENA
nRST => UV_OFF_TIME[10]~reg0.ENA
nRST => UV_OFF_TIME[9]~reg0.ENA
nRST => UV_OFF_TIME[8]~reg0.ENA
nRST => UV_OFF_TIME[7]~reg0.ENA
nRST => UV_OFF_TIME[6]~reg0.ENA
nRST => UV_OFF_TIME[5]~reg0.ENA
nRST => UV_OFF_TIME[4]~reg0.ENA
nRST => UV_OFF_TIME[3]~reg0.ENA
nRST => UV_OFF_TIME[2]~reg0.ENA
nRST => UV_OFF_TIME[1]~reg0.ENA
nRST => UV_OFF_TIME[0]~reg0.ENA
nRST => UV_over_coor[31]~reg0.ENA
nRST => UV_over_coor[30]~reg0.ENA
nRST => UV_over_coor[29]~reg0.ENA
nRST => UV_over_coor[28]~reg0.ENA
nRST => UV_over_coor[27]~reg0.ENA
nRST => UV_over_coor[26]~reg0.ENA
nRST => UV_over_coor[25]~reg0.ENA
nRST => UV_over_coor[24]~reg0.ENA
nRST => UV_over_coor[23]~reg0.ENA
nRST => UV_over_coor[22]~reg0.ENA
nRST => UV_over_coor[21]~reg0.ENA
nRST => UV_over_coor[20]~reg0.ENA
nRST => UV_over_coor[19]~reg0.ENA
nRST => UV_over_coor[18]~reg0.ENA
nRST => UV_over_coor[17]~reg0.ENA
nRST => UV_over_coor[16]~reg0.ENA
nRST => UV_over_coor[15]~reg0.ENA
nRST => UV_over_coor[14]~reg0.ENA
nRST => UV_over_coor[13]~reg0.ENA
nRST => UV_over_coor[12]~reg0.ENA
nRST => UV_over_coor[11]~reg0.ENA
nRST => UV_over_coor[10]~reg0.ENA
nRST => UV_over_coor[9]~reg0.ENA
nRST => UV_over_coor[8]~reg0.ENA
nRST => UV_over_coor[7]~reg0.ENA
nRST => UV_over_coor[6]~reg0.ENA
nRST => UV_over_coor[5]~reg0.ENA
nRST => UV_over_coor[4]~reg0.ENA
nRST => UV_over_coor[3]~reg0.ENA
nRST => UV_over_coor[2]~reg0.ENA
nRST => UV_over_coor[1]~reg0.ENA
nRST => UV_over_coor[0]~reg0.ENA
nRST => terrace_front_do_coor[31]~reg0.ENA
nRST => terrace_front_do_coor[30]~reg0.ENA
nRST => terrace_front_do_coor[29]~reg0.ENA
nRST => terrace_front_do_coor[28]~reg0.ENA
nRST => terrace_front_do_coor[27]~reg0.ENA
nRST => terrace_front_do_coor[26]~reg0.ENA
nRST => terrace_front_do_coor[25]~reg0.ENA
nRST => terrace_front_do_coor[24]~reg0.ENA
nRST => terrace_front_do_coor[23]~reg0.ENA
nRST => terrace_front_do_coor[22]~reg0.ENA
nRST => terrace_front_do_coor[21]~reg0.ENA
nRST => terrace_front_do_coor[20]~reg0.ENA
nRST => terrace_front_do_coor[19]~reg0.ENA
nRST => terrace_front_do_coor[18]~reg0.ENA
nRST => terrace_front_do_coor[17]~reg0.ENA
nRST => terrace_front_do_coor[16]~reg0.ENA
nRST => terrace_front_do_coor[15]~reg0.ENA
nRST => terrace_front_do_coor[14]~reg0.ENA
nRST => terrace_front_do_coor[13]~reg0.ENA
nRST => terrace_front_do_coor[12]~reg0.ENA
nRST => terrace_front_do_coor[11]~reg0.ENA
nRST => terrace_front_do_coor[10]~reg0.ENA
nRST => terrace_front_do_coor[9]~reg0.ENA
nRST => terrace_front_do_coor[8]~reg0.ENA
nRST => terrace_front_do_coor[7]~reg0.ENA
nRST => terrace_front_do_coor[6]~reg0.ENA
nRST => terrace_front_do_coor[5]~reg0.ENA
nRST => terrace_front_do_coor[4]~reg0.ENA
nRST => terrace_front_do_coor[3]~reg0.ENA
nRST => terrace_front_do_coor[2]~reg0.ENA
nRST => terrace_front_do_coor[1]~reg0.ENA
nRST => terrace_front_do_coor[0]~reg0.ENA
nRST => terrace_after_do_coor[31]~reg0.ENA
nRST => terrace_after_do_coor[30]~reg0.ENA
nRST => terrace_after_do_coor[29]~reg0.ENA
nRST => terrace_after_do_coor[28]~reg0.ENA
nRST => terrace_after_do_coor[27]~reg0.ENA
nRST => terrace_after_do_coor[26]~reg0.ENA
nRST => terrace_after_do_coor[25]~reg0.ENA
nRST => terrace_after_do_coor[24]~reg0.ENA
nRST => terrace_after_do_coor[23]~reg0.ENA
nRST => terrace_after_do_coor[22]~reg0.ENA
nRST => terrace_after_do_coor[21]~reg0.ENA
nRST => terrace_after_do_coor[20]~reg0.ENA
nRST => terrace_after_do_coor[19]~reg0.ENA
nRST => terrace_after_do_coor[18]~reg0.ENA
nRST => terrace_after_do_coor[17]~reg0.ENA
nRST => terrace_after_do_coor[16]~reg0.ENA
nRST => terrace_after_do_coor[15]~reg0.ENA
nRST => terrace_after_do_coor[14]~reg0.ENA
nRST => terrace_after_do_coor[13]~reg0.ENA
nRST => terrace_after_do_coor[12]~reg0.ENA
nRST => terrace_after_do_coor[11]~reg0.ENA
nRST => terrace_after_do_coor[10]~reg0.ENA
nRST => terrace_after_do_coor[9]~reg0.ENA
nRST => terrace_after_do_coor[8]~reg0.ENA
nRST => terrace_after_do_coor[7]~reg0.ENA
nRST => terrace_after_do_coor[6]~reg0.ENA
nRST => terrace_after_do_coor[5]~reg0.ENA
nRST => terrace_after_do_coor[4]~reg0.ENA
nRST => terrace_after_do_coor[3]~reg0.ENA
nRST => terrace_after_do_coor[2]~reg0.ENA
nRST => terrace_after_do_coor[1]~reg0.ENA
nRST => terrace_after_do_coor[0]~reg0.ENA
nRST => terrace_front_eye_coor[31]~reg0.ENA
nRST => terrace_front_eye_coor[30]~reg0.ENA
nRST => terrace_front_eye_coor[29]~reg0.ENA
nRST => terrace_front_eye_coor[28]~reg0.ENA
nRST => terrace_front_eye_coor[27]~reg0.ENA
nRST => terrace_front_eye_coor[26]~reg0.ENA
nRST => terrace_front_eye_coor[25]~reg0.ENA
nRST => terrace_front_eye_coor[24]~reg0.ENA
nRST => terrace_front_eye_coor[23]~reg0.ENA
nRST => terrace_front_eye_coor[22]~reg0.ENA
nRST => terrace_front_eye_coor[21]~reg0.ENA
nRST => terrace_front_eye_coor[20]~reg0.ENA
nRST => terrace_front_eye_coor[19]~reg0.ENA
nRST => terrace_front_eye_coor[18]~reg0.ENA
nRST => terrace_front_eye_coor[17]~reg0.ENA
nRST => terrace_front_eye_coor[16]~reg0.ENA
nRST => terrace_front_eye_coor[15]~reg0.ENA
nRST => terrace_front_eye_coor[14]~reg0.ENA
nRST => terrace_front_eye_coor[13]~reg0.ENA
nRST => terrace_front_eye_coor[12]~reg0.ENA
nRST => terrace_front_eye_coor[11]~reg0.ENA
nRST => terrace_front_eye_coor[10]~reg0.ENA
nRST => terrace_front_eye_coor[9]~reg0.ENA
nRST => terrace_front_eye_coor[8]~reg0.ENA
nRST => terrace_front_eye_coor[7]~reg0.ENA
nRST => terrace_front_eye_coor[6]~reg0.ENA
nRST => terrace_front_eye_coor[5]~reg0.ENA
nRST => terrace_front_eye_coor[4]~reg0.ENA
nRST => terrace_front_eye_coor[3]~reg0.ENA
nRST => terrace_front_eye_coor[2]~reg0.ENA
nRST => terrace_front_eye_coor[1]~reg0.ENA
nRST => terrace_front_eye_coor[0]~reg0.ENA
nRST => terrace_after_eye_coor[31]~reg0.ENA
nRST => terrace_after_eye_coor[30]~reg0.ENA
nRST => terrace_after_eye_coor[29]~reg0.ENA
nRST => terrace_after_eye_coor[28]~reg0.ENA
nRST => terrace_after_eye_coor[27]~reg0.ENA
nRST => terrace_after_eye_coor[26]~reg0.ENA
nRST => terrace_after_eye_coor[25]~reg0.ENA
nRST => terrace_after_eye_coor[24]~reg0.ENA
nRST => terrace_after_eye_coor[23]~reg0.ENA
nRST => terrace_after_eye_coor[22]~reg0.ENA
nRST => terrace_after_eye_coor[21]~reg0.ENA
nRST => terrace_after_eye_coor[20]~reg0.ENA
nRST => terrace_after_eye_coor[19]~reg0.ENA
nRST => terrace_after_eye_coor[18]~reg0.ENA
nRST => terrace_after_eye_coor[17]~reg0.ENA
nRST => terrace_after_eye_coor[16]~reg0.ENA
nRST => terrace_after_eye_coor[15]~reg0.ENA
nRST => terrace_after_eye_coor[14]~reg0.ENA
nRST => terrace_after_eye_coor[13]~reg0.ENA
nRST => terrace_after_eye_coor[12]~reg0.ENA
nRST => terrace_after_eye_coor[11]~reg0.ENA
nRST => terrace_after_eye_coor[10]~reg0.ENA
nRST => terrace_after_eye_coor[9]~reg0.ENA
nRST => terrace_after_eye_coor[8]~reg0.ENA
nRST => terrace_after_eye_coor[7]~reg0.ENA
nRST => terrace_after_eye_coor[6]~reg0.ENA
nRST => terrace_after_eye_coor[5]~reg0.ENA
nRST => terrace_after_eye_coor[4]~reg0.ENA
nRST => terrace_after_eye_coor[3]~reg0.ENA
nRST => terrace_after_eye_coor[2]~reg0.ENA
nRST => terrace_after_eye_coor[1]~reg0.ENA
nRST => terrace_after_eye_coor[0]~reg0.ENA
nRST => terrace_filter[31]~reg0.ENA
nRST => terrace_filter[30]~reg0.ENA
nRST => terrace_filter[29]~reg0.ENA
nRST => terrace_filter[28]~reg0.ENA
nRST => terrace_filter[27]~reg0.ENA
nRST => terrace_filter[26]~reg0.ENA
nRST => terrace_filter[25]~reg0.ENA
nRST => terrace_filter[24]~reg0.ENA
nRST => terrace_filter[23]~reg0.ENA
nRST => terrace_filter[22]~reg0.ENA
nRST => terrace_filter[21]~reg0.ENA
nRST => terrace_filter[20]~reg0.ENA
nRST => terrace_filter[19]~reg0.ENA
nRST => terrace_filter[18]~reg0.ENA
nRST => terrace_filter[17]~reg0.ENA
nRST => terrace_filter[16]~reg0.ENA
nRST => terrace_filter[15]~reg0.ENA
nRST => terrace_filter[14]~reg0.ENA
nRST => terrace_filter[13]~reg0.ENA
nRST => terrace_filter[12]~reg0.ENA
nRST => terrace_filter[11]~reg0.ENA
nRST => terrace_filter[10]~reg0.ENA
nRST => terrace_filter[9]~reg0.ENA
nRST => terrace_filter[8]~reg0.ENA
nRST => terrace_filter[7]~reg0.ENA
nRST => terrace_filter[6]~reg0.ENA
nRST => terrace_filter[5]~reg0.ENA
nRST => terrace_filter[4]~reg0.ENA
nRST => terrace_filter[3]~reg0.ENA
nRST => terrace_filter[2]~reg0.ENA
nRST => terrace_filter[1]~reg0.ENA
nRST => terrace_filter[0]~reg0.ENA
nRST => terrace_eye_coor[31]~reg0.ENA
nRST => terrace_eye_coor[30]~reg0.ENA
nRST => terrace_eye_coor[29]~reg0.ENA
nRST => terrace_eye_coor[28]~reg0.ENA
nRST => terrace_eye_coor[27]~reg0.ENA
nRST => terrace_eye_coor[26]~reg0.ENA
nRST => terrace_eye_coor[25]~reg0.ENA
nRST => terrace_eye_coor[24]~reg0.ENA
nRST => terrace_eye_coor[23]~reg0.ENA
nRST => terrace_eye_coor[22]~reg0.ENA
nRST => terrace_eye_coor[21]~reg0.ENA
nRST => terrace_eye_coor[20]~reg0.ENA
nRST => terrace_eye_coor[19]~reg0.ENA
nRST => terrace_eye_coor[18]~reg0.ENA
nRST => terrace_eye_coor[17]~reg0.ENA
nRST => terrace_eye_coor[16]~reg0.ENA
nRST => terrace_eye_coor[15]~reg0.ENA
nRST => terrace_eye_coor[14]~reg0.ENA
nRST => terrace_eye_coor[13]~reg0.ENA
nRST => terrace_eye_coor[12]~reg0.ENA
nRST => terrace_eye_coor[11]~reg0.ENA
nRST => terrace_eye_coor[10]~reg0.ENA
nRST => terrace_eye_coor[9]~reg0.ENA
nRST => terrace_eye_coor[8]~reg0.ENA
nRST => terrace_eye_coor[7]~reg0.ENA
nRST => terrace_eye_coor[6]~reg0.ENA
nRST => terrace_eye_coor[5]~reg0.ENA
nRST => terrace_eye_coor[4]~reg0.ENA
nRST => terrace_eye_coor[3]~reg0.ENA
nRST => terrace_eye_coor[2]~reg0.ENA
nRST => terrace_eye_coor[1]~reg0.ENA
clk_100 => terrace_eye_coor[0]~reg0.CLK
clk_100 => terrace_eye_coor[1]~reg0.CLK
clk_100 => terrace_eye_coor[2]~reg0.CLK
clk_100 => terrace_eye_coor[3]~reg0.CLK
clk_100 => terrace_eye_coor[4]~reg0.CLK
clk_100 => terrace_eye_coor[5]~reg0.CLK
clk_100 => terrace_eye_coor[6]~reg0.CLK
clk_100 => terrace_eye_coor[7]~reg0.CLK
clk_100 => terrace_eye_coor[8]~reg0.CLK
clk_100 => terrace_eye_coor[9]~reg0.CLK
clk_100 => terrace_eye_coor[10]~reg0.CLK
clk_100 => terrace_eye_coor[11]~reg0.CLK
clk_100 => terrace_eye_coor[12]~reg0.CLK
clk_100 => terrace_eye_coor[13]~reg0.CLK
clk_100 => terrace_eye_coor[14]~reg0.CLK
clk_100 => terrace_eye_coor[15]~reg0.CLK
clk_100 => terrace_eye_coor[16]~reg0.CLK
clk_100 => terrace_eye_coor[17]~reg0.CLK
clk_100 => terrace_eye_coor[18]~reg0.CLK
clk_100 => terrace_eye_coor[19]~reg0.CLK
clk_100 => terrace_eye_coor[20]~reg0.CLK
clk_100 => terrace_eye_coor[21]~reg0.CLK
clk_100 => terrace_eye_coor[22]~reg0.CLK
clk_100 => terrace_eye_coor[23]~reg0.CLK
clk_100 => terrace_eye_coor[24]~reg0.CLK
clk_100 => terrace_eye_coor[25]~reg0.CLK
clk_100 => terrace_eye_coor[26]~reg0.CLK
clk_100 => terrace_eye_coor[27]~reg0.CLK
clk_100 => terrace_eye_coor[28]~reg0.CLK
clk_100 => terrace_eye_coor[29]~reg0.CLK
clk_100 => terrace_eye_coor[30]~reg0.CLK
clk_100 => terrace_eye_coor[31]~reg0.CLK
clk_100 => terrace_filter[0]~reg0.CLK
clk_100 => terrace_filter[1]~reg0.CLK
clk_100 => terrace_filter[2]~reg0.CLK
clk_100 => terrace_filter[3]~reg0.CLK
clk_100 => terrace_filter[4]~reg0.CLK
clk_100 => terrace_filter[5]~reg0.CLK
clk_100 => terrace_filter[6]~reg0.CLK
clk_100 => terrace_filter[7]~reg0.CLK
clk_100 => terrace_filter[8]~reg0.CLK
clk_100 => terrace_filter[9]~reg0.CLK
clk_100 => terrace_filter[10]~reg0.CLK
clk_100 => terrace_filter[11]~reg0.CLK
clk_100 => terrace_filter[12]~reg0.CLK
clk_100 => terrace_filter[13]~reg0.CLK
clk_100 => terrace_filter[14]~reg0.CLK
clk_100 => terrace_filter[15]~reg0.CLK
clk_100 => terrace_filter[16]~reg0.CLK
clk_100 => terrace_filter[17]~reg0.CLK
clk_100 => terrace_filter[18]~reg0.CLK
clk_100 => terrace_filter[19]~reg0.CLK
clk_100 => terrace_filter[20]~reg0.CLK
clk_100 => terrace_filter[21]~reg0.CLK
clk_100 => terrace_filter[22]~reg0.CLK
clk_100 => terrace_filter[23]~reg0.CLK
clk_100 => terrace_filter[24]~reg0.CLK
clk_100 => terrace_filter[25]~reg0.CLK
clk_100 => terrace_filter[26]~reg0.CLK
clk_100 => terrace_filter[27]~reg0.CLK
clk_100 => terrace_filter[28]~reg0.CLK
clk_100 => terrace_filter[29]~reg0.CLK
clk_100 => terrace_filter[30]~reg0.CLK
clk_100 => terrace_filter[31]~reg0.CLK
clk_100 => terrace_after_eye_coor[0]~reg0.CLK
clk_100 => terrace_after_eye_coor[1]~reg0.CLK
clk_100 => terrace_after_eye_coor[2]~reg0.CLK
clk_100 => terrace_after_eye_coor[3]~reg0.CLK
clk_100 => terrace_after_eye_coor[4]~reg0.CLK
clk_100 => terrace_after_eye_coor[5]~reg0.CLK
clk_100 => terrace_after_eye_coor[6]~reg0.CLK
clk_100 => terrace_after_eye_coor[7]~reg0.CLK
clk_100 => terrace_after_eye_coor[8]~reg0.CLK
clk_100 => terrace_after_eye_coor[9]~reg0.CLK
clk_100 => terrace_after_eye_coor[10]~reg0.CLK
clk_100 => terrace_after_eye_coor[11]~reg0.CLK
clk_100 => terrace_after_eye_coor[12]~reg0.CLK
clk_100 => terrace_after_eye_coor[13]~reg0.CLK
clk_100 => terrace_after_eye_coor[14]~reg0.CLK
clk_100 => terrace_after_eye_coor[15]~reg0.CLK
clk_100 => terrace_after_eye_coor[16]~reg0.CLK
clk_100 => terrace_after_eye_coor[17]~reg0.CLK
clk_100 => terrace_after_eye_coor[18]~reg0.CLK
clk_100 => terrace_after_eye_coor[19]~reg0.CLK
clk_100 => terrace_after_eye_coor[20]~reg0.CLK
clk_100 => terrace_after_eye_coor[21]~reg0.CLK
clk_100 => terrace_after_eye_coor[22]~reg0.CLK
clk_100 => terrace_after_eye_coor[23]~reg0.CLK
clk_100 => terrace_after_eye_coor[24]~reg0.CLK
clk_100 => terrace_after_eye_coor[25]~reg0.CLK
clk_100 => terrace_after_eye_coor[26]~reg0.CLK
clk_100 => terrace_after_eye_coor[27]~reg0.CLK
clk_100 => terrace_after_eye_coor[28]~reg0.CLK
clk_100 => terrace_after_eye_coor[29]~reg0.CLK
clk_100 => terrace_after_eye_coor[30]~reg0.CLK
clk_100 => terrace_after_eye_coor[31]~reg0.CLK
clk_100 => terrace_front_eye_coor[0]~reg0.CLK
clk_100 => terrace_front_eye_coor[1]~reg0.CLK
clk_100 => terrace_front_eye_coor[2]~reg0.CLK
clk_100 => terrace_front_eye_coor[3]~reg0.CLK
clk_100 => terrace_front_eye_coor[4]~reg0.CLK
clk_100 => terrace_front_eye_coor[5]~reg0.CLK
clk_100 => terrace_front_eye_coor[6]~reg0.CLK
clk_100 => terrace_front_eye_coor[7]~reg0.CLK
clk_100 => terrace_front_eye_coor[8]~reg0.CLK
clk_100 => terrace_front_eye_coor[9]~reg0.CLK
clk_100 => terrace_front_eye_coor[10]~reg0.CLK
clk_100 => terrace_front_eye_coor[11]~reg0.CLK
clk_100 => terrace_front_eye_coor[12]~reg0.CLK
clk_100 => terrace_front_eye_coor[13]~reg0.CLK
clk_100 => terrace_front_eye_coor[14]~reg0.CLK
clk_100 => terrace_front_eye_coor[15]~reg0.CLK
clk_100 => terrace_front_eye_coor[16]~reg0.CLK
clk_100 => terrace_front_eye_coor[17]~reg0.CLK
clk_100 => terrace_front_eye_coor[18]~reg0.CLK
clk_100 => terrace_front_eye_coor[19]~reg0.CLK
clk_100 => terrace_front_eye_coor[20]~reg0.CLK
clk_100 => terrace_front_eye_coor[21]~reg0.CLK
clk_100 => terrace_front_eye_coor[22]~reg0.CLK
clk_100 => terrace_front_eye_coor[23]~reg0.CLK
clk_100 => terrace_front_eye_coor[24]~reg0.CLK
clk_100 => terrace_front_eye_coor[25]~reg0.CLK
clk_100 => terrace_front_eye_coor[26]~reg0.CLK
clk_100 => terrace_front_eye_coor[27]~reg0.CLK
clk_100 => terrace_front_eye_coor[28]~reg0.CLK
clk_100 => terrace_front_eye_coor[29]~reg0.CLK
clk_100 => terrace_front_eye_coor[30]~reg0.CLK
clk_100 => terrace_front_eye_coor[31]~reg0.CLK
clk_100 => terrace_after_do_coor[0]~reg0.CLK
clk_100 => terrace_after_do_coor[1]~reg0.CLK
clk_100 => terrace_after_do_coor[2]~reg0.CLK
clk_100 => terrace_after_do_coor[3]~reg0.CLK
clk_100 => terrace_after_do_coor[4]~reg0.CLK
clk_100 => terrace_after_do_coor[5]~reg0.CLK
clk_100 => terrace_after_do_coor[6]~reg0.CLK
clk_100 => terrace_after_do_coor[7]~reg0.CLK
clk_100 => terrace_after_do_coor[8]~reg0.CLK
clk_100 => terrace_after_do_coor[9]~reg0.CLK
clk_100 => terrace_after_do_coor[10]~reg0.CLK
clk_100 => terrace_after_do_coor[11]~reg0.CLK
clk_100 => terrace_after_do_coor[12]~reg0.CLK
clk_100 => terrace_after_do_coor[13]~reg0.CLK
clk_100 => terrace_after_do_coor[14]~reg0.CLK
clk_100 => terrace_after_do_coor[15]~reg0.CLK
clk_100 => terrace_after_do_coor[16]~reg0.CLK
clk_100 => terrace_after_do_coor[17]~reg0.CLK
clk_100 => terrace_after_do_coor[18]~reg0.CLK
clk_100 => terrace_after_do_coor[19]~reg0.CLK
clk_100 => terrace_after_do_coor[20]~reg0.CLK
clk_100 => terrace_after_do_coor[21]~reg0.CLK
clk_100 => terrace_after_do_coor[22]~reg0.CLK
clk_100 => terrace_after_do_coor[23]~reg0.CLK
clk_100 => terrace_after_do_coor[24]~reg0.CLK
clk_100 => terrace_after_do_coor[25]~reg0.CLK
clk_100 => terrace_after_do_coor[26]~reg0.CLK
clk_100 => terrace_after_do_coor[27]~reg0.CLK
clk_100 => terrace_after_do_coor[28]~reg0.CLK
clk_100 => terrace_after_do_coor[29]~reg0.CLK
clk_100 => terrace_after_do_coor[30]~reg0.CLK
clk_100 => terrace_after_do_coor[31]~reg0.CLK
clk_100 => terrace_front_do_coor[0]~reg0.CLK
clk_100 => terrace_front_do_coor[1]~reg0.CLK
clk_100 => terrace_front_do_coor[2]~reg0.CLK
clk_100 => terrace_front_do_coor[3]~reg0.CLK
clk_100 => terrace_front_do_coor[4]~reg0.CLK
clk_100 => terrace_front_do_coor[5]~reg0.CLK
clk_100 => terrace_front_do_coor[6]~reg0.CLK
clk_100 => terrace_front_do_coor[7]~reg0.CLK
clk_100 => terrace_front_do_coor[8]~reg0.CLK
clk_100 => terrace_front_do_coor[9]~reg0.CLK
clk_100 => terrace_front_do_coor[10]~reg0.CLK
clk_100 => terrace_front_do_coor[11]~reg0.CLK
clk_100 => terrace_front_do_coor[12]~reg0.CLK
clk_100 => terrace_front_do_coor[13]~reg0.CLK
clk_100 => terrace_front_do_coor[14]~reg0.CLK
clk_100 => terrace_front_do_coor[15]~reg0.CLK
clk_100 => terrace_front_do_coor[16]~reg0.CLK
clk_100 => terrace_front_do_coor[17]~reg0.CLK
clk_100 => terrace_front_do_coor[18]~reg0.CLK
clk_100 => terrace_front_do_coor[19]~reg0.CLK
clk_100 => terrace_front_do_coor[20]~reg0.CLK
clk_100 => terrace_front_do_coor[21]~reg0.CLK
clk_100 => terrace_front_do_coor[22]~reg0.CLK
clk_100 => terrace_front_do_coor[23]~reg0.CLK
clk_100 => terrace_front_do_coor[24]~reg0.CLK
clk_100 => terrace_front_do_coor[25]~reg0.CLK
clk_100 => terrace_front_do_coor[26]~reg0.CLK
clk_100 => terrace_front_do_coor[27]~reg0.CLK
clk_100 => terrace_front_do_coor[28]~reg0.CLK
clk_100 => terrace_front_do_coor[29]~reg0.CLK
clk_100 => terrace_front_do_coor[30]~reg0.CLK
clk_100 => terrace_front_do_coor[31]~reg0.CLK
clk_100 => UV_over_coor[0]~reg0.CLK
clk_100 => UV_over_coor[1]~reg0.CLK
clk_100 => UV_over_coor[2]~reg0.CLK
clk_100 => UV_over_coor[3]~reg0.CLK
clk_100 => UV_over_coor[4]~reg0.CLK
clk_100 => UV_over_coor[5]~reg0.CLK
clk_100 => UV_over_coor[6]~reg0.CLK
clk_100 => UV_over_coor[7]~reg0.CLK
clk_100 => UV_over_coor[8]~reg0.CLK
clk_100 => UV_over_coor[9]~reg0.CLK
clk_100 => UV_over_coor[10]~reg0.CLK
clk_100 => UV_over_coor[11]~reg0.CLK
clk_100 => UV_over_coor[12]~reg0.CLK
clk_100 => UV_over_coor[13]~reg0.CLK
clk_100 => UV_over_coor[14]~reg0.CLK
clk_100 => UV_over_coor[15]~reg0.CLK
clk_100 => UV_over_coor[16]~reg0.CLK
clk_100 => UV_over_coor[17]~reg0.CLK
clk_100 => UV_over_coor[18]~reg0.CLK
clk_100 => UV_over_coor[19]~reg0.CLK
clk_100 => UV_over_coor[20]~reg0.CLK
clk_100 => UV_over_coor[21]~reg0.CLK
clk_100 => UV_over_coor[22]~reg0.CLK
clk_100 => UV_over_coor[23]~reg0.CLK
clk_100 => UV_over_coor[24]~reg0.CLK
clk_100 => UV_over_coor[25]~reg0.CLK
clk_100 => UV_over_coor[26]~reg0.CLK
clk_100 => UV_over_coor[27]~reg0.CLK
clk_100 => UV_over_coor[28]~reg0.CLK
clk_100 => UV_over_coor[29]~reg0.CLK
clk_100 => UV_over_coor[30]~reg0.CLK
clk_100 => UV_over_coor[31]~reg0.CLK
clk_100 => UV_OFF_TIME[0]~reg0.CLK
clk_100 => UV_OFF_TIME[1]~reg0.CLK
clk_100 => UV_OFF_TIME[2]~reg0.CLK
clk_100 => UV_OFF_TIME[3]~reg0.CLK
clk_100 => UV_OFF_TIME[4]~reg0.CLK
clk_100 => UV_OFF_TIME[5]~reg0.CLK
clk_100 => UV_OFF_TIME[6]~reg0.CLK
clk_100 => UV_OFF_TIME[7]~reg0.CLK
clk_100 => UV_OFF_TIME[8]~reg0.CLK
clk_100 => UV_OFF_TIME[9]~reg0.CLK
clk_100 => UV_OFF_TIME[10]~reg0.CLK
clk_100 => UV_OFF_TIME[11]~reg0.CLK
clk_100 => UV_OFF_TIME[12]~reg0.CLK
clk_100 => UV_OFF_TIME[13]~reg0.CLK
clk_100 => UV_OFF_TIME[14]~reg0.CLK
clk_100 => UV_OFF_TIME[15]~reg0.CLK
clk_100 => UV_off_coor[0]~reg0.CLK
clk_100 => UV_off_coor[1]~reg0.CLK
clk_100 => UV_off_coor[2]~reg0.CLK
clk_100 => UV_off_coor[3]~reg0.CLK
clk_100 => UV_off_coor[4]~reg0.CLK
clk_100 => UV_off_coor[5]~reg0.CLK
clk_100 => UV_off_coor[6]~reg0.CLK
clk_100 => UV_off_coor[7]~reg0.CLK
clk_100 => UV_off_coor[8]~reg0.CLK
clk_100 => UV_off_coor[9]~reg0.CLK
clk_100 => UV_off_coor[10]~reg0.CLK
clk_100 => UV_off_coor[11]~reg0.CLK
clk_100 => UV_off_coor[12]~reg0.CLK
clk_100 => UV_off_coor[13]~reg0.CLK
clk_100 => UV_off_coor[14]~reg0.CLK
clk_100 => UV_off_coor[15]~reg0.CLK
clk_100 => UV_off_coor[16]~reg0.CLK
clk_100 => UV_off_coor[17]~reg0.CLK
clk_100 => UV_off_coor[18]~reg0.CLK
clk_100 => UV_off_coor[19]~reg0.CLK
clk_100 => UV_off_coor[20]~reg0.CLK
clk_100 => UV_off_coor[21]~reg0.CLK
clk_100 => UV_off_coor[22]~reg0.CLK
clk_100 => UV_off_coor[23]~reg0.CLK
clk_100 => UV_off_coor[24]~reg0.CLK
clk_100 => UV_off_coor[25]~reg0.CLK
clk_100 => UV_off_coor[26]~reg0.CLK
clk_100 => UV_off_coor[27]~reg0.CLK
clk_100 => UV_off_coor[28]~reg0.CLK
clk_100 => UV_off_coor[29]~reg0.CLK
clk_100 => UV_off_coor[30]~reg0.CLK
clk_100 => UV_off_coor[31]~reg0.CLK
clk_100 => UV_on_coor[0]~reg0.CLK
clk_100 => UV_on_coor[1]~reg0.CLK
clk_100 => UV_on_coor[2]~reg0.CLK
clk_100 => UV_on_coor[3]~reg0.CLK
clk_100 => UV_on_coor[4]~reg0.CLK
clk_100 => UV_on_coor[5]~reg0.CLK
clk_100 => UV_on_coor[6]~reg0.CLK
clk_100 => UV_on_coor[7]~reg0.CLK
clk_100 => UV_on_coor[8]~reg0.CLK
clk_100 => UV_on_coor[9]~reg0.CLK
clk_100 => UV_on_coor[10]~reg0.CLK
clk_100 => UV_on_coor[11]~reg0.CLK
clk_100 => UV_on_coor[12]~reg0.CLK
clk_100 => UV_on_coor[13]~reg0.CLK
clk_100 => UV_on_coor[14]~reg0.CLK
clk_100 => UV_on_coor[15]~reg0.CLK
clk_100 => UV_on_coor[16]~reg0.CLK
clk_100 => UV_on_coor[17]~reg0.CLK
clk_100 => UV_on_coor[18]~reg0.CLK
clk_100 => UV_on_coor[19]~reg0.CLK
clk_100 => UV_on_coor[20]~reg0.CLK
clk_100 => UV_on_coor[21]~reg0.CLK
clk_100 => UV_on_coor[22]~reg0.CLK
clk_100 => UV_on_coor[23]~reg0.CLK
clk_100 => UV_on_coor[24]~reg0.CLK
clk_100 => UV_on_coor[25]~reg0.CLK
clk_100 => UV_on_coor[26]~reg0.CLK
clk_100 => UV_on_coor[27]~reg0.CLK
clk_100 => UV_on_coor[28]~reg0.CLK
clk_100 => UV_on_coor[29]~reg0.CLK
clk_100 => UV_on_coor[30]~reg0.CLK
clk_100 => UV_on_coor[31]~reg0.CLK
clk_100 => dianyan_off_coor[0]~reg0.CLK
clk_100 => dianyan_off_coor[1]~reg0.CLK
clk_100 => dianyan_off_coor[2]~reg0.CLK
clk_100 => dianyan_off_coor[3]~reg0.CLK
clk_100 => dianyan_off_coor[4]~reg0.CLK
clk_100 => dianyan_off_coor[5]~reg0.CLK
clk_100 => dianyan_off_coor[6]~reg0.CLK
clk_100 => dianyan_off_coor[7]~reg0.CLK
clk_100 => dianyan_off_coor[8]~reg0.CLK
clk_100 => dianyan_off_coor[9]~reg0.CLK
clk_100 => dianyan_off_coor[10]~reg0.CLK
clk_100 => dianyan_off_coor[11]~reg0.CLK
clk_100 => dianyan_off_coor[12]~reg0.CLK
clk_100 => dianyan_off_coor[13]~reg0.CLK
clk_100 => dianyan_off_coor[14]~reg0.CLK
clk_100 => dianyan_off_coor[15]~reg0.CLK
clk_100 => dianyan_off_coor[16]~reg0.CLK
clk_100 => dianyan_off_coor[17]~reg0.CLK
clk_100 => dianyan_off_coor[18]~reg0.CLK
clk_100 => dianyan_off_coor[19]~reg0.CLK
clk_100 => dianyan_off_coor[20]~reg0.CLK
clk_100 => dianyan_off_coor[21]~reg0.CLK
clk_100 => dianyan_off_coor[22]~reg0.CLK
clk_100 => dianyan_off_coor[23]~reg0.CLK
clk_100 => dianyan_off_coor[24]~reg0.CLK
clk_100 => dianyan_off_coor[25]~reg0.CLK
clk_100 => dianyan_off_coor[26]~reg0.CLK
clk_100 => dianyan_off_coor[27]~reg0.CLK
clk_100 => dianyan_off_coor[28]~reg0.CLK
clk_100 => dianyan_off_coor[29]~reg0.CLK
clk_100 => dianyan_off_coor[30]~reg0.CLK
clk_100 => dianyan_off_coor[31]~reg0.CLK
clk_100 => PD3FIFO_aclr~reg0.CLK
clk_100 => PD2FIFO_aclr~reg0.CLK
clk_100 => PD1FIFO_aclr~reg0.CLK
clk_100 => sensor_delay_time3[0]~reg0.CLK
clk_100 => sensor_delay_time3[1]~reg0.CLK
clk_100 => sensor_delay_time3[2]~reg0.CLK
clk_100 => sensor_delay_time3[3]~reg0.CLK
clk_100 => sensor_delay_time3[4]~reg0.CLK
clk_100 => sensor_delay_time3[5]~reg0.CLK
clk_100 => sensor_delay_time3[6]~reg0.CLK
clk_100 => sensor_delay_time3[7]~reg0.CLK
clk_100 => sensor_delay_time3[8]~reg0.CLK
clk_100 => sensor_delay_time3[9]~reg0.CLK
clk_100 => sensor_delay_time3[10]~reg0.CLK
clk_100 => sensor_delay_time3[11]~reg0.CLK
clk_100 => sensor_delay_time3[12]~reg0.CLK
clk_100 => sensor_delay_time3[13]~reg0.CLK
clk_100 => sensor_delay_time3[14]~reg0.CLK
clk_100 => sensor_delay_time3[15]~reg0.CLK
clk_100 => sensor_delay_time2[0]~reg0.CLK
clk_100 => sensor_delay_time2[1]~reg0.CLK
clk_100 => sensor_delay_time2[2]~reg0.CLK
clk_100 => sensor_delay_time2[3]~reg0.CLK
clk_100 => sensor_delay_time2[4]~reg0.CLK
clk_100 => sensor_delay_time2[5]~reg0.CLK
clk_100 => sensor_delay_time2[6]~reg0.CLK
clk_100 => sensor_delay_time2[7]~reg0.CLK
clk_100 => sensor_delay_time2[8]~reg0.CLK
clk_100 => sensor_delay_time2[9]~reg0.CLK
clk_100 => sensor_delay_time2[10]~reg0.CLK
clk_100 => sensor_delay_time2[11]~reg0.CLK
clk_100 => sensor_delay_time2[12]~reg0.CLK
clk_100 => sensor_delay_time2[13]~reg0.CLK
clk_100 => sensor_delay_time2[14]~reg0.CLK
clk_100 => sensor_delay_time2[15]~reg0.CLK
clk_100 => sensor_delay_time1[0]~reg0.CLK
clk_100 => sensor_delay_time1[1]~reg0.CLK
clk_100 => sensor_delay_time1[2]~reg0.CLK
clk_100 => sensor_delay_time1[3]~reg0.CLK
clk_100 => sensor_delay_time1[4]~reg0.CLK
clk_100 => sensor_delay_time1[5]~reg0.CLK
clk_100 => sensor_delay_time1[6]~reg0.CLK
clk_100 => sensor_delay_time1[7]~reg0.CLK
clk_100 => sensor_delay_time1[8]~reg0.CLK
clk_100 => sensor_delay_time1[9]~reg0.CLK
clk_100 => sensor_delay_time1[10]~reg0.CLK
clk_100 => sensor_delay_time1[11]~reg0.CLK
clk_100 => sensor_delay_time1[12]~reg0.CLK
clk_100 => sensor_delay_time1[13]~reg0.CLK
clk_100 => sensor_delay_time1[14]~reg0.CLK
clk_100 => sensor_delay_time1[15]~reg0.CLK
clk_100 => printdye_en~reg0.CLK
clk_100 => dianyan_extra[0]~reg0.CLK
clk_100 => dianyan_extra[1]~reg0.CLK
clk_100 => dianyan_on_coor[0]~reg0.CLK
clk_100 => dianyan_on_coor[1]~reg0.CLK
clk_100 => dianyan_on_coor[2]~reg0.CLK
clk_100 => dianyan_on_coor[3]~reg0.CLK
clk_100 => dianyan_on_coor[4]~reg0.CLK
clk_100 => dianyan_on_coor[5]~reg0.CLK
clk_100 => dianyan_on_coor[6]~reg0.CLK
clk_100 => dianyan_on_coor[7]~reg0.CLK
clk_100 => dianyan_on_coor[8]~reg0.CLK
clk_100 => dianyan_on_coor[9]~reg0.CLK
clk_100 => dianyan_on_coor[10]~reg0.CLK
clk_100 => dianyan_on_coor[11]~reg0.CLK
clk_100 => dianyan_on_coor[12]~reg0.CLK
clk_100 => dianyan_on_coor[13]~reg0.CLK
clk_100 => dianyan_on_coor[14]~reg0.CLK
clk_100 => dianyan_on_coor[15]~reg0.CLK
clk_100 => dianyan_on_coor[16]~reg0.CLK
clk_100 => dianyan_on_coor[17]~reg0.CLK
clk_100 => dianyan_on_coor[18]~reg0.CLK
clk_100 => dianyan_on_coor[19]~reg0.CLK
clk_100 => dianyan_on_coor[20]~reg0.CLK
clk_100 => dianyan_on_coor[21]~reg0.CLK
clk_100 => dianyan_on_coor[22]~reg0.CLK
clk_100 => dianyan_on_coor[23]~reg0.CLK
clk_100 => dianyan_on_coor[24]~reg0.CLK
clk_100 => dianyan_on_coor[25]~reg0.CLK
clk_100 => dianyan_on_coor[26]~reg0.CLK
clk_100 => dianyan_on_coor[27]~reg0.CLK
clk_100 => dianyan_on_coor[28]~reg0.CLK
clk_100 => dianyan_on_coor[29]~reg0.CLK
clk_100 => dianyan_on_coor[30]~reg0.CLK
clk_100 => dianyan_on_coor[31]~reg0.CLK
clk_100 => multiplication[0]~reg0.CLK
clk_100 => multiplication[1]~reg0.CLK
clk_100 => multiplication[2]~reg0.CLK
clk_100 => multiplication[3]~reg0.CLK
clk_100 => multiplication[4]~reg0.CLK
clk_100 => multiplication[5]~reg0.CLK
clk_100 => multiplication[6]~reg0.CLK
clk_100 => multiplication[7]~reg0.CLK
clk_100 => sensor_4b5b_en~reg0.CLK
clk_100 => sensor_en_sel~reg0.CLK
clk_100 => sensor_valid_time[0]~reg0.CLK
clk_100 => sensor_valid_time[1]~reg0.CLK
clk_100 => sensor_valid_time[2]~reg0.CLK
clk_100 => sensor_valid_time[3]~reg0.CLK
clk_100 => sensor_valid_time[4]~reg0.CLK
clk_100 => sensor_valid_time[5]~reg0.CLK
clk_100 => sensor_valid_time[6]~reg0.CLK
clk_100 => sensor_valid_time[7]~reg0.CLK
clk_100 => sensor_valid_time[8]~reg0.CLK
clk_100 => sensor_valid_time[9]~reg0.CLK
clk_100 => sensor_valid_time[10]~reg0.CLK
clk_100 => sensor_valid_time[11]~reg0.CLK
clk_100 => sensor_valid_time[12]~reg0.CLK
clk_100 => sensor_valid_time[13]~reg0.CLK
clk_100 => sensor_valid_time[14]~reg0.CLK
clk_100 => sensor_valid_time[15]~reg0.CLK
clk_100 => sensor_valid_time[16]~reg0.CLK
clk_100 => sensor_valid_time[17]~reg0.CLK
clk_100 => sensor_valid_time[18]~reg0.CLK
clk_100 => sensor_valid_time[19]~reg0.CLK
clk_100 => sensor_valid_time[20]~reg0.CLK
clk_100 => sensor_valid_time[21]~reg0.CLK
clk_100 => sensor_valid_time[22]~reg0.CLK
clk_100 => sensor_valid_time[23]~reg0.CLK
clk_100 => sensor_valid_time[24]~reg0.CLK
clk_100 => sensor_valid_time[25]~reg0.CLK
clk_100 => sensor_valid_time[26]~reg0.CLK
clk_100 => sensor_valid_time[27]~reg0.CLK
clk_100 => sensor_valid_time[28]~reg0.CLK
clk_100 => sensor_valid_time[29]~reg0.CLK
clk_100 => sensor_valid_time[30]~reg0.CLK
clk_100 => sensor_valid_time[31]~reg0.CLK
clk_100 => Boardtype[0]~reg0.CLK
clk_100 => Boardtype[1]~reg0.CLK
clk_100 => Boardtype[2]~reg0.CLK
clk_100 => Boardtype[3]~reg0.CLK
clk_100 => Boardtype[4]~reg0.CLK
clk_100 => Boardtype[5]~reg0.CLK
clk_100 => Boardtype[6]~reg0.CLK
clk_100 => Boardtype[7]~reg0.CLK
clk_100 => sensor_group3_sel[0]~reg0.CLK
clk_100 => sensor_group3_sel[1]~reg0.CLK
clk_100 => sensor_group3_sel[2]~reg0.CLK
clk_100 => sensor_group3_sel[3]~reg0.CLK
clk_100 => sensor_group2_sel[0]~reg0.CLK
clk_100 => sensor_group2_sel[1]~reg0.CLK
clk_100 => sensor_group2_sel[2]~reg0.CLK
clk_100 => sensor_group2_sel[3]~reg0.CLK
clk_100 => sensor_group1_sel[0]~reg0.CLK
clk_100 => sensor_group1_sel[1]~reg0.CLK
clk_100 => sensor_group1_sel[2]~reg0.CLK
clk_100 => sensor_group1_sel[3]~reg0.CLK
clk_100 => sizefilter_mode~reg0.CLK
clk_100 => filter_delay_encoder_en~reg0.CLK
clk_100 => filter_delay_time_encoder[0]~reg0.CLK
clk_100 => filter_delay_time_encoder[1]~reg0.CLK
clk_100 => filter_delay_time_encoder[2]~reg0.CLK
clk_100 => filter_delay_time_encoder[3]~reg0.CLK
clk_100 => filter_delay_time_encoder[4]~reg0.CLK
clk_100 => filter_delay_time_encoder[5]~reg0.CLK
clk_100 => filter_delay_time_encoder[6]~reg0.CLK
clk_100 => filter_delay_time_encoder[7]~reg0.CLK
clk_100 => filter_delay_time_encoder[8]~reg0.CLK
clk_100 => filter_delay_time_encoder[9]~reg0.CLK
clk_100 => filter_delay_time_encoder[10]~reg0.CLK
clk_100 => filter_delay_time_encoder[11]~reg0.CLK
clk_100 => filter_delay_time_encoder[12]~reg0.CLK
clk_100 => filter_delay_time_encoder[13]~reg0.CLK
clk_100 => filter_delay_time_encoder[14]~reg0.CLK
clk_100 => filter_delay_time_encoder[15]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[0]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[1]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[2]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[3]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[4]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[5]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[6]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[7]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[8]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[9]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[10]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[11]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[12]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[13]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[14]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[15]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[16]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[17]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[18]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[19]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[20]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[21]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[22]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[23]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[24]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[25]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[26]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[27]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[28]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[29]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[30]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr[31]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[0]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[1]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[2]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[3]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[4]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[5]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[6]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[7]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[8]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[9]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[10]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[11]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[12]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[13]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[14]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[15]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[16]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[17]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[18]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[19]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[20]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[21]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[22]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[23]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[24]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[25]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[26]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[27]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[28]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[29]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[30]~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr[31]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[0]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[1]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[2]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[3]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[4]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[5]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[6]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[7]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[8]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[9]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[10]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[11]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[12]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[13]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[14]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[15]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[16]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[17]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[18]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[19]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[20]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[21]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[22]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[23]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[24]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[25]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[26]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[27]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[28]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[29]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[30]~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr[31]~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr_en1~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr_en1~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr_en1~reg0.CLK
clk_100 => Ch3_SPR_XPRTSize_Wr_en~reg0.CLK
clk_100 => Ch2_SPR_XPRTSize_Wr_en~reg0.CLK
clk_100 => Ch1_SPR_XPRTSize_Wr_en~reg0.CLK
clk_100 => encoder_1of4[0]~reg0.CLK
clk_100 => encoder_1of4[1]~reg0.CLK
clk_100 => encoder_1of4[2]~reg0.CLK
clk_100 => encoder_1of4[3]~reg0.CLK
clk_100 => encoder_1of4[4]~reg0.CLK
clk_100 => encoder_1of4[5]~reg0.CLK
clk_100 => encoder_1of4[6]~reg0.CLK
clk_100 => encoder_1of4[7]~reg0.CLK
clk_100 => encoder_1of4[8]~reg0.CLK
clk_100 => encoder_1of4[9]~reg0.CLK
clk_100 => encoder_1of4[10]~reg0.CLK
clk_100 => encoder_1of4[11]~reg0.CLK
clk_100 => encoder_1of4[12]~reg0.CLK
clk_100 => encoder_1of4[13]~reg0.CLK
clk_100 => encoder_1of4[14]~reg0.CLK
clk_100 => encoder_1of4[15]~reg0.CLK
clk_100 => sensor_cycle[0]~reg0.CLK
clk_100 => sensor_cycle[1]~reg0.CLK
clk_100 => sensor_cycle[2]~reg0.CLK
clk_100 => sensor_cycle[3]~reg0.CLK
clk_100 => sensor_cycle[4]~reg0.CLK
clk_100 => sensor_cycle[5]~reg0.CLK
clk_100 => sensor_cycle[6]~reg0.CLK
clk_100 => sensor_cycle[7]~reg0.CLK
clk_100 => sensor_cycle[8]~reg0.CLK
clk_100 => sensor_cycle[9]~reg0.CLK
clk_100 => sensor_cycle[10]~reg0.CLK
clk_100 => sensor_cycle[11]~reg0.CLK
clk_100 => sensor_cycle[12]~reg0.CLK
clk_100 => sensor_cycle[13]~reg0.CLK
clk_100 => sensor_cycle[14]~reg0.CLK
clk_100 => sensor_cycle[15]~reg0.CLK
clk_100 => sensor_cycle[16]~reg0.CLK
clk_100 => sensor_cycle[17]~reg0.CLK
clk_100 => sensor_cycle[18]~reg0.CLK
clk_100 => sensor_cycle[19]~reg0.CLK
clk_100 => sensor_cycle[20]~reg0.CLK
clk_100 => sensor_cycle[21]~reg0.CLK
clk_100 => sensor_cycle[22]~reg0.CLK
clk_100 => sensor_cycle[23]~reg0.CLK
clk_100 => sensor_cycle[24]~reg0.CLK
clk_100 => sensor_cycle[25]~reg0.CLK
clk_100 => sensor_cycle[26]~reg0.CLK
clk_100 => sensor_cycle[27]~reg0.CLK
clk_100 => sensor_cycle[28]~reg0.CLK
clk_100 => sensor_cycle[29]~reg0.CLK
clk_100 => sensor_cycle[30]~reg0.CLK
clk_100 => sensor_cycle[31]~reg0.CLK
clk_100 => gen_en_encoder~reg0.CLK
clk_100 => gen_en_sensor~reg0.CLK
clk_100 => sensor_en3_reg~reg0.CLK
clk_100 => sensor_en2_reg~reg0.CLK
clk_100 => sensor_en1_reg~reg0.CLK
clk_100 => select1_2~reg0.CLK
clk_100 => sizefilter_sw~reg0.CLK
clk_100 => default_out~reg0.CLK
clk_100 => filter_en~reg0.CLK
clk_100 => select_swap~reg0.CLK
clk_100 => select_not~reg0.CLK
clk_100 => PN_sel~reg0.CLK
clk_100 => filter_time[0]~reg0.CLK
clk_100 => filter_time[1]~reg0.CLK
clk_100 => filter_time[2]~reg0.CLK
clk_100 => filter_time[3]~reg0.CLK
clk_100 => filter_time[4]~reg0.CLK
clk_100 => filter_time[5]~reg0.CLK
clk_100 => filter_time[6]~reg0.CLK
clk_100 => filter_time[7]~reg0.CLK
clk_100 => filter_time[8]~reg0.CLK
clk_100 => filter_time[9]~reg0.CLK
clk_100 => filter_time[10]~reg0.CLK
clk_100 => filter_time[11]~reg0.CLK
clk_100 => filter_time[12]~reg0.CLK
clk_100 => filter_time[13]~reg0.CLK
clk_100 => filter_time[14]~reg0.CLK
clk_100 => filter_time[15]~reg0.CLK
clk_100 => filter_time[16]~reg0.CLK
clk_100 => filter_time[17]~reg0.CLK
clk_100 => filter_time[18]~reg0.CLK
clk_100 => filter_time[19]~reg0.CLK
clk_100 => filter_time[20]~reg0.CLK
clk_100 => filter_time[21]~reg0.CLK
clk_100 => filter_time[22]~reg0.CLK
clk_100 => filter_time[23]~reg0.CLK
clk_100 => filter_time[24]~reg0.CLK
clk_100 => filter_time[25]~reg0.CLK
clk_100 => filter_time[26]~reg0.CLK
clk_100 => filter_time[27]~reg0.CLK
clk_100 => filter_time[28]~reg0.CLK
clk_100 => filter_time[29]~reg0.CLK
clk_100 => filter_time[30]~reg0.CLK
clk_100 => filter_time[31]~reg0.CLK
clk_100 => reg_lock.CLK
clk_100 => lfsr_q[0].CLK
clk_100 => lfsr_q[1].CLK
clk_100 => lfsr_q[2].CLK
clk_100 => lfsr_q[3].CLK
clk_100 => lfsr_q[4].CLK
clk_100 => lfsr_q[5].CLK
clk_100 => lfsr_q[6].CLK
clk_100 => lfsr_q[7].CLK
clk_100 => dianyan_sign_clr~reg0.CLK
clk_100 => ser_data.CLK
clk_100 => dataout_reg[0].CLK
clk_100 => dataout_reg[1].CLK
clk_100 => dataout_reg[2].CLK
clk_100 => dataout_reg[3].CLK
clk_100 => dataout_reg[4].CLK
clk_100 => dataout_reg[5].CLK
clk_100 => dataout_reg[6].CLK
clk_100 => dataout_reg[7].CLK
clk_100 => dataout_reg[8].CLK
clk_100 => dataout_reg[9].CLK
clk_100 => dataout_reg[10].CLK
clk_100 => dataout_reg[11].CLK
clk_100 => dataout_reg[12].CLK
clk_100 => dataout_reg[13].CLK
clk_100 => dataout_reg[14].CLK
clk_100 => dataout_reg[15].CLK
clk_100 => wr_reg.CLK
clk_100 => shift_reg[0].CLK
clk_100 => shift_reg[1].CLK
clk_100 => shift_reg[2].CLK
clk_100 => shift_reg[3].CLK
clk_100 => shift_reg[4].CLK
clk_100 => shift_reg[5].CLK
clk_100 => shift_reg[6].CLK
clk_100 => shift_reg[7].CLK
clk_100 => shift_reg[8].CLK
clk_100 => shift_reg[9].CLK
clk_100 => shift_reg[10].CLK
clk_100 => shift_reg[11].CLK
clk_100 => shift_reg[12].CLK
clk_100 => shift_reg[13].CLK
clk_100 => shift_reg[14].CLK
clk_100 => shift_reg[15].CLK
clk_100 => shift_reg[16].CLK
clk_100 => shift_reg[17].CLK
clk_100 => shift_reg[18].CLK
clk_100 => shift_reg[19].CLK
clk_100 => shift_reg[20].CLK
clk_100 => shift_reg[21].CLK
clk_100 => shift_reg[22].CLK
clk_100 => shift_reg[23].CLK
clk_100 => shift_reg[24].CLK
clk_100 => shift_reg[25].CLK
clk_100 => shift_reg[26].CLK
clk_100 => shift_reg[27].CLK
clk_100 => shift_reg[28].CLK
clk_100 => shift_reg[29].CLK
clk_100 => shift_reg[30].CLK
clk_100 => shift_reg[31].CLK
clk_100 => L2_Heat_clk.CLK
clk_100 => L1_Heat_clk.CLK
clk_100 => shift_counter[0].CLK
clk_100 => shift_counter[1].CLK
clk_100 => shift_counter[2].CLK
clk_100 => shift_counter[3].CLK
clk_100 => shift_counter[4].CLK
clk_100 => shift_counter[5].CLK
clk_100 => shift_counter[6].CLK
clk_100 => shift_counter[7].CLK
clk_100 => crc_en.CLK
clk_100 => outen.CLK
clk_100 => Reg_reset.CLK
clk_100 => ARM_FPGA_DATA~reg0.CLK
clk_100 => ARM_FPGA_DATA~en.CLK
clk_100 => Heat_sync.CLK
clk_100 => Heat_data.CLK
clk_100 => Heat_clk.CLK
F_SW0 => PN_sel~reg0.ADATA
F_SW1 => select_not~reg0.ADATA
F_SW2 => select_swap~reg0.ADATA
F_SW3 => filter_en~reg0.ADATA
F_SW4 => default_out~reg0.ADATA
F_SW5 => sizefilter_sw~reg0.ADATA
ARM_FPGA_CLK => Heat_clk.DATAIN
ARM_FPGA_SYNC => Heat_sync.DATAIN
ARM_FPGA_DATA <> ARM_FPGA_DATA
Boardtype[0] <= Boardtype[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[1] <= Boardtype[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[2] <= Boardtype[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[3] <= Boardtype[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[4] <= Boardtype[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[5] <= Boardtype[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[6] <= Boardtype[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Boardtype[7] <= Boardtype[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en1_reg <= sensor_en1_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en2_reg <= sensor_en2_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en3_reg <= sensor_en3_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_not <= select_not~reg0.DB_MAX_OUTPUT_PORT_TYPE
default_out <= default_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
PN_sel <= PN_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sizefilter_sw <= sizefilter_sw~reg0.DB_MAX_OUTPUT_PORT_TYPE
sizefilter_mode <= sizefilter_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en_sel <= sensor_en_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_en <= sensor_4b5b_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_extra[0] <= dianyan_extra[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_extra[1] <= dianyan_extra[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_swap <= select_swap~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_encoder_en <= filter_delay_encoder_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
select1_2 <= select1_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[0] <= multiplication[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[1] <= multiplication[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[2] <= multiplication[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[3] <= multiplication[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[4] <= multiplication[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[5] <= multiplication[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[6] <= multiplication[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
multiplication[7] <= multiplication[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_en_sensor <= gen_en_sensor~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_en_encoder <= gen_en_encoder~reg0.DB_MAX_OUTPUT_PORT_TYPE
printdye_en <= printdye_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group1_sel[0] <= sensor_group1_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group1_sel[1] <= sensor_group1_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group1_sel[2] <= sensor_group1_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group1_sel[3] <= sensor_group1_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group2_sel[0] <= sensor_group2_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group2_sel[1] <= sensor_group2_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group2_sel[2] <= sensor_group2_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group2_sel[3] <= sensor_group2_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group3_sel[0] <= sensor_group3_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group3_sel[1] <= sensor_group3_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group3_sel[2] <= sensor_group3_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_group3_sel[3] <= sensor_group3_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[0] <= sensor_delay_time1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[1] <= sensor_delay_time1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[2] <= sensor_delay_time1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[3] <= sensor_delay_time1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[4] <= sensor_delay_time1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[5] <= sensor_delay_time1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[6] <= sensor_delay_time1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[7] <= sensor_delay_time1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[8] <= sensor_delay_time1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[9] <= sensor_delay_time1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[10] <= sensor_delay_time1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[11] <= sensor_delay_time1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[12] <= sensor_delay_time1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[13] <= sensor_delay_time1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[14] <= sensor_delay_time1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time1[15] <= sensor_delay_time1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[0] <= sensor_delay_time2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[1] <= sensor_delay_time2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[2] <= sensor_delay_time2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[3] <= sensor_delay_time2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[4] <= sensor_delay_time2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[5] <= sensor_delay_time2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[6] <= sensor_delay_time2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[7] <= sensor_delay_time2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[8] <= sensor_delay_time2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[9] <= sensor_delay_time2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[10] <= sensor_delay_time2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[11] <= sensor_delay_time2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[12] <= sensor_delay_time2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[13] <= sensor_delay_time2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[14] <= sensor_delay_time2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time2[15] <= sensor_delay_time2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[0] <= sensor_delay_time3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[1] <= sensor_delay_time3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[2] <= sensor_delay_time3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[3] <= sensor_delay_time3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[4] <= sensor_delay_time3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[5] <= sensor_delay_time3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[6] <= sensor_delay_time3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[7] <= sensor_delay_time3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[8] <= sensor_delay_time3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[9] <= sensor_delay_time3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[10] <= sensor_delay_time3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[11] <= sensor_delay_time3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[12] <= sensor_delay_time3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[13] <= sensor_delay_time3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[14] <= sensor_delay_time3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_delay_time3[15] <= sensor_delay_time3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PD1FIFO_aclr <= PD1FIFO_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PD2FIFO_aclr <= PD2FIFO_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PD3FIFO_aclr <= PD3FIFO_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[0] <= filter_time[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[1] <= filter_time[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[2] <= filter_time[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[3] <= filter_time[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[4] <= filter_time[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[5] <= filter_time[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[6] <= filter_time[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[7] <= filter_time[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[8] <= filter_time[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[9] <= filter_time[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[10] <= filter_time[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[11] <= filter_time[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[12] <= filter_time[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[13] <= filter_time[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[14] <= filter_time[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[15] <= filter_time[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[16] <= filter_time[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[17] <= filter_time[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[18] <= filter_time[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[19] <= filter_time[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[20] <= filter_time[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[21] <= filter_time[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[22] <= filter_time[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[23] <= filter_time[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[24] <= filter_time[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[25] <= filter_time[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[26] <= filter_time[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[27] <= filter_time[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[28] <= filter_time[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[29] <= filter_time[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[30] <= filter_time[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_time[31] <= filter_time[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[0] <= sensor_cycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[1] <= sensor_cycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[2] <= sensor_cycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[3] <= sensor_cycle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[4] <= sensor_cycle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[5] <= sensor_cycle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[6] <= sensor_cycle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[7] <= sensor_cycle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[8] <= sensor_cycle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[9] <= sensor_cycle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[10] <= sensor_cycle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[11] <= sensor_cycle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[12] <= sensor_cycle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[13] <= sensor_cycle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[14] <= sensor_cycle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[15] <= sensor_cycle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[16] <= sensor_cycle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[17] <= sensor_cycle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[18] <= sensor_cycle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[19] <= sensor_cycle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[20] <= sensor_cycle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[21] <= sensor_cycle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[22] <= sensor_cycle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[23] <= sensor_cycle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[24] <= sensor_cycle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[25] <= sensor_cycle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[26] <= sensor_cycle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[27] <= sensor_cycle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[28] <= sensor_cycle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[29] <= sensor_cycle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[30] <= sensor_cycle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[31] <= sensor_cycle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_cycle[32] <= <GND>
sensor_cycle[33] <= <GND>
sensor_cycle[34] <= <GND>
sensor_cycle[35] <= <GND>
sensor_cycle[36] <= <GND>
sensor_cycle[37] <= <GND>
sensor_cycle[38] <= <GND>
sensor_cycle[39] <= <GND>
sensor_cycle[40] <= <GND>
sensor_cycle[41] <= <GND>
sensor_cycle[42] <= <GND>
sensor_cycle[43] <= <GND>
sensor_cycle[44] <= <GND>
sensor_cycle[45] <= <GND>
sensor_cycle[46] <= <GND>
sensor_cycle[47] <= <GND>
sensor_cycle[48] <= <GND>
sensor_cycle[49] <= <GND>
sensor_cycle[50] <= <GND>
sensor_cycle[51] <= <GND>
sensor_cycle[52] <= <GND>
sensor_cycle[53] <= <GND>
sensor_cycle[54] <= <GND>
sensor_cycle[55] <= <GND>
sensor_cycle[56] <= <GND>
sensor_cycle[57] <= <GND>
sensor_cycle[58] <= <GND>
sensor_cycle[59] <= <GND>
sensor_cycle[60] <= <GND>
sensor_cycle[61] <= <GND>
sensor_cycle[62] <= <GND>
sensor_cycle[63] <= <GND>
encoder_1of4[0] <= encoder_1of4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[1] <= encoder_1of4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[2] <= encoder_1of4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[3] <= encoder_1of4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[4] <= encoder_1of4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[5] <= encoder_1of4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[6] <= encoder_1of4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[7] <= encoder_1of4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[8] <= encoder_1of4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[9] <= encoder_1of4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[10] <= encoder_1of4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[11] <= encoder_1of4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[12] <= encoder_1of4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[13] <= encoder_1of4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[14] <= encoder_1of4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoder_1of4[15] <= encoder_1of4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[0] <= filter_delay_time_encoder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[1] <= filter_delay_time_encoder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[2] <= filter_delay_time_encoder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[3] <= filter_delay_time_encoder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[4] <= filter_delay_time_encoder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[5] <= filter_delay_time_encoder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[6] <= filter_delay_time_encoder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[7] <= filter_delay_time_encoder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[8] <= filter_delay_time_encoder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[9] <= filter_delay_time_encoder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[10] <= filter_delay_time_encoder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[11] <= filter_delay_time_encoder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[12] <= filter_delay_time_encoder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[13] <= filter_delay_time_encoder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[14] <= filter_delay_time_encoder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_delay_time_encoder[15] <= filter_delay_time_encoder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[0] <= sensor_valid_time[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[1] <= sensor_valid_time[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[2] <= sensor_valid_time[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[3] <= sensor_valid_time[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[4] <= sensor_valid_time[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[5] <= sensor_valid_time[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[6] <= sensor_valid_time[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[7] <= sensor_valid_time[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[8] <= sensor_valid_time[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[9] <= sensor_valid_time[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[10] <= sensor_valid_time[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[11] <= sensor_valid_time[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[12] <= sensor_valid_time[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[13] <= sensor_valid_time[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[14] <= sensor_valid_time[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[15] <= sensor_valid_time[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[16] <= sensor_valid_time[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[17] <= sensor_valid_time[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[18] <= sensor_valid_time[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[19] <= sensor_valid_time[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[20] <= sensor_valid_time[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[21] <= sensor_valid_time[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[22] <= sensor_valid_time[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[23] <= sensor_valid_time[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[24] <= sensor_valid_time[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[25] <= sensor_valid_time[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[26] <= sensor_valid_time[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[27] <= sensor_valid_time[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[28] <= sensor_valid_time[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[29] <= sensor_valid_time[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[30] <= sensor_valid_time[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_valid_time[31] <= sensor_valid_time[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[0] <= Ch1_SPR_XPRTSize_Wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[1] <= Ch1_SPR_XPRTSize_Wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[2] <= Ch1_SPR_XPRTSize_Wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[3] <= Ch1_SPR_XPRTSize_Wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[4] <= Ch1_SPR_XPRTSize_Wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[5] <= Ch1_SPR_XPRTSize_Wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[6] <= Ch1_SPR_XPRTSize_Wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[7] <= Ch1_SPR_XPRTSize_Wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[8] <= Ch1_SPR_XPRTSize_Wr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[9] <= Ch1_SPR_XPRTSize_Wr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[10] <= Ch1_SPR_XPRTSize_Wr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[11] <= Ch1_SPR_XPRTSize_Wr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[12] <= Ch1_SPR_XPRTSize_Wr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[13] <= Ch1_SPR_XPRTSize_Wr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[14] <= Ch1_SPR_XPRTSize_Wr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[15] <= Ch1_SPR_XPRTSize_Wr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[16] <= Ch1_SPR_XPRTSize_Wr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[17] <= Ch1_SPR_XPRTSize_Wr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[18] <= Ch1_SPR_XPRTSize_Wr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[19] <= Ch1_SPR_XPRTSize_Wr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[20] <= Ch1_SPR_XPRTSize_Wr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[21] <= Ch1_SPR_XPRTSize_Wr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[22] <= Ch1_SPR_XPRTSize_Wr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[23] <= Ch1_SPR_XPRTSize_Wr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[24] <= Ch1_SPR_XPRTSize_Wr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[25] <= Ch1_SPR_XPRTSize_Wr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[26] <= Ch1_SPR_XPRTSize_Wr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[27] <= Ch1_SPR_XPRTSize_Wr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[28] <= Ch1_SPR_XPRTSize_Wr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[29] <= Ch1_SPR_XPRTSize_Wr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[30] <= Ch1_SPR_XPRTSize_Wr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[31] <= Ch1_SPR_XPRTSize_Wr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr[32] <= <GND>
Ch1_SPR_XPRTSize_Wr[33] <= <GND>
Ch1_SPR_XPRTSize_Wr[34] <= <GND>
Ch1_SPR_XPRTSize_Wr[35] <= <GND>
Ch1_SPR_XPRTSize_Wr[36] <= <GND>
Ch1_SPR_XPRTSize_Wr[37] <= <GND>
Ch1_SPR_XPRTSize_Wr[38] <= <GND>
Ch1_SPR_XPRTSize_Wr[39] <= <GND>
Ch1_SPR_XPRTSize_Wr[40] <= <GND>
Ch1_SPR_XPRTSize_Wr[41] <= <GND>
Ch1_SPR_XPRTSize_Wr[42] <= <GND>
Ch1_SPR_XPRTSize_Wr[43] <= <GND>
Ch1_SPR_XPRTSize_Wr[44] <= <GND>
Ch1_SPR_XPRTSize_Wr[45] <= <GND>
Ch1_SPR_XPRTSize_Wr[46] <= <GND>
Ch1_SPR_XPRTSize_Wr[47] <= <GND>
Ch1_SPR_XPRTSize_Wr[48] <= <GND>
Ch1_SPR_XPRTSize_Wr[49] <= <GND>
Ch1_SPR_XPRTSize_Wr[50] <= <GND>
Ch1_SPR_XPRTSize_Wr[51] <= <GND>
Ch1_SPR_XPRTSize_Wr[52] <= <GND>
Ch1_SPR_XPRTSize_Wr[53] <= <GND>
Ch1_SPR_XPRTSize_Wr[54] <= <GND>
Ch1_SPR_XPRTSize_Wr[55] <= <GND>
Ch1_SPR_XPRTSize_Wr[56] <= <GND>
Ch1_SPR_XPRTSize_Wr[57] <= <GND>
Ch1_SPR_XPRTSize_Wr[58] <= <GND>
Ch1_SPR_XPRTSize_Wr[59] <= <GND>
Ch1_SPR_XPRTSize_Wr[60] <= <GND>
Ch1_SPR_XPRTSize_Wr[61] <= <GND>
Ch1_SPR_XPRTSize_Wr[62] <= <GND>
Ch1_SPR_XPRTSize_Wr[63] <= <GND>
Ch1_SPR_XPRTSize_Wr_en <= Ch1_SPR_XPRTSize_Wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch1_SPR_XPRTSize_Wr_en1 <= Ch1_SPR_XPRTSize_Wr_en1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[0] <= Ch2_SPR_XPRTSize_Wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[1] <= Ch2_SPR_XPRTSize_Wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[2] <= Ch2_SPR_XPRTSize_Wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[3] <= Ch2_SPR_XPRTSize_Wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[4] <= Ch2_SPR_XPRTSize_Wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[5] <= Ch2_SPR_XPRTSize_Wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[6] <= Ch2_SPR_XPRTSize_Wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[7] <= Ch2_SPR_XPRTSize_Wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[8] <= Ch2_SPR_XPRTSize_Wr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[9] <= Ch2_SPR_XPRTSize_Wr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[10] <= Ch2_SPR_XPRTSize_Wr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[11] <= Ch2_SPR_XPRTSize_Wr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[12] <= Ch2_SPR_XPRTSize_Wr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[13] <= Ch2_SPR_XPRTSize_Wr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[14] <= Ch2_SPR_XPRTSize_Wr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[15] <= Ch2_SPR_XPRTSize_Wr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[16] <= Ch2_SPR_XPRTSize_Wr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[17] <= Ch2_SPR_XPRTSize_Wr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[18] <= Ch2_SPR_XPRTSize_Wr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[19] <= Ch2_SPR_XPRTSize_Wr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[20] <= Ch2_SPR_XPRTSize_Wr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[21] <= Ch2_SPR_XPRTSize_Wr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[22] <= Ch2_SPR_XPRTSize_Wr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[23] <= Ch2_SPR_XPRTSize_Wr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[24] <= Ch2_SPR_XPRTSize_Wr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[25] <= Ch2_SPR_XPRTSize_Wr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[26] <= Ch2_SPR_XPRTSize_Wr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[27] <= Ch2_SPR_XPRTSize_Wr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[28] <= Ch2_SPR_XPRTSize_Wr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[29] <= Ch2_SPR_XPRTSize_Wr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[30] <= Ch2_SPR_XPRTSize_Wr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[31] <= Ch2_SPR_XPRTSize_Wr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr[32] <= <GND>
Ch2_SPR_XPRTSize_Wr[33] <= <GND>
Ch2_SPR_XPRTSize_Wr[34] <= <GND>
Ch2_SPR_XPRTSize_Wr[35] <= <GND>
Ch2_SPR_XPRTSize_Wr[36] <= <GND>
Ch2_SPR_XPRTSize_Wr[37] <= <GND>
Ch2_SPR_XPRTSize_Wr[38] <= <GND>
Ch2_SPR_XPRTSize_Wr[39] <= <GND>
Ch2_SPR_XPRTSize_Wr[40] <= <GND>
Ch2_SPR_XPRTSize_Wr[41] <= <GND>
Ch2_SPR_XPRTSize_Wr[42] <= <GND>
Ch2_SPR_XPRTSize_Wr[43] <= <GND>
Ch2_SPR_XPRTSize_Wr[44] <= <GND>
Ch2_SPR_XPRTSize_Wr[45] <= <GND>
Ch2_SPR_XPRTSize_Wr[46] <= <GND>
Ch2_SPR_XPRTSize_Wr[47] <= <GND>
Ch2_SPR_XPRTSize_Wr[48] <= <GND>
Ch2_SPR_XPRTSize_Wr[49] <= <GND>
Ch2_SPR_XPRTSize_Wr[50] <= <GND>
Ch2_SPR_XPRTSize_Wr[51] <= <GND>
Ch2_SPR_XPRTSize_Wr[52] <= <GND>
Ch2_SPR_XPRTSize_Wr[53] <= <GND>
Ch2_SPR_XPRTSize_Wr[54] <= <GND>
Ch2_SPR_XPRTSize_Wr[55] <= <GND>
Ch2_SPR_XPRTSize_Wr[56] <= <GND>
Ch2_SPR_XPRTSize_Wr[57] <= <GND>
Ch2_SPR_XPRTSize_Wr[58] <= <GND>
Ch2_SPR_XPRTSize_Wr[59] <= <GND>
Ch2_SPR_XPRTSize_Wr[60] <= <GND>
Ch2_SPR_XPRTSize_Wr[61] <= <GND>
Ch2_SPR_XPRTSize_Wr[62] <= <GND>
Ch2_SPR_XPRTSize_Wr[63] <= <GND>
Ch2_SPR_XPRTSize_Wr_en <= Ch2_SPR_XPRTSize_Wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch2_SPR_XPRTSize_Wr_en1 <= Ch2_SPR_XPRTSize_Wr_en1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[0] <= Ch3_SPR_XPRTSize_Wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[1] <= Ch3_SPR_XPRTSize_Wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[2] <= Ch3_SPR_XPRTSize_Wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[3] <= Ch3_SPR_XPRTSize_Wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[4] <= Ch3_SPR_XPRTSize_Wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[5] <= Ch3_SPR_XPRTSize_Wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[6] <= Ch3_SPR_XPRTSize_Wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[7] <= Ch3_SPR_XPRTSize_Wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[8] <= Ch3_SPR_XPRTSize_Wr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[9] <= Ch3_SPR_XPRTSize_Wr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[10] <= Ch3_SPR_XPRTSize_Wr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[11] <= Ch3_SPR_XPRTSize_Wr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[12] <= Ch3_SPR_XPRTSize_Wr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[13] <= Ch3_SPR_XPRTSize_Wr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[14] <= Ch3_SPR_XPRTSize_Wr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[15] <= Ch3_SPR_XPRTSize_Wr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[16] <= Ch3_SPR_XPRTSize_Wr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[17] <= Ch3_SPR_XPRTSize_Wr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[18] <= Ch3_SPR_XPRTSize_Wr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[19] <= Ch3_SPR_XPRTSize_Wr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[20] <= Ch3_SPR_XPRTSize_Wr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[21] <= Ch3_SPR_XPRTSize_Wr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[22] <= Ch3_SPR_XPRTSize_Wr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[23] <= Ch3_SPR_XPRTSize_Wr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[24] <= Ch3_SPR_XPRTSize_Wr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[25] <= Ch3_SPR_XPRTSize_Wr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[26] <= Ch3_SPR_XPRTSize_Wr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[27] <= Ch3_SPR_XPRTSize_Wr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[28] <= Ch3_SPR_XPRTSize_Wr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[29] <= Ch3_SPR_XPRTSize_Wr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[30] <= Ch3_SPR_XPRTSize_Wr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[31] <= Ch3_SPR_XPRTSize_Wr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr[32] <= <GND>
Ch3_SPR_XPRTSize_Wr[33] <= <GND>
Ch3_SPR_XPRTSize_Wr[34] <= <GND>
Ch3_SPR_XPRTSize_Wr[35] <= <GND>
Ch3_SPR_XPRTSize_Wr[36] <= <GND>
Ch3_SPR_XPRTSize_Wr[37] <= <GND>
Ch3_SPR_XPRTSize_Wr[38] <= <GND>
Ch3_SPR_XPRTSize_Wr[39] <= <GND>
Ch3_SPR_XPRTSize_Wr[40] <= <GND>
Ch3_SPR_XPRTSize_Wr[41] <= <GND>
Ch3_SPR_XPRTSize_Wr[42] <= <GND>
Ch3_SPR_XPRTSize_Wr[43] <= <GND>
Ch3_SPR_XPRTSize_Wr[44] <= <GND>
Ch3_SPR_XPRTSize_Wr[45] <= <GND>
Ch3_SPR_XPRTSize_Wr[46] <= <GND>
Ch3_SPR_XPRTSize_Wr[47] <= <GND>
Ch3_SPR_XPRTSize_Wr[48] <= <GND>
Ch3_SPR_XPRTSize_Wr[49] <= <GND>
Ch3_SPR_XPRTSize_Wr[50] <= <GND>
Ch3_SPR_XPRTSize_Wr[51] <= <GND>
Ch3_SPR_XPRTSize_Wr[52] <= <GND>
Ch3_SPR_XPRTSize_Wr[53] <= <GND>
Ch3_SPR_XPRTSize_Wr[54] <= <GND>
Ch3_SPR_XPRTSize_Wr[55] <= <GND>
Ch3_SPR_XPRTSize_Wr[56] <= <GND>
Ch3_SPR_XPRTSize_Wr[57] <= <GND>
Ch3_SPR_XPRTSize_Wr[58] <= <GND>
Ch3_SPR_XPRTSize_Wr[59] <= <GND>
Ch3_SPR_XPRTSize_Wr[60] <= <GND>
Ch3_SPR_XPRTSize_Wr[61] <= <GND>
Ch3_SPR_XPRTSize_Wr[62] <= <GND>
Ch3_SPR_XPRTSize_Wr[63] <= <GND>
Ch3_SPR_XPRTSize_Wr_en <= Ch3_SPR_XPRTSize_Wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ch3_SPR_XPRTSize_Wr_en1 <= Ch3_SPR_XPRTSize_Wr_en1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[0] <= dianyan_on_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[1] <= dianyan_on_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[2] <= dianyan_on_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[3] <= dianyan_on_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[4] <= dianyan_on_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[5] <= dianyan_on_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[6] <= dianyan_on_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[7] <= dianyan_on_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[8] <= dianyan_on_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[9] <= dianyan_on_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[10] <= dianyan_on_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[11] <= dianyan_on_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[12] <= dianyan_on_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[13] <= dianyan_on_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[14] <= dianyan_on_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[15] <= dianyan_on_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[16] <= dianyan_on_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[17] <= dianyan_on_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[18] <= dianyan_on_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[19] <= dianyan_on_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[20] <= dianyan_on_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[21] <= dianyan_on_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[22] <= dianyan_on_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[23] <= dianyan_on_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[24] <= dianyan_on_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[25] <= dianyan_on_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[26] <= dianyan_on_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[27] <= dianyan_on_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[28] <= dianyan_on_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[29] <= dianyan_on_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[30] <= dianyan_on_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_on_coor[31] <= dianyan_on_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[0] <= dianyan_off_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[1] <= dianyan_off_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[2] <= dianyan_off_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[3] <= dianyan_off_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[4] <= dianyan_off_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[5] <= dianyan_off_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[6] <= dianyan_off_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[7] <= dianyan_off_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[8] <= dianyan_off_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[9] <= dianyan_off_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[10] <= dianyan_off_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[11] <= dianyan_off_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[12] <= dianyan_off_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[13] <= dianyan_off_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[14] <= dianyan_off_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[15] <= dianyan_off_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[16] <= dianyan_off_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[17] <= dianyan_off_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[18] <= dianyan_off_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[19] <= dianyan_off_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[20] <= dianyan_off_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[21] <= dianyan_off_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[22] <= dianyan_off_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[23] <= dianyan_off_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[24] <= dianyan_off_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[25] <= dianyan_off_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[26] <= dianyan_off_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[27] <= dianyan_off_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[28] <= dianyan_off_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[29] <= dianyan_off_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[30] <= dianyan_off_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_off_coor[31] <= dianyan_off_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[0] <= UV_on_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[1] <= UV_on_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[2] <= UV_on_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[3] <= UV_on_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[4] <= UV_on_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[5] <= UV_on_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[6] <= UV_on_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[7] <= UV_on_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[8] <= UV_on_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[9] <= UV_on_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[10] <= UV_on_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[11] <= UV_on_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[12] <= UV_on_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[13] <= UV_on_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[14] <= UV_on_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[15] <= UV_on_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[16] <= UV_on_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[17] <= UV_on_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[18] <= UV_on_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[19] <= UV_on_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[20] <= UV_on_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[21] <= UV_on_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[22] <= UV_on_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[23] <= UV_on_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[24] <= UV_on_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[25] <= UV_on_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[26] <= UV_on_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[27] <= UV_on_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[28] <= UV_on_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[29] <= UV_on_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[30] <= UV_on_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_on_coor[31] <= UV_on_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[0] <= UV_off_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[1] <= UV_off_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[2] <= UV_off_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[3] <= UV_off_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[4] <= UV_off_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[5] <= UV_off_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[6] <= UV_off_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[7] <= UV_off_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[8] <= UV_off_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[9] <= UV_off_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[10] <= UV_off_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[11] <= UV_off_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[12] <= UV_off_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[13] <= UV_off_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[14] <= UV_off_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[15] <= UV_off_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[16] <= UV_off_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[17] <= UV_off_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[18] <= UV_off_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[19] <= UV_off_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[20] <= UV_off_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[21] <= UV_off_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[22] <= UV_off_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[23] <= UV_off_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[24] <= UV_off_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[25] <= UV_off_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[26] <= UV_off_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[27] <= UV_off_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[28] <= UV_off_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[29] <= UV_off_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[30] <= UV_off_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_off_coor[31] <= UV_off_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[0] <= UV_OFF_TIME[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[1] <= UV_OFF_TIME[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[2] <= UV_OFF_TIME[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[3] <= UV_OFF_TIME[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[4] <= UV_OFF_TIME[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[5] <= UV_OFF_TIME[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[6] <= UV_OFF_TIME[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[7] <= UV_OFF_TIME[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[8] <= UV_OFF_TIME[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[9] <= UV_OFF_TIME[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[10] <= UV_OFF_TIME[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[11] <= UV_OFF_TIME[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[12] <= UV_OFF_TIME[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[13] <= UV_OFF_TIME[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[14] <= UV_OFF_TIME[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_OFF_TIME[15] <= UV_OFF_TIME[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[0] <= UV_over_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[1] <= UV_over_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[2] <= UV_over_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[3] <= UV_over_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[4] <= UV_over_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[5] <= UV_over_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[6] <= UV_over_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[7] <= UV_over_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[8] <= UV_over_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[9] <= UV_over_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[10] <= UV_over_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[11] <= UV_over_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[12] <= UV_over_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[13] <= UV_over_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[14] <= UV_over_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[15] <= UV_over_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[16] <= UV_over_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[17] <= UV_over_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[18] <= UV_over_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[19] <= UV_over_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[20] <= UV_over_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[21] <= UV_over_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[22] <= UV_over_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[23] <= UV_over_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[24] <= UV_over_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[25] <= UV_over_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[26] <= UV_over_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[27] <= UV_over_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[28] <= UV_over_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[29] <= UV_over_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[30] <= UV_over_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_over_coor[31] <= UV_over_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[0] <= terrace_front_do_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[1] <= terrace_front_do_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[2] <= terrace_front_do_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[3] <= terrace_front_do_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[4] <= terrace_front_do_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[5] <= terrace_front_do_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[6] <= terrace_front_do_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[7] <= terrace_front_do_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[8] <= terrace_front_do_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[9] <= terrace_front_do_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[10] <= terrace_front_do_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[11] <= terrace_front_do_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[12] <= terrace_front_do_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[13] <= terrace_front_do_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[14] <= terrace_front_do_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[15] <= terrace_front_do_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[16] <= terrace_front_do_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[17] <= terrace_front_do_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[18] <= terrace_front_do_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[19] <= terrace_front_do_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[20] <= terrace_front_do_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[21] <= terrace_front_do_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[22] <= terrace_front_do_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[23] <= terrace_front_do_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[24] <= terrace_front_do_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[25] <= terrace_front_do_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[26] <= terrace_front_do_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[27] <= terrace_front_do_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[28] <= terrace_front_do_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[29] <= terrace_front_do_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[30] <= terrace_front_do_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_do_coor[31] <= terrace_front_do_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[0] <= terrace_after_do_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[1] <= terrace_after_do_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[2] <= terrace_after_do_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[3] <= terrace_after_do_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[4] <= terrace_after_do_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[5] <= terrace_after_do_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[6] <= terrace_after_do_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[7] <= terrace_after_do_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[8] <= terrace_after_do_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[9] <= terrace_after_do_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[10] <= terrace_after_do_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[11] <= terrace_after_do_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[12] <= terrace_after_do_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[13] <= terrace_after_do_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[14] <= terrace_after_do_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[15] <= terrace_after_do_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[16] <= terrace_after_do_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[17] <= terrace_after_do_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[18] <= terrace_after_do_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[19] <= terrace_after_do_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[20] <= terrace_after_do_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[21] <= terrace_after_do_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[22] <= terrace_after_do_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[23] <= terrace_after_do_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[24] <= terrace_after_do_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[25] <= terrace_after_do_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[26] <= terrace_after_do_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[27] <= terrace_after_do_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[28] <= terrace_after_do_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[29] <= terrace_after_do_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[30] <= terrace_after_do_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_do_coor[31] <= terrace_after_do_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[0] <= terrace_front_eye_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[1] <= terrace_front_eye_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[2] <= terrace_front_eye_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[3] <= terrace_front_eye_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[4] <= terrace_front_eye_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[5] <= terrace_front_eye_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[6] <= terrace_front_eye_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[7] <= terrace_front_eye_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[8] <= terrace_front_eye_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[9] <= terrace_front_eye_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[10] <= terrace_front_eye_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[11] <= terrace_front_eye_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[12] <= terrace_front_eye_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[13] <= terrace_front_eye_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[14] <= terrace_front_eye_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[15] <= terrace_front_eye_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[16] <= terrace_front_eye_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[17] <= terrace_front_eye_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[18] <= terrace_front_eye_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[19] <= terrace_front_eye_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[20] <= terrace_front_eye_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[21] <= terrace_front_eye_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[22] <= terrace_front_eye_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[23] <= terrace_front_eye_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[24] <= terrace_front_eye_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[25] <= terrace_front_eye_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[26] <= terrace_front_eye_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[27] <= terrace_front_eye_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[28] <= terrace_front_eye_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[29] <= terrace_front_eye_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[30] <= terrace_front_eye_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_front_eye_coor[31] <= terrace_front_eye_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[0] <= terrace_after_eye_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[1] <= terrace_after_eye_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[2] <= terrace_after_eye_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[3] <= terrace_after_eye_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[4] <= terrace_after_eye_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[5] <= terrace_after_eye_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[6] <= terrace_after_eye_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[7] <= terrace_after_eye_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[8] <= terrace_after_eye_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[9] <= terrace_after_eye_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[10] <= terrace_after_eye_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[11] <= terrace_after_eye_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[12] <= terrace_after_eye_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[13] <= terrace_after_eye_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[14] <= terrace_after_eye_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[15] <= terrace_after_eye_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[16] <= terrace_after_eye_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[17] <= terrace_after_eye_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[18] <= terrace_after_eye_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[19] <= terrace_after_eye_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[20] <= terrace_after_eye_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[21] <= terrace_after_eye_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[22] <= terrace_after_eye_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[23] <= terrace_after_eye_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[24] <= terrace_after_eye_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[25] <= terrace_after_eye_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[26] <= terrace_after_eye_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[27] <= terrace_after_eye_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[28] <= terrace_after_eye_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[29] <= terrace_after_eye_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[30] <= terrace_after_eye_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_after_eye_coor[31] <= terrace_after_eye_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[0] <= terrace_filter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[1] <= terrace_filter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[2] <= terrace_filter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[3] <= terrace_filter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[4] <= terrace_filter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[5] <= terrace_filter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[6] <= terrace_filter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[7] <= terrace_filter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[8] <= terrace_filter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[9] <= terrace_filter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[10] <= terrace_filter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[11] <= terrace_filter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[12] <= terrace_filter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[13] <= terrace_filter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[14] <= terrace_filter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[15] <= terrace_filter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[16] <= terrace_filter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[17] <= terrace_filter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[18] <= terrace_filter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[19] <= terrace_filter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[20] <= terrace_filter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[21] <= terrace_filter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[22] <= terrace_filter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[23] <= terrace_filter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[24] <= terrace_filter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[25] <= terrace_filter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[26] <= terrace_filter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[27] <= terrace_filter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[28] <= terrace_filter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[29] <= terrace_filter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[30] <= terrace_filter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_filter[31] <= terrace_filter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[0] <= terrace_eye_coor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[1] <= terrace_eye_coor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[2] <= terrace_eye_coor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[3] <= terrace_eye_coor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[4] <= terrace_eye_coor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[5] <= terrace_eye_coor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[6] <= terrace_eye_coor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[7] <= terrace_eye_coor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[8] <= terrace_eye_coor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[9] <= terrace_eye_coor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[10] <= terrace_eye_coor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[11] <= terrace_eye_coor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[12] <= terrace_eye_coor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[13] <= terrace_eye_coor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[14] <= terrace_eye_coor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[15] <= terrace_eye_coor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[16] <= terrace_eye_coor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[17] <= terrace_eye_coor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[18] <= terrace_eye_coor[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[19] <= terrace_eye_coor[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[20] <= terrace_eye_coor[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[21] <= terrace_eye_coor[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[22] <= terrace_eye_coor[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[23] <= terrace_eye_coor[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[24] <= terrace_eye_coor[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[25] <= terrace_eye_coor[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[26] <= terrace_eye_coor[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[27] <= terrace_eye_coor[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[28] <= terrace_eye_coor[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[29] <= terrace_eye_coor[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[30] <= terrace_eye_coor[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_coor[31] <= terrace_eye_coor[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR_XRawCoor[0] => Mux16.IN242
SPR_XRawCoor[1] => Mux15.IN242
SPR_XRawCoor[2] => Mux14.IN242
SPR_XRawCoor[3] => Mux13.IN238
SPR_XRawCoor[4] => Mux12.IN241
SPR_XRawCoor[5] => Mux11.IN241
SPR_XRawCoor[6] => Mux10.IN241
SPR_XRawCoor[7] => Mux9.IN241
SPR_XRawCoor[8] => Mux8.IN245
SPR_XRawCoor[9] => Mux7.IN245
SPR_XRawCoor[10] => Mux6.IN244
SPR_XRawCoor[11] => Mux5.IN244
SPR_XRawCoor[12] => Mux4.IN243
SPR_XRawCoor[13] => Mux3.IN243
SPR_XRawCoor[14] => Mux2.IN243
SPR_XRawCoor[15] => Mux1.IN243
SPR_XRawCoor[16] => Mux16.IN241
SPR_XRawCoor[17] => Mux15.IN241
SPR_XRawCoor[18] => Mux14.IN241
SPR_XRawCoor[19] => Mux13.IN237
SPR_XRawCoor[20] => Mux12.IN240
SPR_XRawCoor[21] => Mux11.IN240
SPR_XRawCoor[22] => Mux10.IN240
SPR_XRawCoor[23] => Mux9.IN240
SPR_XRawCoor[24] => Mux8.IN244
SPR_XRawCoor[25] => Mux7.IN244
SPR_XRawCoor[26] => Mux6.IN243
SPR_XRawCoor[27] => Mux5.IN243
SPR_XRawCoor[28] => Mux4.IN242
SPR_XRawCoor[29] => Mux3.IN242
SPR_XRawCoor[30] => Mux2.IN242
SPR_XRawCoor[31] => Mux1.IN242
SPR_XRawCoor[32] => Mux16.IN240
SPR_XRawCoor[33] => Mux15.IN240
SPR_XRawCoor[34] => Mux14.IN240
SPR_XRawCoor[35] => Mux13.IN236
SPR_XRawCoor[36] => Mux12.IN239
SPR_XRawCoor[37] => Mux11.IN239
SPR_XRawCoor[38] => Mux10.IN239
SPR_XRawCoor[39] => Mux9.IN239
SPR_XRawCoor[40] => Mux8.IN243
SPR_XRawCoor[41] => Mux7.IN243
SPR_XRawCoor[42] => Mux6.IN242
SPR_XRawCoor[43] => Mux5.IN242
SPR_XRawCoor[44] => Mux4.IN241
SPR_XRawCoor[45] => Mux3.IN241
SPR_XRawCoor[46] => Mux2.IN241
SPR_XRawCoor[47] => Mux1.IN241
SPR_XRawCoor[48] => Mux16.IN239
SPR_XRawCoor[49] => Mux15.IN239
SPR_XRawCoor[50] => Mux14.IN239
SPR_XRawCoor[51] => Mux13.IN235
SPR_XRawCoor[52] => Mux12.IN238
SPR_XRawCoor[53] => Mux11.IN238
SPR_XRawCoor[54] => Mux10.IN238
SPR_XRawCoor[55] => Mux9.IN238
SPR_XRawCoor[56] => Mux8.IN242
SPR_XRawCoor[57] => Mux7.IN242
SPR_XRawCoor[58] => Mux6.IN241
SPR_XRawCoor[59] => Mux5.IN241
SPR_XRawCoor[60] => Mux4.IN240
SPR_XRawCoor[61] => Mux3.IN240
SPR_XRawCoor[62] => Mux2.IN240
SPR_XRawCoor[63] => Mux1.IN240
valid_edge1 => Mux13.IN239
empty_error1 => Mux14.IN243
PD1FIFO_empty => Mux15.IN243
PD1FIFO_alfull => Mux16.IN243
discard1_cnt[0] => Mux16.IN244
discard1_cnt[1] => Mux15.IN244
discard1_cnt[2] => Mux14.IN244
discard1_cnt[3] => Mux13.IN240
discard1_cnt[4] => Mux12.IN242
discard1_cnt[5] => Mux11.IN242
discard1_cnt[6] => Mux10.IN242
discard1_cnt[7] => Mux9.IN242
valid_edge2 => Mux13.IN241
empty_error2 => Mux14.IN245
PD2FIFO_empty => Mux15.IN245
PD2FIFO_alfull => Mux16.IN245
discard2_cnt[0] => Mux16.IN246
discard2_cnt[1] => Mux15.IN246
discard2_cnt[2] => Mux14.IN246
discard2_cnt[3] => Mux13.IN242
discard2_cnt[4] => Mux12.IN243
discard2_cnt[5] => Mux11.IN243
discard2_cnt[6] => Mux10.IN243
discard2_cnt[7] => Mux9.IN243
valid_edge3 => Mux13.IN243
empty_error3 => ~NO_FANOUT~
PD3FIFO_empty => ~NO_FANOUT~
PD3FIFO_alfull => ~NO_FANOUT~
discard3_cnt[0] => Mux16.IN247
discard3_cnt[1] => Mux15.IN247
discard3_cnt[2] => Mux14.IN247
discard3_cnt[3] => Mux13.IN244
discard3_cnt[4] => Mux12.IN244
discard3_cnt[5] => Mux11.IN244
discard3_cnt[6] => Mux10.IN244
discard3_cnt[7] => Mux9.IN244
sensor_4b5b_cnt1[0] => Mux16.IN248
sensor_4b5b_cnt1[1] => Mux15.IN248
sensor_4b5b_cnt1[2] => Mux14.IN248
sensor_4b5b_cnt1[3] => Mux13.IN245
sensor_4b5b_cnt1[4] => Mux12.IN245
sensor_4b5b_cnt1[5] => Mux11.IN245
sensor_4b5b_cnt1[6] => Mux10.IN245
sensor_4b5b_cnt1[7] => Mux9.IN245
sensor_4b5b_cnt1[8] => Mux8.IN246
sensor_4b5b_cnt1[9] => Mux7.IN246
sensor_4b5b_cnt1[10] => Mux6.IN245
sensor_4b5b_cnt1[11] => Mux5.IN245
sensor_4b5b_cnt1[12] => Mux4.IN244
sensor_4b5b_cnt1[13] => Mux3.IN244
sensor_4b5b_cnt1[14] => Mux2.IN244
sensor_4b5b_cnt1[15] => Mux1.IN244
sensor_4b5b_cnt2[0] => Mux16.IN249
sensor_4b5b_cnt2[1] => Mux15.IN249
sensor_4b5b_cnt2[2] => Mux14.IN249
sensor_4b5b_cnt2[3] => Mux13.IN246
sensor_4b5b_cnt2[4] => Mux12.IN246
sensor_4b5b_cnt2[5] => Mux11.IN246
sensor_4b5b_cnt2[6] => Mux10.IN246
sensor_4b5b_cnt2[7] => Mux9.IN246
sensor_4b5b_cnt2[8] => Mux8.IN247
sensor_4b5b_cnt2[9] => Mux7.IN247
sensor_4b5b_cnt2[10] => Mux6.IN246
sensor_4b5b_cnt2[11] => Mux5.IN246
sensor_4b5b_cnt2[12] => Mux4.IN245
sensor_4b5b_cnt2[13] => Mux3.IN245
sensor_4b5b_cnt2[14] => Mux2.IN245
sensor_4b5b_cnt2[15] => Mux1.IN245
sensor_4b5b_cnt3[0] => Mux16.IN250
sensor_4b5b_cnt3[1] => Mux15.IN250
sensor_4b5b_cnt3[2] => Mux14.IN250
sensor_4b5b_cnt3[3] => Mux13.IN247
sensor_4b5b_cnt3[4] => Mux12.IN247
sensor_4b5b_cnt3[5] => Mux11.IN247
sensor_4b5b_cnt3[6] => Mux10.IN247
sensor_4b5b_cnt3[7] => Mux9.IN247
sensor_4b5b_cnt3[8] => Mux8.IN248
sensor_4b5b_cnt3[9] => Mux7.IN248
sensor_4b5b_cnt3[10] => Mux6.IN247
sensor_4b5b_cnt3[11] => Mux5.IN247
sensor_4b5b_cnt3[12] => Mux4.IN246
sensor_4b5b_cnt3[13] => Mux3.IN246
sensor_4b5b_cnt3[14] => Mux2.IN246
sensor_4b5b_cnt3[15] => Mux1.IN246
label_signal_1 => Mux5.IN248
label_signal_2 => Mux6.IN248
dianyan_en1 => Mux7.IN249
dianyan_en2 => Mux8.IN249
terrace_signal => Mux9.IN248
terrace_en => Mux10.IN248
UV_en => Mux11.IN248
dianyan_en => Mux12.IN248
control_condition[0] => Mux16.IN251
control_condition[1] => Mux15.IN251
control_condition[2] => Mux14.IN251
control_condition[3] => Mux13.IN248
terrace_eye_num[0] => Mux16.IN253
terrace_eye_num[1] => Mux15.IN253
terrace_eye_num[2] => Mux14.IN253
terrace_eye_num[3] => Mux13.IN250
terrace_eye_num[4] => Mux12.IN250
terrace_eye_num[5] => Mux11.IN250
terrace_eye_num[6] => Mux10.IN250
terrace_eye_num[7] => Mux9.IN250
terrace_eye_num[8] => Mux8.IN251
terrace_eye_num[9] => Mux7.IN251
terrace_eye_num[10] => Mux6.IN250
terrace_eye_num[11] => Mux5.IN250
terrace_eye_num[12] => Mux4.IN248
terrace_eye_num[13] => Mux3.IN248
terrace_eye_num[14] => Mux2.IN248
terrace_eye_num[15] => Mux1.IN248
terrace_eye_num[16] => Mux16.IN252
terrace_eye_num[17] => Mux15.IN252
terrace_eye_num[18] => Mux14.IN252
terrace_eye_num[19] => Mux13.IN249
terrace_eye_num[20] => Mux12.IN249
terrace_eye_num[21] => Mux11.IN249
terrace_eye_num[22] => Mux10.IN249
terrace_eye_num[23] => Mux9.IN249
terrace_eye_num[24] => Mux8.IN250
terrace_eye_num[25] => Mux7.IN250
terrace_eye_num[26] => Mux6.IN249
terrace_eye_num[27] => Mux5.IN249
terrace_eye_num[28] => Mux4.IN247
terrace_eye_num[29] => Mux3.IN247
terrace_eye_num[30] => Mux2.IN247
terrace_eye_num[31] => Mux1.IN247
terrace_eye_count[0] => Mux16.IN255
terrace_eye_count[1] => Mux15.IN255
terrace_eye_count[2] => Mux14.IN255
terrace_eye_count[3] => Mux13.IN252
terrace_eye_count[4] => Mux12.IN252
terrace_eye_count[5] => Mux11.IN252
terrace_eye_count[6] => Mux10.IN252
terrace_eye_count[7] => Mux9.IN252
terrace_eye_count[8] => Mux8.IN253
terrace_eye_count[9] => Mux7.IN253
terrace_eye_count[10] => Mux6.IN252
terrace_eye_count[11] => Mux5.IN252
terrace_eye_count[12] => Mux4.IN250
terrace_eye_count[13] => Mux3.IN250
terrace_eye_count[14] => Mux2.IN250
terrace_eye_count[15] => Mux1.IN250
terrace_eye_count[16] => Mux16.IN254
terrace_eye_count[17] => Mux15.IN254
terrace_eye_count[18] => Mux14.IN254
terrace_eye_count[19] => Mux13.IN251
terrace_eye_count[20] => Mux12.IN251
terrace_eye_count[21] => Mux11.IN251
terrace_eye_count[22] => Mux10.IN251
terrace_eye_count[23] => Mux9.IN251
terrace_eye_count[24] => Mux8.IN252
terrace_eye_count[25] => Mux7.IN252
terrace_eye_count[26] => Mux6.IN251
terrace_eye_count[27] => Mux5.IN251
terrace_eye_count[28] => Mux4.IN249
terrace_eye_count[29] => Mux3.IN249
terrace_eye_count[30] => Mux2.IN249
terrace_eye_count[31] => Mux1.IN249
dianyan_sign_clr <= dianyan_sign_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst
nRST => gen_encoder_A.OUTPUTSELECT
nRST => gen_encoder_B.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
nRST => gen_encoder_cnt.OUTPUTSELECT
clk => gen_encoder_cnt[0].CLK
clk => gen_encoder_cnt[1].CLK
clk => gen_encoder_cnt[2].CLK
clk => gen_encoder_cnt[3].CLK
clk => gen_encoder_cnt[4].CLK
clk => gen_encoder_cnt[5].CLK
clk => gen_encoder_cnt[6].CLK
clk => gen_encoder_cnt[7].CLK
clk => gen_encoder_cnt[8].CLK
clk => gen_encoder_cnt[9].CLK
clk => gen_encoder_cnt[10].CLK
clk => gen_encoder_cnt[11].CLK
clk => gen_encoder_cnt[12].CLK
clk => gen_encoder_cnt[13].CLK
clk => gen_encoder_cnt[14].CLK
clk => gen_encoder_cnt[15].CLK
clk => gen_encoder_B~reg0.CLK
clk => gen_encoder_A~reg0.CLK
gen_en_encoder => ~NO_FANOUT~
encoder_1of4[0] => LessThan0.IN16
encoder_1of4[0] => LessThan1.IN16
encoder_1of4[0] => LessThan2.IN16
encoder_1of4[0] => LessThan3.IN16
encoder_1of4[0] => Add0.IN30
encoder_1of4[0] => LessThan4.IN16
encoder_1of4[0] => LessThan5.IN16
encoder_1of4[0] => LessThan6.IN16
encoder_1of4[1] => LessThan0.IN15
encoder_1of4[1] => LessThan1.IN15
encoder_1of4[1] => LessThan2.IN15
encoder_1of4[1] => LessThan3.IN15
encoder_1of4[1] => Add0.IN28
encoder_1of4[1] => Add0.IN29
encoder_1of4[1] => LessThan6.IN15
encoder_1of4[2] => LessThan0.IN14
encoder_1of4[2] => LessThan1.IN14
encoder_1of4[2] => LessThan2.IN14
encoder_1of4[2] => LessThan3.IN14
encoder_1of4[2] => Add0.IN26
encoder_1of4[2] => Add0.IN27
encoder_1of4[2] => LessThan6.IN14
encoder_1of4[3] => LessThan0.IN13
encoder_1of4[3] => LessThan1.IN13
encoder_1of4[3] => LessThan2.IN13
encoder_1of4[3] => LessThan3.IN13
encoder_1of4[3] => Add0.IN24
encoder_1of4[3] => Add0.IN25
encoder_1of4[3] => LessThan6.IN13
encoder_1of4[4] => LessThan0.IN12
encoder_1of4[4] => LessThan1.IN12
encoder_1of4[4] => LessThan2.IN12
encoder_1of4[4] => LessThan3.IN12
encoder_1of4[4] => Add0.IN22
encoder_1of4[4] => Add0.IN23
encoder_1of4[4] => LessThan6.IN12
encoder_1of4[5] => LessThan0.IN11
encoder_1of4[5] => LessThan1.IN11
encoder_1of4[5] => LessThan2.IN11
encoder_1of4[5] => LessThan3.IN11
encoder_1of4[5] => Add0.IN20
encoder_1of4[5] => Add0.IN21
encoder_1of4[5] => LessThan6.IN11
encoder_1of4[6] => LessThan0.IN10
encoder_1of4[6] => LessThan1.IN10
encoder_1of4[6] => LessThan2.IN10
encoder_1of4[6] => LessThan3.IN10
encoder_1of4[6] => Add0.IN18
encoder_1of4[6] => Add0.IN19
encoder_1of4[6] => LessThan6.IN10
encoder_1of4[7] => LessThan0.IN9
encoder_1of4[7] => LessThan1.IN9
encoder_1of4[7] => LessThan2.IN9
encoder_1of4[7] => LessThan3.IN9
encoder_1of4[7] => Add0.IN16
encoder_1of4[7] => Add0.IN17
encoder_1of4[7] => LessThan6.IN9
encoder_1of4[8] => LessThan0.IN8
encoder_1of4[8] => LessThan1.IN8
encoder_1of4[8] => LessThan2.IN8
encoder_1of4[8] => LessThan3.IN8
encoder_1of4[8] => Add0.IN14
encoder_1of4[8] => Add0.IN15
encoder_1of4[8] => LessThan6.IN8
encoder_1of4[9] => LessThan0.IN7
encoder_1of4[9] => LessThan1.IN7
encoder_1of4[9] => LessThan2.IN7
encoder_1of4[9] => LessThan3.IN7
encoder_1of4[9] => Add0.IN12
encoder_1of4[9] => Add0.IN13
encoder_1of4[9] => LessThan6.IN7
encoder_1of4[10] => LessThan0.IN6
encoder_1of4[10] => LessThan1.IN6
encoder_1of4[10] => LessThan2.IN6
encoder_1of4[10] => LessThan3.IN6
encoder_1of4[10] => Add0.IN10
encoder_1of4[10] => Add0.IN11
encoder_1of4[10] => LessThan6.IN6
encoder_1of4[11] => LessThan0.IN5
encoder_1of4[11] => LessThan1.IN5
encoder_1of4[11] => LessThan2.IN5
encoder_1of4[11] => LessThan3.IN5
encoder_1of4[11] => Add0.IN8
encoder_1of4[11] => Add0.IN9
encoder_1of4[11] => LessThan6.IN5
encoder_1of4[12] => LessThan0.IN4
encoder_1of4[12] => LessThan1.IN4
encoder_1of4[12] => LessThan2.IN4
encoder_1of4[12] => LessThan3.IN4
encoder_1of4[12] => Add0.IN6
encoder_1of4[12] => Add0.IN7
encoder_1of4[12] => LessThan6.IN4
encoder_1of4[13] => LessThan0.IN3
encoder_1of4[13] => LessThan1.IN3
encoder_1of4[13] => LessThan2.IN3
encoder_1of4[13] => LessThan3.IN3
encoder_1of4[13] => Add0.IN4
encoder_1of4[13] => Add0.IN5
encoder_1of4[13] => LessThan6.IN3
encoder_1of4[14] => LessThan0.IN2
encoder_1of4[14] => LessThan1.IN2
encoder_1of4[14] => LessThan2.IN2
encoder_1of4[14] => LessThan3.IN2
encoder_1of4[14] => Add0.IN2
encoder_1of4[14] => Add0.IN3
encoder_1of4[15] => LessThan0.IN1
encoder_1of4[15] => LessThan1.IN1
encoder_1of4[15] => Add0.IN1
gen_encoder_A <= gen_encoder_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_encoder_B <= gen_encoder_B~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst
nRESET => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.nRESET
nRESET => EN1_X_2B_t.ACLR
nRESET => EN1_X_2A_t.ACLR
clk_sys => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.clk_sys
clk_sys => X_Raw_B_Filted_port~reg0.CLK
clk_sys => X_Raw_A_Filted_port~reg0.CLK
clk_sys => EN1_X_2B_t.CLK
clk_sys => EN1_X_2A_t.CLK
EN1_X_2A => EN1_X_2A_t.DATAB
EN1_X_2A => EN1_X_2B_t.DATAA
EN1_X_2B => EN1_X_2A_t.DATAA
EN1_X_2B => EN1_X_2B_t.DATAB
gen_encoder_A => EN1_X_2A_t.DATAB
gen_encoder_A => EN1_X_2B_t.DATAA
gen_encoder_B => EN1_X_2A_t.DATAA
gen_encoder_B => EN1_X_2B_t.DATAB
gen_en_encoder => EN1_X_2A_t.OUTPUTSELECT
gen_en_encoder => EN1_X_2B_t.OUTPUTSELECT
select_swap => EN1_X_2A_t.OUTPUTSELECT
select_swap => EN1_X_2B_t.OUTPUTSELECT
select_swap => EN1_X_2A_t.OUTPUTSELECT
select_swap => EN1_X_2B_t.OUTPUTSELECT
filter_delay_encoder_en => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_encoder_en
filter_delay_time_encoder[0] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[0]
filter_delay_time_encoder[1] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[1]
filter_delay_time_encoder[2] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[2]
filter_delay_time_encoder[3] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[3]
filter_delay_time_encoder[4] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[4]
filter_delay_time_encoder[5] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[5]
filter_delay_time_encoder[6] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[6]
filter_delay_time_encoder[7] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[7]
filter_delay_time_encoder[8] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[8]
filter_delay_time_encoder[9] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[9]
filter_delay_time_encoder[10] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[10]
filter_delay_time_encoder[11] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[11]
filter_delay_time_encoder[12] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[12]
filter_delay_time_encoder[13] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[13]
filter_delay_time_encoder[14] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[14]
filter_delay_time_encoder[15] => EncoderNoiseFilter:EncoderNoiseFilter_X_Raw.filter_delay_time[15]
multiplication[0] => ~NO_FANOUT~
multiplication[1] => ~NO_FANOUT~
multiplication[2] => ~NO_FANOUT~
multiplication[3] => ~NO_FANOUT~
multiplication[4] => ~NO_FANOUT~
multiplication[5] => ~NO_FANOUT~
multiplication[6] => ~NO_FANOUT~
multiplication[7] => ~NO_FANOUT~
X_Raw_A_Filted_port <= X_Raw_A_Filted_port~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Raw_B_Filted_port <= X_Raw_B_Filted_port~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw
Encoder_A => A_Cache1.DATAIN
Encoder_B => B_Cache1.DATAIN
filter_delay_time[0] => LessThan1.IN16
filter_delay_time[0] => LessThan3.IN16
filter_delay_time[1] => LessThan1.IN15
filter_delay_time[1] => LessThan3.IN15
filter_delay_time[2] => LessThan1.IN14
filter_delay_time[2] => LessThan3.IN14
filter_delay_time[3] => LessThan1.IN13
filter_delay_time[3] => LessThan3.IN13
filter_delay_time[4] => LessThan1.IN12
filter_delay_time[4] => LessThan3.IN12
filter_delay_time[5] => LessThan1.IN11
filter_delay_time[5] => LessThan3.IN11
filter_delay_time[6] => LessThan1.IN10
filter_delay_time[6] => LessThan3.IN10
filter_delay_time[7] => LessThan1.IN9
filter_delay_time[7] => LessThan3.IN9
filter_delay_time[8] => LessThan1.IN8
filter_delay_time[8] => LessThan3.IN8
filter_delay_time[9] => LessThan1.IN7
filter_delay_time[9] => LessThan3.IN7
filter_delay_time[10] => LessThan1.IN6
filter_delay_time[10] => LessThan3.IN6
filter_delay_time[11] => LessThan1.IN5
filter_delay_time[11] => LessThan3.IN5
filter_delay_time[12] => LessThan1.IN4
filter_delay_time[12] => LessThan3.IN4
filter_delay_time[13] => LessThan1.IN3
filter_delay_time[13] => LessThan3.IN3
filter_delay_time[14] => LessThan1.IN2
filter_delay_time[14] => LessThan3.IN2
filter_delay_time[15] => LessThan1.IN1
filter_delay_time[15] => LessThan3.IN1
filter_delay_encoder_en => A_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => A_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => A_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => A_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => NoiseFltCounter_A_aclr.OUTPUTSELECT
filter_delay_encoder_en => NoiseFltCounter_A_clk_en.OUTPUTSELECT
filter_delay_encoder_en => Encoder_A_Filted.OUTPUTSELECT
filter_delay_encoder_en => B_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => B_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => B_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => B_Filter_MS.OUTPUTSELECT
filter_delay_encoder_en => NoiseFltCounter_B_aclr.OUTPUTSELECT
filter_delay_encoder_en => NoiseFltCounter_B_clk_en.OUTPUTSELECT
filter_delay_encoder_en => Encoder_B_Filted.OUTPUTSELECT
filter_delay_encoder_en => Locked.OUTPUTSELECT
nRESET => NoiseFltCounter_A_aclr.OUTPUTSELECT
nRESET => NoiseFltCounter_A_clk_en.OUTPUTSELECT
nRESET => A_Filter_MS.OUTPUTSELECT
nRESET => A_Filter_MS.OUTPUTSELECT
nRESET => A_Filter_MS.OUTPUTSELECT
nRESET => A_Filter_MS.OUTPUTSELECT
nRESET => Encoder_A_Filted.OUTPUTSELECT
nRESET => NoiseFltCounter_B_aclr.OUTPUTSELECT
nRESET => NoiseFltCounter_B_clk_en.OUTPUTSELECT
nRESET => B_Filter_MS.OUTPUTSELECT
nRESET => B_Filter_MS.OUTPUTSELECT
nRESET => B_Filter_MS.OUTPUTSELECT
nRESET => B_Filter_MS.OUTPUTSELECT
nRESET => Encoder_B_Filted.OUTPUTSELECT
nRESET => Locked~reg0.ACLR
nRESET => B_Last.ACLR
nRESET => A_Last.ACLR
nRESET => B.ACLR
nRESET => A.ACLR
nRESET => B_Cache1.ACLR
nRESET => A_Cache1.ACLR
clk_sys => NoiseFltCounter:NoiseFltCounter_A_inst.clock
clk_sys => Locked~reg0.CLK
clk_sys => Encoder_B_Filted~reg0.CLK
clk_sys => B_Filter_MS[0].CLK
clk_sys => B_Filter_MS[1].CLK
clk_sys => B_Filter_MS[2].CLK
clk_sys => B_Filter_MS[3].CLK
clk_sys => NoiseFltCounter_B_clk_en.CLK
clk_sys => NoiseFltCounter_B_aclr.CLK
clk_sys => Encoder_A_Filted~reg0.CLK
clk_sys => A_Filter_MS[0].CLK
clk_sys => A_Filter_MS[1].CLK
clk_sys => A_Filter_MS[2].CLK
clk_sys => A_Filter_MS[3].CLK
clk_sys => NoiseFltCounter_A_clk_en.CLK
clk_sys => NoiseFltCounter_A_aclr.CLK
clk_sys => B_Last.CLK
clk_sys => A_Last.CLK
clk_sys => B.CLK
clk_sys => A.CLK
clk_sys => B_Cache1.CLK
clk_sys => A_Cache1.CLK
clk_sys => NoiseFltCounter:NoiseFltCounter_B_inst.clock
Encoder_A_Filted <= Encoder_A_Filted~reg0.DB_MAX_OUTPUT_PORT_TYPE
Encoder_B_Filted <= Encoder_B_Filted~reg0.DB_MAX_OUTPUT_PORT_TYPE
Locked <= Locked~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst
aclr => lpm_counter:LPM_COUNTER_component.aclr
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component
clock => cntr_bti:auto_generated.clock
clk_en => cntr_bti:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_bti:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bti:auto_generated.q[0]
q[1] <= cntr_bti:auto_generated.q[1]
q[2] <= cntr_bti:auto_generated.q[2]
q[3] <= cntr_bti:auto_generated.q[3]
q[4] <= cntr_bti:auto_generated.q[4]
q[5] <= cntr_bti:auto_generated.q[5]
q[6] <= cntr_bti:auto_generated.q[6]
q[7] <= cntr_bti:auto_generated.q[7]
q[8] <= cntr_bti:auto_generated.q[8]
q[9] <= cntr_bti:auto_generated.q[9]
q[10] <= cntr_bti:auto_generated.q[10]
q[11] <= cntr_bti:auto_generated.q[11]
q[12] <= cntr_bti:auto_generated.q[12]
q[13] <= cntr_bti:auto_generated.q[13]
q[14] <= cntr_bti:auto_generated.q[14]
q[15] <= cntr_bti:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated
aclr => counter_reg_bit[15].IN0
clk_en => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst
aclr => lpm_counter:LPM_COUNTER_component.aclr
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component
clock => cntr_bti:auto_generated.clock
clk_en => cntr_bti:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_bti:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bti:auto_generated.q[0]
q[1] <= cntr_bti:auto_generated.q[1]
q[2] <= cntr_bti:auto_generated.q[2]
q[3] <= cntr_bti:auto_generated.q[3]
q[4] <= cntr_bti:auto_generated.q[4]
q[5] <= cntr_bti:auto_generated.q[5]
q[6] <= cntr_bti:auto_generated.q[6]
q[7] <= cntr_bti:auto_generated.q[7]
q[8] <= cntr_bti:auto_generated.q[8]
q[9] <= cntr_bti:auto_generated.q[9]
q[10] <= cntr_bti:auto_generated.q[10]
q[11] <= cntr_bti:auto_generated.q[11]
q[12] <= cntr_bti:auto_generated.q[12]
q[13] <= cntr_bti:auto_generated.q[13]
q[14] <= cntr_bti:auto_generated.q[14]
q[15] <= cntr_bti:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated
aclr => counter_reg_bit[15].IN0
clk_en => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|CoorGen:CoorGen_inst
nReset => pass_dir1.ACLR
nReset => Dec.ACLR
nReset => Add.ACLR
nReset => Coor[0].ACLR
nReset => Coor[1].ACLR
nReset => Coor[2].ACLR
nReset => Coor[3].ACLR
nReset => Coor[4].ACLR
nReset => Coor[5].ACLR
nReset => Coor[6].ACLR
nReset => Coor[7].ACLR
nReset => Coor[8].ACLR
nReset => Coor[9].ACLR
nReset => Coor[10].ACLR
nReset => Coor[11].ACLR
nReset => Coor[12].ACLR
nReset => Coor[13].ACLR
nReset => Coor[14].ACLR
nReset => Coor[15].ACLR
nReset => Coor[16].ACLR
nReset => Coor[17].ACLR
nReset => Coor[18].ACLR
nReset => Coor[19].ACLR
nReset => Coor[20].ACLR
nReset => Coor[21].ACLR
nReset => Coor[22].ACLR
nReset => Coor[23].ACLR
nReset => Coor[24].ACLR
nReset => Coor[25].ACLR
nReset => Coor[26].ACLR
nReset => Coor[27].ACLR
nReset => Coor[28].ACLR
nReset => Coor[29].ACLR
nReset => Coor[30].ACLR
nReset => Coor[31].ACLR
nReset => Coor[32].ACLR
nReset => Coor[33].ACLR
nReset => Coor[34].ACLR
nReset => Coor[35].ACLR
nReset => Coor[36].ACLR
nReset => Coor[37].ACLR
nReset => Coor[38].ACLR
nReset => Coor[39].ACLR
nReset => Coor[40].ACLR
nReset => Coor[41].ACLR
nReset => Coor[42].ACLR
nReset => Coor[43].ACLR
nReset => Coor[44].ACLR
nReset => Coor[45].ACLR
nReset => Coor[46].ACLR
nReset => Coor[47].ACLR
nReset => Coor[48].ACLR
nReset => Coor[49].ACLR
nReset => Coor[50].ACLR
nReset => Coor[51].ACLR
nReset => Coor[52].ACLR
nReset => Coor[53].ACLR
nReset => Coor[54].ACLR
nReset => Coor[55].ACLR
nReset => Coor[56].ACLR
nReset => Coor[57].ACLR
nReset => Coor[58].ACLR
nReset => Coor[59].ACLR
nReset => Coor[60].ACLR
nReset => Coor[61].ACLR
nReset => Coor[62].ACLR
nReset => Coor[63].PRESET
nReset => Encoder_B_L.ENA
nReset => Encoder_A_L.ENA
clk_sys => Encoder_B_L.CLK
clk_sys => Encoder_A_L.CLK
clk_sys => pass_dir1.CLK
clk_sys => Dec.CLK
clk_sys => Add.CLK
clk_sys => Coor[0].CLK
clk_sys => Coor[1].CLK
clk_sys => Coor[2].CLK
clk_sys => Coor[3].CLK
clk_sys => Coor[4].CLK
clk_sys => Coor[5].CLK
clk_sys => Coor[6].CLK
clk_sys => Coor[7].CLK
clk_sys => Coor[8].CLK
clk_sys => Coor[9].CLK
clk_sys => Coor[10].CLK
clk_sys => Coor[11].CLK
clk_sys => Coor[12].CLK
clk_sys => Coor[13].CLK
clk_sys => Coor[14].CLK
clk_sys => Coor[15].CLK
clk_sys => Coor[16].CLK
clk_sys => Coor[17].CLK
clk_sys => Coor[18].CLK
clk_sys => Coor[19].CLK
clk_sys => Coor[20].CLK
clk_sys => Coor[21].CLK
clk_sys => Coor[22].CLK
clk_sys => Coor[23].CLK
clk_sys => Coor[24].CLK
clk_sys => Coor[25].CLK
clk_sys => Coor[26].CLK
clk_sys => Coor[27].CLK
clk_sys => Coor[28].CLK
clk_sys => Coor[29].CLK
clk_sys => Coor[30].CLK
clk_sys => Coor[31].CLK
clk_sys => Coor[32].CLK
clk_sys => Coor[33].CLK
clk_sys => Coor[34].CLK
clk_sys => Coor[35].CLK
clk_sys => Coor[36].CLK
clk_sys => Coor[37].CLK
clk_sys => Coor[38].CLK
clk_sys => Coor[39].CLK
clk_sys => Coor[40].CLK
clk_sys => Coor[41].CLK
clk_sys => Coor[42].CLK
clk_sys => Coor[43].CLK
clk_sys => Coor[44].CLK
clk_sys => Coor[45].CLK
clk_sys => Coor[46].CLK
clk_sys => Coor[47].CLK
clk_sys => Coor[48].CLK
clk_sys => Coor[49].CLK
clk_sys => Coor[50].CLK
clk_sys => Coor[51].CLK
clk_sys => Coor[52].CLK
clk_sys => Coor[53].CLK
clk_sys => Coor[54].CLK
clk_sys => Coor[55].CLK
clk_sys => Coor[56].CLK
clk_sys => Coor[57].CLK
clk_sys => Coor[58].CLK
clk_sys => Coor[59].CLK
clk_sys => Coor[60].CLK
clk_sys => Coor[61].CLK
clk_sys => Coor[62].CLK
clk_sys => Coor[63].CLK
clk_sys => pass_dir1_r2.CLK
clk_sys => pass_dir1_r1.CLK
clk_sys => Coor_r2[0].CLK
clk_sys => Coor_r2[1].CLK
clk_sys => Coor_r2[2].CLK
clk_sys => Coor_r2[3].CLK
clk_sys => Coor_r2[4].CLK
clk_sys => Coor_r2[5].CLK
clk_sys => Coor_r2[6].CLK
clk_sys => Coor_r2[7].CLK
clk_sys => Coor_r2[8].CLK
clk_sys => Coor_r2[9].CLK
clk_sys => Coor_r2[10].CLK
clk_sys => Coor_r2[11].CLK
clk_sys => Coor_r2[12].CLK
clk_sys => Coor_r2[13].CLK
clk_sys => Coor_r2[14].CLK
clk_sys => Coor_r2[15].CLK
clk_sys => Coor_r2[16].CLK
clk_sys => Coor_r2[17].CLK
clk_sys => Coor_r2[18].CLK
clk_sys => Coor_r2[19].CLK
clk_sys => Coor_r2[20].CLK
clk_sys => Coor_r2[21].CLK
clk_sys => Coor_r2[22].CLK
clk_sys => Coor_r2[23].CLK
clk_sys => Coor_r2[24].CLK
clk_sys => Coor_r2[25].CLK
clk_sys => Coor_r2[26].CLK
clk_sys => Coor_r2[27].CLK
clk_sys => Coor_r2[28].CLK
clk_sys => Coor_r2[29].CLK
clk_sys => Coor_r2[30].CLK
clk_sys => Coor_r2[31].CLK
clk_sys => Coor_r2[32].CLK
clk_sys => Coor_r2[33].CLK
clk_sys => Coor_r2[34].CLK
clk_sys => Coor_r2[35].CLK
clk_sys => Coor_r2[36].CLK
clk_sys => Coor_r2[37].CLK
clk_sys => Coor_r2[38].CLK
clk_sys => Coor_r2[39].CLK
clk_sys => Coor_r2[40].CLK
clk_sys => Coor_r2[41].CLK
clk_sys => Coor_r2[42].CLK
clk_sys => Coor_r2[43].CLK
clk_sys => Coor_r2[44].CLK
clk_sys => Coor_r2[45].CLK
clk_sys => Coor_r2[46].CLK
clk_sys => Coor_r2[47].CLK
clk_sys => Coor_r2[48].CLK
clk_sys => Coor_r2[49].CLK
clk_sys => Coor_r2[50].CLK
clk_sys => Coor_r2[51].CLK
clk_sys => Coor_r2[52].CLK
clk_sys => Coor_r2[53].CLK
clk_sys => Coor_r2[54].CLK
clk_sys => Coor_r2[55].CLK
clk_sys => Coor_r2[56].CLK
clk_sys => Coor_r2[57].CLK
clk_sys => Coor_r2[58].CLK
clk_sys => Coor_r2[59].CLK
clk_sys => Coor_r2[60].CLK
clk_sys => Coor_r2[61].CLK
clk_sys => Coor_r2[62].CLK
clk_sys => Coor_r2[63].CLK
clk_sys => Coor_r1[0].CLK
clk_sys => Coor_r1[1].CLK
clk_sys => Coor_r1[2].CLK
clk_sys => Coor_r1[3].CLK
clk_sys => Coor_r1[4].CLK
clk_sys => Coor_r1[5].CLK
clk_sys => Coor_r1[6].CLK
clk_sys => Coor_r1[7].CLK
clk_sys => Coor_r1[8].CLK
clk_sys => Coor_r1[9].CLK
clk_sys => Coor_r1[10].CLK
clk_sys => Coor_r1[11].CLK
clk_sys => Coor_r1[12].CLK
clk_sys => Coor_r1[13].CLK
clk_sys => Coor_r1[14].CLK
clk_sys => Coor_r1[15].CLK
clk_sys => Coor_r1[16].CLK
clk_sys => Coor_r1[17].CLK
clk_sys => Coor_r1[18].CLK
clk_sys => Coor_r1[19].CLK
clk_sys => Coor_r1[20].CLK
clk_sys => Coor_r1[21].CLK
clk_sys => Coor_r1[22].CLK
clk_sys => Coor_r1[23].CLK
clk_sys => Coor_r1[24].CLK
clk_sys => Coor_r1[25].CLK
clk_sys => Coor_r1[26].CLK
clk_sys => Coor_r1[27].CLK
clk_sys => Coor_r1[28].CLK
clk_sys => Coor_r1[29].CLK
clk_sys => Coor_r1[30].CLK
clk_sys => Coor_r1[31].CLK
clk_sys => Coor_r1[32].CLK
clk_sys => Coor_r1[33].CLK
clk_sys => Coor_r1[34].CLK
clk_sys => Coor_r1[35].CLK
clk_sys => Coor_r1[36].CLK
clk_sys => Coor_r1[37].CLK
clk_sys => Coor_r1[38].CLK
clk_sys => Coor_r1[39].CLK
clk_sys => Coor_r1[40].CLK
clk_sys => Coor_r1[41].CLK
clk_sys => Coor_r1[42].CLK
clk_sys => Coor_r1[43].CLK
clk_sys => Coor_r1[44].CLK
clk_sys => Coor_r1[45].CLK
clk_sys => Coor_r1[46].CLK
clk_sys => Coor_r1[47].CLK
clk_sys => Coor_r1[48].CLK
clk_sys => Coor_r1[49].CLK
clk_sys => Coor_r1[50].CLK
clk_sys => Coor_r1[51].CLK
clk_sys => Coor_r1[52].CLK
clk_sys => Coor_r1[53].CLK
clk_sys => Coor_r1[54].CLK
clk_sys => Coor_r1[55].CLK
clk_sys => Coor_r1[56].CLK
clk_sys => Coor_r1[57].CLK
clk_sys => Coor_r1[58].CLK
clk_sys => Coor_r1[59].CLK
clk_sys => Coor_r1[60].CLK
clk_sys => Coor_r1[61].CLK
clk_sys => Coor_r1[62].CLK
clk_sys => Coor_r1[63].CLK
enable => Add.ENA
enable => Dec.ENA
enable => pass_dir1.ENA
Encoder_A => process_2.IN1
Encoder_A => process_2.IN1
Encoder_A => process_2.IN1
Encoder_A => process_2.IN1
Encoder_A => process_2.IN1
Encoder_A => process_2.IN1
Encoder_A => Encoder_A_L.DATAIN
Encoder_B => process_2.IN1
Encoder_B => process_2.IN1
Encoder_B => process_2.IN1
Encoder_B => process_2.IN1
Encoder_B => process_2.IN1
Encoder_B => process_2.IN1
Encoder_B => Encoder_B_L.DATAIN
pass_dir <= pass_dir1_r2.DB_MAX_OUTPUT_PORT_TYPE
Coor_out[0] <= Coor_r2[0].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[1] <= Coor_r2[1].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[2] <= Coor_r2[2].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[3] <= Coor_r2[3].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[4] <= Coor_r2[4].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[5] <= Coor_r2[5].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[6] <= Coor_r2[6].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[7] <= Coor_r2[7].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[8] <= Coor_r2[8].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[9] <= Coor_r2[9].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[10] <= Coor_r2[10].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[11] <= Coor_r2[11].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[12] <= Coor_r2[12].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[13] <= Coor_r2[13].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[14] <= Coor_r2[14].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[15] <= Coor_r2[15].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[16] <= Coor_r2[16].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[17] <= Coor_r2[17].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[18] <= Coor_r2[18].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[19] <= Coor_r2[19].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[20] <= Coor_r2[20].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[21] <= Coor_r2[21].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[22] <= Coor_r2[22].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[23] <= Coor_r2[23].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[24] <= Coor_r2[24].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[25] <= Coor_r2[25].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[26] <= Coor_r2[26].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[27] <= Coor_r2[27].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[28] <= Coor_r2[28].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[29] <= Coor_r2[29].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[30] <= Coor_r2[30].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[31] <= Coor_r2[31].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[32] <= Coor_r2[32].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[33] <= Coor_r2[33].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[34] <= Coor_r2[34].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[35] <= Coor_r2[35].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[36] <= Coor_r2[36].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[37] <= Coor_r2[37].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[38] <= Coor_r2[38].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[39] <= Coor_r2[39].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[40] <= Coor_r2[40].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[41] <= Coor_r2[41].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[42] <= Coor_r2[42].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[43] <= Coor_r2[43].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[44] <= Coor_r2[44].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[45] <= Coor_r2[45].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[46] <= Coor_r2[46].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[47] <= Coor_r2[47].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[48] <= Coor_r2[48].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[49] <= Coor_r2[49].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[50] <= Coor_r2[50].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[51] <= Coor_r2[51].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[52] <= Coor_r2[52].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[53] <= Coor_r2[53].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[54] <= Coor_r2[54].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[55] <= Coor_r2[55].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[56] <= Coor_r2[56].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[57] <= Coor_r2[57].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[58] <= Coor_r2[58].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[59] <= Coor_r2[59].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[60] <= Coor_r2[60].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[61] <= Coor_r2[61].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[62] <= Coor_r2[62].DB_MAX_OUTPUT_PORT_TYPE
Coor_out[63] <= Coor_r2[63].DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|MUX_ENCODER:MUX_ENCODER_inst
clk => X_24B~reg0.CLK
clk => X_24B~en.CLK
clk => X_24A~reg0.CLK
clk => X_24A~en.CLK
clk => X_23B~reg0.CLK
clk => X_23B~en.CLK
clk => X_23A~reg0.CLK
clk => X_23A~en.CLK
clk => X_22B~reg0.CLK
clk => X_22B~en.CLK
clk => X_22A~reg0.CLK
clk => X_22A~en.CLK
clk => X_21B~reg0.CLK
clk => X_21B~en.CLK
clk => X_21A~reg0.CLK
clk => X_21A~en.CLK
clk => X_20B~reg0.CLK
clk => X_20B~en.CLK
clk => X_20A~reg0.CLK
clk => X_20A~en.CLK
clk => X_19B~reg0.CLK
clk => X_19B~en.CLK
clk => X_19A~reg0.CLK
clk => X_19A~en.CLK
clk => X_18B~reg0.CLK
clk => X_18B~en.CLK
clk => X_18A~reg0.CLK
clk => X_18A~en.CLK
clk => X_17B~reg0.CLK
clk => X_17B~en.CLK
clk => X_17A~reg0.CLK
clk => X_17A~en.CLK
clk => X_16B~reg0.CLK
clk => X_16B~en.CLK
clk => X_16A~reg0.CLK
clk => X_16A~en.CLK
clk => X_15B~reg0.CLK
clk => X_15B~en.CLK
clk => X_15A~reg0.CLK
clk => X_15A~en.CLK
clk => X_14B~reg0.CLK
clk => X_14B~en.CLK
clk => X_14A~reg0.CLK
clk => X_14A~en.CLK
clk => X_13B~reg0.CLK
clk => X_13B~en.CLK
clk => X_13A~reg0.CLK
clk => X_13A~en.CLK
clk => X_12B~reg0.CLK
clk => X_12B~en.CLK
clk => X_12A~reg0.CLK
clk => X_12A~en.CLK
clk => X_11B~reg0.CLK
clk => X_11B~en.CLK
clk => X_11A~reg0.CLK
clk => X_11A~en.CLK
clk => X_10B~reg0.CLK
clk => X_10B~en.CLK
clk => X_10A~reg0.CLK
clk => X_10A~en.CLK
clk => X_9B~reg0.CLK
clk => X_9B~en.CLK
clk => X_9A~reg0.CLK
clk => X_9A~en.CLK
clk => X_8B~reg0.CLK
clk => X_8B~en.CLK
clk => X_8A~reg0.CLK
clk => X_8A~en.CLK
clk => X_7B~reg0.CLK
clk => X_7B~en.CLK
clk => X_7A~reg0.CLK
clk => X_7A~en.CLK
clk => X_6B~reg0.CLK
clk => X_6B~en.CLK
clk => X_6A~reg0.CLK
clk => X_6A~en.CLK
clk => X_5B~reg0.CLK
clk => X_5B~en.CLK
clk => X_5A~reg0.CLK
clk => X_5A~en.CLK
clk => X_4B~reg0.CLK
clk => X_4B~en.CLK
clk => X_4A~reg0.CLK
clk => X_4A~en.CLK
clk => X_3B~reg0.CLK
clk => X_3B~en.CLK
clk => X_3A~reg0.CLK
clk => X_3A~en.CLK
clk => X_2B~reg0.CLK
clk => X_2B~en.CLK
clk => X_2A~reg0.CLK
clk => X_2A~en.CLK
clk => X_1B~reg0.CLK
clk => X_1B~en.CLK
clk => X_1A~reg0.CLK
clk => X_1A~en.CLK
nRST => X_24B~en.ACLR
nRST => X_24A~en.ACLR
nRST => X_23B~en.ACLR
nRST => X_23A~en.ACLR
nRST => X_22B~en.ACLR
nRST => X_22A~en.ACLR
nRST => X_21B~en.ACLR
nRST => X_21A~en.ACLR
nRST => X_20B~en.ACLR
nRST => X_20A~en.ACLR
nRST => X_19B~en.ACLR
nRST => X_19A~en.ACLR
nRST => X_18B~en.ACLR
nRST => X_18A~en.ACLR
nRST => X_17B~en.ACLR
nRST => X_17A~en.ACLR
nRST => X_16B~en.ACLR
nRST => X_16A~en.ACLR
nRST => X_15B~en.ACLR
nRST => X_15A~en.ACLR
nRST => X_14B~en.ACLR
nRST => X_14A~en.ACLR
nRST => X_13B~en.ACLR
nRST => X_13A~en.ACLR
nRST => X_12B~en.ACLR
nRST => X_12A~en.ACLR
nRST => X_11B~en.ACLR
nRST => X_11A~en.ACLR
nRST => X_10B~en.ACLR
nRST => X_10A~en.ACLR
nRST => X_9B~en.ACLR
nRST => X_9A~en.ACLR
nRST => X_8B~en.ACLR
nRST => X_8A~en.ACLR
nRST => X_7B~en.ACLR
nRST => X_7A~en.ACLR
nRST => X_6B~en.ACLR
nRST => X_6A~en.ACLR
nRST => X_5B~en.ACLR
nRST => X_5A~en.ACLR
nRST => X_4B~en.ACLR
nRST => X_4A~en.ACLR
nRST => X_3B~en.ACLR
nRST => X_3A~en.ACLR
nRST => X_2B~en.ACLR
nRST => X_2A~en.ACLR
nRST => X_1B~en.ACLR
nRST => X_1A~en.ACLR
Encd_A => X_24A~reg0.DATAIN
Encd_A => X_23A~reg0.DATAIN
Encd_A => X_22A~reg0.DATAIN
Encd_A => X_21A~reg0.DATAIN
Encd_A => X_20A~reg0.DATAIN
Encd_A => X_19A~reg0.DATAIN
Encd_A => X_18A~reg0.DATAIN
Encd_A => X_17A~reg0.DATAIN
Encd_A => X_16A~reg0.DATAIN
Encd_A => X_15A~reg0.DATAIN
Encd_A => X_14A~reg0.DATAIN
Encd_A => X_13A~reg0.DATAIN
Encd_A => X_12A~reg0.DATAIN
Encd_A => X_11A~reg0.DATAIN
Encd_A => X_10A~reg0.DATAIN
Encd_A => X_9A~reg0.DATAIN
Encd_A => X_8A~reg0.DATAIN
Encd_A => X_7A~reg0.DATAIN
Encd_A => X_6A~reg0.DATAIN
Encd_A => X_5A~reg0.DATAIN
Encd_A => X_4A~reg0.DATAIN
Encd_A => X_3A~reg0.DATAIN
Encd_A => X_2A~reg0.DATAIN
Encd_A => X_1A~reg0.DATAIN
Encd_B => X_24B~reg0.DATAIN
Encd_B => X_23B~reg0.DATAIN
Encd_B => X_22B~reg0.DATAIN
Encd_B => X_21B~reg0.DATAIN
Encd_B => X_20B~reg0.DATAIN
Encd_B => X_19B~reg0.DATAIN
Encd_B => X_18B~reg0.DATAIN
Encd_B => X_17B~reg0.DATAIN
Encd_B => X_16B~reg0.DATAIN
Encd_B => X_15B~reg0.DATAIN
Encd_B => X_14B~reg0.DATAIN
Encd_B => X_13B~reg0.DATAIN
Encd_B => X_12B~reg0.DATAIN
Encd_B => X_11B~reg0.DATAIN
Encd_B => X_10B~reg0.DATAIN
Encd_B => X_9B~reg0.DATAIN
Encd_B => X_8B~reg0.DATAIN
Encd_B => X_7B~reg0.DATAIN
Encd_B => X_6B~reg0.DATAIN
Encd_B => X_5B~reg0.DATAIN
Encd_B => X_4B~reg0.DATAIN
Encd_B => X_3B~reg0.DATAIN
Encd_B => X_2B~reg0.DATAIN
Encd_B => X_1B~reg0.DATAIN
X_1A <= X_1A.DB_MAX_OUTPUT_PORT_TYPE
X_1B <= X_1B.DB_MAX_OUTPUT_PORT_TYPE
X_2A <= X_2A.DB_MAX_OUTPUT_PORT_TYPE
X_2B <= X_2B.DB_MAX_OUTPUT_PORT_TYPE
X_3A <= X_3A.DB_MAX_OUTPUT_PORT_TYPE
X_3B <= X_3B.DB_MAX_OUTPUT_PORT_TYPE
X_4A <= X_4A.DB_MAX_OUTPUT_PORT_TYPE
X_4B <= X_4B.DB_MAX_OUTPUT_PORT_TYPE
X_5A <= X_5A.DB_MAX_OUTPUT_PORT_TYPE
X_5B <= X_5B.DB_MAX_OUTPUT_PORT_TYPE
X_6A <= X_6A.DB_MAX_OUTPUT_PORT_TYPE
X_6B <= X_6B.DB_MAX_OUTPUT_PORT_TYPE
X_7A <= X_7A.DB_MAX_OUTPUT_PORT_TYPE
X_7B <= X_7B.DB_MAX_OUTPUT_PORT_TYPE
X_8A <= X_8A.DB_MAX_OUTPUT_PORT_TYPE
X_8B <= X_8B.DB_MAX_OUTPUT_PORT_TYPE
X_9A <= X_9A.DB_MAX_OUTPUT_PORT_TYPE
X_9B <= X_9B.DB_MAX_OUTPUT_PORT_TYPE
X_10A <= X_10A.DB_MAX_OUTPUT_PORT_TYPE
X_10B <= X_10B.DB_MAX_OUTPUT_PORT_TYPE
X_11A <= X_11A.DB_MAX_OUTPUT_PORT_TYPE
X_11B <= X_11B.DB_MAX_OUTPUT_PORT_TYPE
X_12A <= X_12A.DB_MAX_OUTPUT_PORT_TYPE
X_12B <= X_12B.DB_MAX_OUTPUT_PORT_TYPE
X_13A <= X_13A.DB_MAX_OUTPUT_PORT_TYPE
X_13B <= X_13B.DB_MAX_OUTPUT_PORT_TYPE
X_14A <= X_14A.DB_MAX_OUTPUT_PORT_TYPE
X_14B <= X_14B.DB_MAX_OUTPUT_PORT_TYPE
X_15A <= X_15A.DB_MAX_OUTPUT_PORT_TYPE
X_15B <= X_15B.DB_MAX_OUTPUT_PORT_TYPE
X_16A <= X_16A.DB_MAX_OUTPUT_PORT_TYPE
X_16B <= X_16B.DB_MAX_OUTPUT_PORT_TYPE
X_17A <= X_17A.DB_MAX_OUTPUT_PORT_TYPE
X_17B <= X_17B.DB_MAX_OUTPUT_PORT_TYPE
X_18A <= X_18A.DB_MAX_OUTPUT_PORT_TYPE
X_18B <= X_18B.DB_MAX_OUTPUT_PORT_TYPE
X_19A <= X_19A.DB_MAX_OUTPUT_PORT_TYPE
X_19B <= X_19B.DB_MAX_OUTPUT_PORT_TYPE
X_20A <= X_20A.DB_MAX_OUTPUT_PORT_TYPE
X_20B <= X_20B.DB_MAX_OUTPUT_PORT_TYPE
X_21A <= X_21A.DB_MAX_OUTPUT_PORT_TYPE
X_21B <= X_21B.DB_MAX_OUTPUT_PORT_TYPE
X_22A <= X_22A.DB_MAX_OUTPUT_PORT_TYPE
X_22B <= X_22B.DB_MAX_OUTPUT_PORT_TYPE
X_23A <= X_23A.DB_MAX_OUTPUT_PORT_TYPE
X_23B <= X_23B.DB_MAX_OUTPUT_PORT_TYPE
X_24A <= X_24A.DB_MAX_OUTPUT_PORT_TYPE
X_24B <= X_24B.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|VIRTUAL_DY:VIRTUAL_DY_inst
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => gen_dy_cnt.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => Pre_SPR_XRawCoor.OUTPUTSELECT
nRST => trigger.OUTPUTSELECT
nRST => gen_dy.OUTPUTSELECT
clk => gen_dy.CLK
clk => trigger.CLK
clk => Pre_SPR_XRawCoor[0].CLK
clk => Pre_SPR_XRawCoor[1].CLK
clk => Pre_SPR_XRawCoor[2].CLK
clk => Pre_SPR_XRawCoor[3].CLK
clk => Pre_SPR_XRawCoor[4].CLK
clk => Pre_SPR_XRawCoor[5].CLK
clk => Pre_SPR_XRawCoor[6].CLK
clk => Pre_SPR_XRawCoor[7].CLK
clk => Pre_SPR_XRawCoor[8].CLK
clk => Pre_SPR_XRawCoor[9].CLK
clk => Pre_SPR_XRawCoor[10].CLK
clk => Pre_SPR_XRawCoor[11].CLK
clk => Pre_SPR_XRawCoor[12].CLK
clk => Pre_SPR_XRawCoor[13].CLK
clk => Pre_SPR_XRawCoor[14].CLK
clk => Pre_SPR_XRawCoor[15].CLK
clk => Pre_SPR_XRawCoor[16].CLK
clk => Pre_SPR_XRawCoor[17].CLK
clk => Pre_SPR_XRawCoor[18].CLK
clk => Pre_SPR_XRawCoor[19].CLK
clk => Pre_SPR_XRawCoor[20].CLK
clk => Pre_SPR_XRawCoor[21].CLK
clk => Pre_SPR_XRawCoor[22].CLK
clk => Pre_SPR_XRawCoor[23].CLK
clk => Pre_SPR_XRawCoor[24].CLK
clk => Pre_SPR_XRawCoor[25].CLK
clk => Pre_SPR_XRawCoor[26].CLK
clk => Pre_SPR_XRawCoor[27].CLK
clk => Pre_SPR_XRawCoor[28].CLK
clk => Pre_SPR_XRawCoor[29].CLK
clk => Pre_SPR_XRawCoor[30].CLK
clk => Pre_SPR_XRawCoor[31].CLK
clk => Pre_SPR_XRawCoor[32].CLK
clk => Pre_SPR_XRawCoor[33].CLK
clk => Pre_SPR_XRawCoor[34].CLK
clk => Pre_SPR_XRawCoor[35].CLK
clk => Pre_SPR_XRawCoor[36].CLK
clk => Pre_SPR_XRawCoor[37].CLK
clk => Pre_SPR_XRawCoor[38].CLK
clk => Pre_SPR_XRawCoor[39].CLK
clk => Pre_SPR_XRawCoor[40].CLK
clk => Pre_SPR_XRawCoor[41].CLK
clk => Pre_SPR_XRawCoor[42].CLK
clk => Pre_SPR_XRawCoor[43].CLK
clk => Pre_SPR_XRawCoor[44].CLK
clk => Pre_SPR_XRawCoor[45].CLK
clk => Pre_SPR_XRawCoor[46].CLK
clk => Pre_SPR_XRawCoor[47].CLK
clk => Pre_SPR_XRawCoor[48].CLK
clk => Pre_SPR_XRawCoor[49].CLK
clk => Pre_SPR_XRawCoor[50].CLK
clk => Pre_SPR_XRawCoor[51].CLK
clk => Pre_SPR_XRawCoor[52].CLK
clk => Pre_SPR_XRawCoor[53].CLK
clk => Pre_SPR_XRawCoor[54].CLK
clk => Pre_SPR_XRawCoor[55].CLK
clk => Pre_SPR_XRawCoor[56].CLK
clk => Pre_SPR_XRawCoor[57].CLK
clk => Pre_SPR_XRawCoor[58].CLK
clk => Pre_SPR_XRawCoor[59].CLK
clk => Pre_SPR_XRawCoor[60].CLK
clk => Pre_SPR_XRawCoor[61].CLK
clk => Pre_SPR_XRawCoor[62].CLK
clk => Pre_SPR_XRawCoor[63].CLK
clk => gen_dy_cnt[0].CLK
clk => gen_dy_cnt[1].CLK
clk => gen_dy_cnt[2].CLK
clk => gen_dy_cnt[3].CLK
clk => gen_dy_cnt[4].CLK
clk => gen_dy_cnt[5].CLK
clk => gen_dy_cnt[6].CLK
clk => gen_dy_cnt[7].CLK
clk => gen_dy_cnt[8].CLK
clk => gen_dy_cnt[9].CLK
clk => gen_dy_cnt[10].CLK
clk => gen_dy_cnt[11].CLK
clk => gen_dy_cnt[12].CLK
clk => gen_dy_cnt[13].CLK
clk => gen_dy_cnt[14].CLK
clk => gen_dy_cnt[15].CLK
clk => gen_dy_cnt[16].CLK
clk => gen_dy_cnt[17].CLK
clk => gen_dy_cnt[18].CLK
clk => gen_dy_cnt[19].CLK
clk => gen_dy_cnt[20].CLK
clk => gen_dy_cnt[21].CLK
clk => gen_dy_cnt[22].CLK
clk => gen_dy_cnt[23].CLK
clk => gen_dy_cnt[24].CLK
clk => gen_dy_cnt[25].CLK
clk => gen_dy_cnt[26].CLK
clk => gen_dy_cnt[27].CLK
clk => gen_dy_cnt[28].CLK
clk => gen_dy_cnt[29].CLK
clk => gen_dy_cnt[30].CLK
clk => gen_dy_cnt[31].CLK
clk => gen_dy_r2.CLK
clk => gen_dy_r1.CLK
clk => SPR_XRawCoor_r2[0].CLK
clk => SPR_XRawCoor_r2[1].CLK
clk => SPR_XRawCoor_r2[2].CLK
clk => SPR_XRawCoor_r2[3].CLK
clk => SPR_XRawCoor_r2[4].CLK
clk => SPR_XRawCoor_r2[5].CLK
clk => SPR_XRawCoor_r2[6].CLK
clk => SPR_XRawCoor_r2[7].CLK
clk => SPR_XRawCoor_r2[8].CLK
clk => SPR_XRawCoor_r2[9].CLK
clk => SPR_XRawCoor_r2[10].CLK
clk => SPR_XRawCoor_r2[11].CLK
clk => SPR_XRawCoor_r2[12].CLK
clk => SPR_XRawCoor_r2[13].CLK
clk => SPR_XRawCoor_r2[14].CLK
clk => SPR_XRawCoor_r2[15].CLK
clk => SPR_XRawCoor_r2[16].CLK
clk => SPR_XRawCoor_r2[17].CLK
clk => SPR_XRawCoor_r2[18].CLK
clk => SPR_XRawCoor_r2[19].CLK
clk => SPR_XRawCoor_r2[20].CLK
clk => SPR_XRawCoor_r2[21].CLK
clk => SPR_XRawCoor_r2[22].CLK
clk => SPR_XRawCoor_r2[23].CLK
clk => SPR_XRawCoor_r2[24].CLK
clk => SPR_XRawCoor_r2[25].CLK
clk => SPR_XRawCoor_r2[26].CLK
clk => SPR_XRawCoor_r2[27].CLK
clk => SPR_XRawCoor_r2[28].CLK
clk => SPR_XRawCoor_r2[29].CLK
clk => SPR_XRawCoor_r2[30].CLK
clk => SPR_XRawCoor_r2[31].CLK
clk => SPR_XRawCoor_r2[32].CLK
clk => SPR_XRawCoor_r2[33].CLK
clk => SPR_XRawCoor_r2[34].CLK
clk => SPR_XRawCoor_r2[35].CLK
clk => SPR_XRawCoor_r2[36].CLK
clk => SPR_XRawCoor_r2[37].CLK
clk => SPR_XRawCoor_r2[38].CLK
clk => SPR_XRawCoor_r2[39].CLK
clk => SPR_XRawCoor_r2[40].CLK
clk => SPR_XRawCoor_r2[41].CLK
clk => SPR_XRawCoor_r2[42].CLK
clk => SPR_XRawCoor_r2[43].CLK
clk => SPR_XRawCoor_r2[44].CLK
clk => SPR_XRawCoor_r2[45].CLK
clk => SPR_XRawCoor_r2[46].CLK
clk => SPR_XRawCoor_r2[47].CLK
clk => SPR_XRawCoor_r2[48].CLK
clk => SPR_XRawCoor_r2[49].CLK
clk => SPR_XRawCoor_r2[50].CLK
clk => SPR_XRawCoor_r2[51].CLK
clk => SPR_XRawCoor_r2[52].CLK
clk => SPR_XRawCoor_r2[53].CLK
clk => SPR_XRawCoor_r2[54].CLK
clk => SPR_XRawCoor_r2[55].CLK
clk => SPR_XRawCoor_r2[56].CLK
clk => SPR_XRawCoor_r2[57].CLK
clk => SPR_XRawCoor_r2[58].CLK
clk => SPR_XRawCoor_r2[59].CLK
clk => SPR_XRawCoor_r2[60].CLK
clk => SPR_XRawCoor_r2[61].CLK
clk => SPR_XRawCoor_r2[62].CLK
clk => SPR_XRawCoor_r2[63].CLK
clk => SPR_XRawCoor_r1[0].CLK
clk => SPR_XRawCoor_r1[1].CLK
clk => SPR_XRawCoor_r1[2].CLK
clk => SPR_XRawCoor_r1[3].CLK
clk => SPR_XRawCoor_r1[4].CLK
clk => SPR_XRawCoor_r1[5].CLK
clk => SPR_XRawCoor_r1[6].CLK
clk => SPR_XRawCoor_r1[7].CLK
clk => SPR_XRawCoor_r1[8].CLK
clk => SPR_XRawCoor_r1[9].CLK
clk => SPR_XRawCoor_r1[10].CLK
clk => SPR_XRawCoor_r1[11].CLK
clk => SPR_XRawCoor_r1[12].CLK
clk => SPR_XRawCoor_r1[13].CLK
clk => SPR_XRawCoor_r1[14].CLK
clk => SPR_XRawCoor_r1[15].CLK
clk => SPR_XRawCoor_r1[16].CLK
clk => SPR_XRawCoor_r1[17].CLK
clk => SPR_XRawCoor_r1[18].CLK
clk => SPR_XRawCoor_r1[19].CLK
clk => SPR_XRawCoor_r1[20].CLK
clk => SPR_XRawCoor_r1[21].CLK
clk => SPR_XRawCoor_r1[22].CLK
clk => SPR_XRawCoor_r1[23].CLK
clk => SPR_XRawCoor_r1[24].CLK
clk => SPR_XRawCoor_r1[25].CLK
clk => SPR_XRawCoor_r1[26].CLK
clk => SPR_XRawCoor_r1[27].CLK
clk => SPR_XRawCoor_r1[28].CLK
clk => SPR_XRawCoor_r1[29].CLK
clk => SPR_XRawCoor_r1[30].CLK
clk => SPR_XRawCoor_r1[31].CLK
clk => SPR_XRawCoor_r1[32].CLK
clk => SPR_XRawCoor_r1[33].CLK
clk => SPR_XRawCoor_r1[34].CLK
clk => SPR_XRawCoor_r1[35].CLK
clk => SPR_XRawCoor_r1[36].CLK
clk => SPR_XRawCoor_r1[37].CLK
clk => SPR_XRawCoor_r1[38].CLK
clk => SPR_XRawCoor_r1[39].CLK
clk => SPR_XRawCoor_r1[40].CLK
clk => SPR_XRawCoor_r1[41].CLK
clk => SPR_XRawCoor_r1[42].CLK
clk => SPR_XRawCoor_r1[43].CLK
clk => SPR_XRawCoor_r1[44].CLK
clk => SPR_XRawCoor_r1[45].CLK
clk => SPR_XRawCoor_r1[46].CLK
clk => SPR_XRawCoor_r1[47].CLK
clk => SPR_XRawCoor_r1[48].CLK
clk => SPR_XRawCoor_r1[49].CLK
clk => SPR_XRawCoor_r1[50].CLK
clk => SPR_XRawCoor_r1[51].CLK
clk => SPR_XRawCoor_r1[52].CLK
clk => SPR_XRawCoor_r1[53].CLK
clk => SPR_XRawCoor_r1[54].CLK
clk => SPR_XRawCoor_r1[55].CLK
clk => SPR_XRawCoor_r1[56].CLK
clk => SPR_XRawCoor_r1[57].CLK
clk => SPR_XRawCoor_r1[58].CLK
clk => SPR_XRawCoor_r1[59].CLK
clk => SPR_XRawCoor_r1[60].CLK
clk => SPR_XRawCoor_r1[61].CLK
clk => SPR_XRawCoor_r1[62].CLK
clk => SPR_XRawCoor_r1[63].CLK
gen_en_sensor => ~NO_FANOUT~
default_out => gen_dy.DATAA
default_out => gen_dy.DATAB
default_out => gen_dy.DATAB
sensor_cycle[0] => LessThan0.IN128
sensor_cycle[1] => LessThan0.IN127
sensor_cycle[2] => LessThan0.IN126
sensor_cycle[3] => LessThan0.IN125
sensor_cycle[4] => LessThan0.IN124
sensor_cycle[5] => LessThan0.IN123
sensor_cycle[6] => LessThan0.IN122
sensor_cycle[7] => LessThan0.IN121
sensor_cycle[8] => LessThan0.IN120
sensor_cycle[9] => LessThan0.IN119
sensor_cycle[10] => LessThan0.IN118
sensor_cycle[11] => LessThan0.IN117
sensor_cycle[12] => LessThan0.IN116
sensor_cycle[13] => LessThan0.IN115
sensor_cycle[14] => LessThan0.IN114
sensor_cycle[15] => LessThan0.IN113
sensor_cycle[16] => LessThan0.IN112
sensor_cycle[17] => LessThan0.IN111
sensor_cycle[18] => LessThan0.IN110
sensor_cycle[19] => LessThan0.IN109
sensor_cycle[20] => LessThan0.IN108
sensor_cycle[21] => LessThan0.IN107
sensor_cycle[22] => LessThan0.IN106
sensor_cycle[23] => LessThan0.IN105
sensor_cycle[24] => LessThan0.IN104
sensor_cycle[25] => LessThan0.IN103
sensor_cycle[26] => LessThan0.IN102
sensor_cycle[27] => LessThan0.IN101
sensor_cycle[28] => LessThan0.IN100
sensor_cycle[29] => LessThan0.IN99
sensor_cycle[30] => LessThan0.IN98
sensor_cycle[31] => LessThan0.IN97
sensor_cycle[32] => ~NO_FANOUT~
sensor_cycle[33] => ~NO_FANOUT~
sensor_cycle[34] => ~NO_FANOUT~
sensor_cycle[35] => ~NO_FANOUT~
sensor_cycle[36] => ~NO_FANOUT~
sensor_cycle[37] => ~NO_FANOUT~
sensor_cycle[38] => ~NO_FANOUT~
sensor_cycle[39] => ~NO_FANOUT~
sensor_cycle[40] => ~NO_FANOUT~
sensor_cycle[41] => ~NO_FANOUT~
sensor_cycle[42] => ~NO_FANOUT~
sensor_cycle[43] => ~NO_FANOUT~
sensor_cycle[44] => ~NO_FANOUT~
sensor_cycle[45] => ~NO_FANOUT~
sensor_cycle[46] => ~NO_FANOUT~
sensor_cycle[47] => ~NO_FANOUT~
sensor_cycle[48] => ~NO_FANOUT~
sensor_cycle[49] => ~NO_FANOUT~
sensor_cycle[50] => ~NO_FANOUT~
sensor_cycle[51] => ~NO_FANOUT~
sensor_cycle[52] => ~NO_FANOUT~
sensor_cycle[53] => ~NO_FANOUT~
sensor_cycle[54] => ~NO_FANOUT~
sensor_cycle[55] => ~NO_FANOUT~
sensor_cycle[56] => ~NO_FANOUT~
sensor_cycle[57] => ~NO_FANOUT~
sensor_cycle[58] => ~NO_FANOUT~
sensor_cycle[59] => ~NO_FANOUT~
sensor_cycle[60] => ~NO_FANOUT~
sensor_cycle[61] => ~NO_FANOUT~
sensor_cycle[62] => ~NO_FANOUT~
sensor_cycle[63] => ~NO_FANOUT~
sensor_valid_time[0] => LessThan1.IN32
sensor_valid_time[1] => LessThan1.IN31
sensor_valid_time[2] => LessThan1.IN30
sensor_valid_time[3] => LessThan1.IN29
sensor_valid_time[4] => LessThan1.IN28
sensor_valid_time[5] => LessThan1.IN27
sensor_valid_time[6] => LessThan1.IN26
sensor_valid_time[7] => LessThan1.IN25
sensor_valid_time[8] => LessThan1.IN24
sensor_valid_time[9] => LessThan1.IN23
sensor_valid_time[10] => LessThan1.IN22
sensor_valid_time[11] => LessThan1.IN21
sensor_valid_time[12] => LessThan1.IN20
sensor_valid_time[13] => LessThan1.IN19
sensor_valid_time[14] => LessThan1.IN18
sensor_valid_time[15] => LessThan1.IN17
sensor_valid_time[16] => LessThan1.IN16
sensor_valid_time[17] => LessThan1.IN15
sensor_valid_time[18] => LessThan1.IN14
sensor_valid_time[19] => LessThan1.IN13
sensor_valid_time[20] => LessThan1.IN12
sensor_valid_time[21] => LessThan1.IN11
sensor_valid_time[22] => LessThan1.IN10
sensor_valid_time[23] => LessThan1.IN9
sensor_valid_time[24] => LessThan1.IN8
sensor_valid_time[25] => LessThan1.IN7
sensor_valid_time[26] => LessThan1.IN6
sensor_valid_time[27] => LessThan1.IN5
sensor_valid_time[28] => LessThan1.IN4
sensor_valid_time[29] => LessThan1.IN3
sensor_valid_time[30] => LessThan1.IN2
sensor_valid_time[31] => LessThan1.IN1
SPR_XRawCoor[0] => SPR_XRawCoor_r1[0].DATAIN
SPR_XRawCoor[1] => SPR_XRawCoor_r1[1].DATAIN
SPR_XRawCoor[2] => SPR_XRawCoor_r1[2].DATAIN
SPR_XRawCoor[3] => SPR_XRawCoor_r1[3].DATAIN
SPR_XRawCoor[4] => SPR_XRawCoor_r1[4].DATAIN
SPR_XRawCoor[5] => SPR_XRawCoor_r1[5].DATAIN
SPR_XRawCoor[6] => SPR_XRawCoor_r1[6].DATAIN
SPR_XRawCoor[7] => SPR_XRawCoor_r1[7].DATAIN
SPR_XRawCoor[8] => SPR_XRawCoor_r1[8].DATAIN
SPR_XRawCoor[9] => SPR_XRawCoor_r1[9].DATAIN
SPR_XRawCoor[10] => SPR_XRawCoor_r1[10].DATAIN
SPR_XRawCoor[11] => SPR_XRawCoor_r1[11].DATAIN
SPR_XRawCoor[12] => SPR_XRawCoor_r1[12].DATAIN
SPR_XRawCoor[13] => SPR_XRawCoor_r1[13].DATAIN
SPR_XRawCoor[14] => SPR_XRawCoor_r1[14].DATAIN
SPR_XRawCoor[15] => SPR_XRawCoor_r1[15].DATAIN
SPR_XRawCoor[16] => SPR_XRawCoor_r1[16].DATAIN
SPR_XRawCoor[17] => SPR_XRawCoor_r1[17].DATAIN
SPR_XRawCoor[18] => SPR_XRawCoor_r1[18].DATAIN
SPR_XRawCoor[19] => SPR_XRawCoor_r1[19].DATAIN
SPR_XRawCoor[20] => SPR_XRawCoor_r1[20].DATAIN
SPR_XRawCoor[21] => SPR_XRawCoor_r1[21].DATAIN
SPR_XRawCoor[22] => SPR_XRawCoor_r1[22].DATAIN
SPR_XRawCoor[23] => SPR_XRawCoor_r1[23].DATAIN
SPR_XRawCoor[24] => SPR_XRawCoor_r1[24].DATAIN
SPR_XRawCoor[25] => SPR_XRawCoor_r1[25].DATAIN
SPR_XRawCoor[26] => SPR_XRawCoor_r1[26].DATAIN
SPR_XRawCoor[27] => SPR_XRawCoor_r1[27].DATAIN
SPR_XRawCoor[28] => SPR_XRawCoor_r1[28].DATAIN
SPR_XRawCoor[29] => SPR_XRawCoor_r1[29].DATAIN
SPR_XRawCoor[30] => SPR_XRawCoor_r1[30].DATAIN
SPR_XRawCoor[31] => SPR_XRawCoor_r1[31].DATAIN
SPR_XRawCoor[32] => SPR_XRawCoor_r1[32].DATAIN
SPR_XRawCoor[33] => SPR_XRawCoor_r1[33].DATAIN
SPR_XRawCoor[34] => SPR_XRawCoor_r1[34].DATAIN
SPR_XRawCoor[35] => SPR_XRawCoor_r1[35].DATAIN
SPR_XRawCoor[36] => SPR_XRawCoor_r1[36].DATAIN
SPR_XRawCoor[37] => SPR_XRawCoor_r1[37].DATAIN
SPR_XRawCoor[38] => SPR_XRawCoor_r1[38].DATAIN
SPR_XRawCoor[39] => SPR_XRawCoor_r1[39].DATAIN
SPR_XRawCoor[40] => SPR_XRawCoor_r1[40].DATAIN
SPR_XRawCoor[41] => SPR_XRawCoor_r1[41].DATAIN
SPR_XRawCoor[42] => SPR_XRawCoor_r1[42].DATAIN
SPR_XRawCoor[43] => SPR_XRawCoor_r1[43].DATAIN
SPR_XRawCoor[44] => SPR_XRawCoor_r1[44].DATAIN
SPR_XRawCoor[45] => SPR_XRawCoor_r1[45].DATAIN
SPR_XRawCoor[46] => SPR_XRawCoor_r1[46].DATAIN
SPR_XRawCoor[47] => SPR_XRawCoor_r1[47].DATAIN
SPR_XRawCoor[48] => SPR_XRawCoor_r1[48].DATAIN
SPR_XRawCoor[49] => SPR_XRawCoor_r1[49].DATAIN
SPR_XRawCoor[50] => SPR_XRawCoor_r1[50].DATAIN
SPR_XRawCoor[51] => SPR_XRawCoor_r1[51].DATAIN
SPR_XRawCoor[52] => SPR_XRawCoor_r1[52].DATAIN
SPR_XRawCoor[53] => SPR_XRawCoor_r1[53].DATAIN
SPR_XRawCoor[54] => SPR_XRawCoor_r1[54].DATAIN
SPR_XRawCoor[55] => SPR_XRawCoor_r1[55].DATAIN
SPR_XRawCoor[56] => SPR_XRawCoor_r1[56].DATAIN
SPR_XRawCoor[57] => SPR_XRawCoor_r1[57].DATAIN
SPR_XRawCoor[58] => SPR_XRawCoor_r1[58].DATAIN
SPR_XRawCoor[59] => SPR_XRawCoor_r1[59].DATAIN
SPR_XRawCoor[60] => SPR_XRawCoor_r1[60].DATAIN
SPR_XRawCoor[61] => SPR_XRawCoor_r1[61].DATAIN
SPR_XRawCoor[62] => SPR_XRawCoor_r1[62].DATAIN
SPR_XRawCoor[63] => SPR_XRawCoor_r1[63].DATAIN
gen_dy_out <= gen_dy_r2.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst
nRST => TIME_FILTER:time_flt1.nRST
nRST => TIME_FILTER:time_flt2.nRST
nRST => DY_DLY:DELAY1.nRST
nRST => DY_DLY:DELAY2.nRST
nRST => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.nRST
nRST => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.nRST
nRST => valid_edge1_l.ACLR
nRST => dianyan_en_l.ACLR
nRST => terrace_eye_count[0]~reg0.ACLR
nRST => terrace_eye_count[1]~reg0.ACLR
nRST => terrace_eye_count[2]~reg0.ACLR
nRST => terrace_eye_count[3]~reg0.ACLR
nRST => terrace_eye_count[4]~reg0.ACLR
nRST => terrace_eye_count[5]~reg0.ACLR
nRST => terrace_eye_count[6]~reg0.ACLR
nRST => terrace_eye_count[7]~reg0.ACLR
nRST => terrace_eye_count[8]~reg0.ACLR
nRST => terrace_eye_count[9]~reg0.ACLR
nRST => terrace_eye_count[10]~reg0.ACLR
nRST => terrace_eye_count[11]~reg0.ACLR
nRST => terrace_eye_count[12]~reg0.ACLR
nRST => terrace_eye_count[13]~reg0.ACLR
nRST => terrace_eye_count[14]~reg0.ACLR
nRST => terrace_eye_count[15]~reg0.ACLR
nRST => terrace_eye_count[16]~reg0.ACLR
nRST => terrace_eye_count[17]~reg0.ACLR
nRST => terrace_eye_count[18]~reg0.ACLR
nRST => terrace_eye_count[19]~reg0.ACLR
nRST => terrace_eye_count[20]~reg0.ACLR
nRST => terrace_eye_count[21]~reg0.ACLR
nRST => terrace_eye_count[22]~reg0.ACLR
nRST => terrace_eye_count[23]~reg0.ACLR
nRST => terrace_eye_count[24]~reg0.ACLR
nRST => terrace_eye_count[25]~reg0.ACLR
nRST => terrace_eye_count[26]~reg0.ACLR
nRST => terrace_eye_count[27]~reg0.ACLR
nRST => terrace_eye_count[28]~reg0.ACLR
nRST => terrace_eye_count[29]~reg0.ACLR
nRST => terrace_eye_count[30]~reg0.ACLR
nRST => terrace_eye_count[31]~reg0.ACLR
nRST => terrace_eye_num[0]~reg0.ACLR
nRST => terrace_eye_num[1]~reg0.ACLR
nRST => terrace_eye_num[2]~reg0.ACLR
nRST => terrace_eye_num[3]~reg0.ACLR
nRST => terrace_eye_num[4]~reg0.ACLR
nRST => terrace_eye_num[5]~reg0.ACLR
nRST => terrace_eye_num[6]~reg0.ACLR
nRST => terrace_eye_num[7]~reg0.ACLR
nRST => terrace_eye_num[8]~reg0.ACLR
nRST => terrace_eye_num[9]~reg0.ACLR
nRST => terrace_eye_num[10]~reg0.ACLR
nRST => terrace_eye_num[11]~reg0.ACLR
nRST => terrace_eye_num[12]~reg0.ACLR
nRST => terrace_eye_num[13]~reg0.ACLR
nRST => terrace_eye_num[14]~reg0.ACLR
nRST => terrace_eye_num[15]~reg0.ACLR
nRST => terrace_eye_num[16]~reg0.ACLR
nRST => terrace_eye_num[17]~reg0.ACLR
nRST => terrace_eye_num[18]~reg0.ACLR
nRST => terrace_eye_num[19]~reg0.ACLR
nRST => terrace_eye_num[20]~reg0.ACLR
nRST => terrace_eye_num[21]~reg0.ACLR
nRST => terrace_eye_num[22]~reg0.ACLR
nRST => terrace_eye_num[23]~reg0.ACLR
nRST => terrace_eye_num[24]~reg0.ACLR
nRST => terrace_eye_num[25]~reg0.ACLR
nRST => terrace_eye_num[26]~reg0.ACLR
nRST => terrace_eye_num[27]~reg0.ACLR
nRST => terrace_eye_num[28]~reg0.ACLR
nRST => terrace_eye_num[29]~reg0.ACLR
nRST => terrace_eye_num[30]~reg0.ACLR
nRST => terrace_eye_num[31]~reg0.ACLR
nRST => sensor_4b5b_cnt1[0]~reg0.ACLR
nRST => sensor_4b5b_cnt1[1]~reg0.ACLR
nRST => sensor_4b5b_cnt1[2]~reg0.ACLR
nRST => sensor_4b5b_cnt1[3]~reg0.ACLR
nRST => sensor_4b5b_cnt1[4]~reg0.ACLR
nRST => sensor_4b5b_cnt1[5]~reg0.ACLR
nRST => sensor_4b5b_cnt1[6]~reg0.ACLR
nRST => sensor_4b5b_cnt1[7]~reg0.ACLR
nRST => sensor_4b5b_cnt1[8]~reg0.ACLR
nRST => sensor_4b5b_cnt1[9]~reg0.ACLR
nRST => sensor_4b5b_cnt1[10]~reg0.ACLR
nRST => sensor_4b5b_cnt1[11]~reg0.ACLR
nRST => sensor_4b5b_cnt1[12]~reg0.ACLR
nRST => sensor_4b5b_cnt1[13]~reg0.ACLR
nRST => sensor_4b5b_cnt1[14]~reg0.ACLR
nRST => sensor_4b5b_cnt1[15]~reg0.ACLR
nRST => sensor_en3_r2.ACLR
nRST => sensor_en3_r1.ACLR
nRST => sensor_en2_r2.ACLR
nRST => sensor_en2_r1.ACLR
nRST => sensor_en1_r2.ACLR
nRST => sensor_en1_r1.ACLR
nRST => sensor_en3~reg0.ACLR
nRST => sensor_en2~reg0.ACLR
nRST => sensor_en1~reg0.ACLR
nRST => sensor_in3~reg0.PRESET
nRST => sensor_in2~reg0.PRESET
nRST => sensor_in1~reg0.PRESET
nRST => ext_sensor2.ACLR
nRST => ext_sensor1.ACLR
nRST => accurate_eye_en.ACLR
nRST => sensor_4b5b_cnt2[15]~reg0.ENA
nRST => sensor_4b5b_cnt2[14]~reg0.ENA
nRST => sensor_4b5b_cnt2[13]~reg0.ENA
nRST => sensor_4b5b_cnt2[12]~reg0.ENA
nRST => sensor_4b5b_cnt2[11]~reg0.ENA
nRST => sensor_4b5b_cnt2[10]~reg0.ENA
nRST => sensor_4b5b_cnt2[9]~reg0.ENA
nRST => sensor_4b5b_cnt2[8]~reg0.ENA
nRST => sensor_4b5b_cnt2[7]~reg0.ENA
nRST => sensor_4b5b_cnt2[6]~reg0.ENA
nRST => sensor_4b5b_cnt2[5]~reg0.ENA
nRST => sensor_4b5b_cnt2[4]~reg0.ENA
nRST => sensor_4b5b_cnt2[3]~reg0.ENA
nRST => sensor_4b5b_cnt2[2]~reg0.ENA
nRST => sensor_4b5b_cnt2[1]~reg0.ENA
nRST => sensor_4b5b_cnt2[0]~reg0.ENA
nRST => sensor_4b5b_cnt3[15]~reg0.ENA
nRST => sensor_4b5b_cnt3[14]~reg0.ENA
nRST => sensor_4b5b_cnt3[13]~reg0.ENA
nRST => sensor_4b5b_cnt3[12]~reg0.ENA
nRST => sensor_4b5b_cnt3[11]~reg0.ENA
nRST => sensor_4b5b_cnt3[10]~reg0.ENA
nRST => sensor_4b5b_cnt3[9]~reg0.ENA
nRST => sensor_4b5b_cnt3[8]~reg0.ENA
nRST => sensor_4b5b_cnt3[7]~reg0.ENA
nRST => sensor_4b5b_cnt3[6]~reg0.ENA
nRST => sensor_4b5b_cnt3[5]~reg0.ENA
nRST => sensor_4b5b_cnt3[4]~reg0.ENA
nRST => sensor_4b5b_cnt3[3]~reg0.ENA
nRST => sensor_4b5b_cnt3[2]~reg0.ENA
nRST => sensor_4b5b_cnt3[1]~reg0.ENA
nRST => sensor_4b5b_cnt3[0]~reg0.ENA
clk_100 => TIME_FILTER:time_flt1.clk
clk_100 => valid_edge1_l.CLK
clk_100 => dianyan_en_l.CLK
clk_100 => terrace_eye_count[0]~reg0.CLK
clk_100 => terrace_eye_count[1]~reg0.CLK
clk_100 => terrace_eye_count[2]~reg0.CLK
clk_100 => terrace_eye_count[3]~reg0.CLK
clk_100 => terrace_eye_count[4]~reg0.CLK
clk_100 => terrace_eye_count[5]~reg0.CLK
clk_100 => terrace_eye_count[6]~reg0.CLK
clk_100 => terrace_eye_count[7]~reg0.CLK
clk_100 => terrace_eye_count[8]~reg0.CLK
clk_100 => terrace_eye_count[9]~reg0.CLK
clk_100 => terrace_eye_count[10]~reg0.CLK
clk_100 => terrace_eye_count[11]~reg0.CLK
clk_100 => terrace_eye_count[12]~reg0.CLK
clk_100 => terrace_eye_count[13]~reg0.CLK
clk_100 => terrace_eye_count[14]~reg0.CLK
clk_100 => terrace_eye_count[15]~reg0.CLK
clk_100 => terrace_eye_count[16]~reg0.CLK
clk_100 => terrace_eye_count[17]~reg0.CLK
clk_100 => terrace_eye_count[18]~reg0.CLK
clk_100 => terrace_eye_count[19]~reg0.CLK
clk_100 => terrace_eye_count[20]~reg0.CLK
clk_100 => terrace_eye_count[21]~reg0.CLK
clk_100 => terrace_eye_count[22]~reg0.CLK
clk_100 => terrace_eye_count[23]~reg0.CLK
clk_100 => terrace_eye_count[24]~reg0.CLK
clk_100 => terrace_eye_count[25]~reg0.CLK
clk_100 => terrace_eye_count[26]~reg0.CLK
clk_100 => terrace_eye_count[27]~reg0.CLK
clk_100 => terrace_eye_count[28]~reg0.CLK
clk_100 => terrace_eye_count[29]~reg0.CLK
clk_100 => terrace_eye_count[30]~reg0.CLK
clk_100 => terrace_eye_count[31]~reg0.CLK
clk_100 => terrace_eye_num[0]~reg0.CLK
clk_100 => terrace_eye_num[1]~reg0.CLK
clk_100 => terrace_eye_num[2]~reg0.CLK
clk_100 => terrace_eye_num[3]~reg0.CLK
clk_100 => terrace_eye_num[4]~reg0.CLK
clk_100 => terrace_eye_num[5]~reg0.CLK
clk_100 => terrace_eye_num[6]~reg0.CLK
clk_100 => terrace_eye_num[7]~reg0.CLK
clk_100 => terrace_eye_num[8]~reg0.CLK
clk_100 => terrace_eye_num[9]~reg0.CLK
clk_100 => terrace_eye_num[10]~reg0.CLK
clk_100 => terrace_eye_num[11]~reg0.CLK
clk_100 => terrace_eye_num[12]~reg0.CLK
clk_100 => terrace_eye_num[13]~reg0.CLK
clk_100 => terrace_eye_num[14]~reg0.CLK
clk_100 => terrace_eye_num[15]~reg0.CLK
clk_100 => terrace_eye_num[16]~reg0.CLK
clk_100 => terrace_eye_num[17]~reg0.CLK
clk_100 => terrace_eye_num[18]~reg0.CLK
clk_100 => terrace_eye_num[19]~reg0.CLK
clk_100 => terrace_eye_num[20]~reg0.CLK
clk_100 => terrace_eye_num[21]~reg0.CLK
clk_100 => terrace_eye_num[22]~reg0.CLK
clk_100 => terrace_eye_num[23]~reg0.CLK
clk_100 => terrace_eye_num[24]~reg0.CLK
clk_100 => terrace_eye_num[25]~reg0.CLK
clk_100 => terrace_eye_num[26]~reg0.CLK
clk_100 => terrace_eye_num[27]~reg0.CLK
clk_100 => terrace_eye_num[28]~reg0.CLK
clk_100 => terrace_eye_num[29]~reg0.CLK
clk_100 => terrace_eye_num[30]~reg0.CLK
clk_100 => terrace_eye_num[31]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[0]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[1]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[2]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[3]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[4]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[5]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[6]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[7]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[8]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[9]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[10]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[11]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[12]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[13]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[14]~reg0.CLK
clk_100 => sensor_4b5b_cnt3[15]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[0]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[1]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[2]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[3]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[4]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[5]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[6]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[7]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[8]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[9]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[10]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[11]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[12]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[13]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[14]~reg0.CLK
clk_100 => sensor_4b5b_cnt2[15]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[0]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[1]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[2]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[3]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[4]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[5]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[6]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[7]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[8]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[9]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[10]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[11]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[12]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[13]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[14]~reg0.CLK
clk_100 => sensor_4b5b_cnt1[15]~reg0.CLK
clk_100 => sensor_en3_r2.CLK
clk_100 => sensor_en3_r1.CLK
clk_100 => sensor_en2_r2.CLK
clk_100 => sensor_en2_r1.CLK
clk_100 => sensor_en1_r2.CLK
clk_100 => sensor_en1_r1.CLK
clk_100 => accurate_eye_en.CLK
clk_100 => sensor_in3~reg0.CLK
clk_100 => sensor_in2~reg0.CLK
clk_100 => sensor_in1~reg0.CLK
clk_100 => ext_sensor2.CLK
clk_100 => ext_sensor1.CLK
clk_100 => sensor_en3~reg0.CLK
clk_100 => sensor_en2~reg0.CLK
clk_100 => sensor_en1~reg0.CLK
clk_100 => SPR_XRawCoor[0].CLK
clk_100 => SPR_XRawCoor[1].CLK
clk_100 => SPR_XRawCoor[2].CLK
clk_100 => SPR_XRawCoor[3].CLK
clk_100 => SPR_XRawCoor[4].CLK
clk_100 => SPR_XRawCoor[5].CLK
clk_100 => SPR_XRawCoor[6].CLK
clk_100 => SPR_XRawCoor[7].CLK
clk_100 => SPR_XRawCoor[8].CLK
clk_100 => SPR_XRawCoor[9].CLK
clk_100 => SPR_XRawCoor[10].CLK
clk_100 => SPR_XRawCoor[11].CLK
clk_100 => SPR_XRawCoor[12].CLK
clk_100 => SPR_XRawCoor[13].CLK
clk_100 => SPR_XRawCoor[14].CLK
clk_100 => SPR_XRawCoor[15].CLK
clk_100 => SPR_XRawCoor[16].CLK
clk_100 => SPR_XRawCoor[17].CLK
clk_100 => SPR_XRawCoor[18].CLK
clk_100 => SPR_XRawCoor[19].CLK
clk_100 => SPR_XRawCoor[20].CLK
clk_100 => SPR_XRawCoor[21].CLK
clk_100 => SPR_XRawCoor[22].CLK
clk_100 => SPR_XRawCoor[23].CLK
clk_100 => SPR_XRawCoor[24].CLK
clk_100 => SPR_XRawCoor[25].CLK
clk_100 => SPR_XRawCoor[26].CLK
clk_100 => SPR_XRawCoor[27].CLK
clk_100 => SPR_XRawCoor[28].CLK
clk_100 => SPR_XRawCoor[29].CLK
clk_100 => SPR_XRawCoor[30].CLK
clk_100 => SPR_XRawCoor[31].CLK
clk_100 => SPR_XRawCoor[32].CLK
clk_100 => SPR_XRawCoor[33].CLK
clk_100 => SPR_XRawCoor[34].CLK
clk_100 => SPR_XRawCoor[35].CLK
clk_100 => SPR_XRawCoor[36].CLK
clk_100 => SPR_XRawCoor[37].CLK
clk_100 => SPR_XRawCoor[38].CLK
clk_100 => SPR_XRawCoor[39].CLK
clk_100 => SPR_XRawCoor[40].CLK
clk_100 => SPR_XRawCoor[41].CLK
clk_100 => SPR_XRawCoor[42].CLK
clk_100 => SPR_XRawCoor[43].CLK
clk_100 => SPR_XRawCoor[44].CLK
clk_100 => SPR_XRawCoor[45].CLK
clk_100 => SPR_XRawCoor[46].CLK
clk_100 => SPR_XRawCoor[47].CLK
clk_100 => SPR_XRawCoor[48].CLK
clk_100 => SPR_XRawCoor[49].CLK
clk_100 => SPR_XRawCoor[50].CLK
clk_100 => SPR_XRawCoor[51].CLK
clk_100 => SPR_XRawCoor[52].CLK
clk_100 => SPR_XRawCoor[53].CLK
clk_100 => SPR_XRawCoor[54].CLK
clk_100 => SPR_XRawCoor[55].CLK
clk_100 => SPR_XRawCoor[56].CLK
clk_100 => SPR_XRawCoor[57].CLK
clk_100 => SPR_XRawCoor[58].CLK
clk_100 => SPR_XRawCoor[59].CLK
clk_100 => SPR_XRawCoor[60].CLK
clk_100 => SPR_XRawCoor[61].CLK
clk_100 => SPR_XRawCoor[62].CLK
clk_100 => SPR_XRawCoor[63].CLK
clk_100 => SPR_XRawCoor_r1[0].CLK
clk_100 => SPR_XRawCoor_r1[1].CLK
clk_100 => SPR_XRawCoor_r1[2].CLK
clk_100 => SPR_XRawCoor_r1[3].CLK
clk_100 => SPR_XRawCoor_r1[4].CLK
clk_100 => SPR_XRawCoor_r1[5].CLK
clk_100 => SPR_XRawCoor_r1[6].CLK
clk_100 => SPR_XRawCoor_r1[7].CLK
clk_100 => SPR_XRawCoor_r1[8].CLK
clk_100 => SPR_XRawCoor_r1[9].CLK
clk_100 => SPR_XRawCoor_r1[10].CLK
clk_100 => SPR_XRawCoor_r1[11].CLK
clk_100 => SPR_XRawCoor_r1[12].CLK
clk_100 => SPR_XRawCoor_r1[13].CLK
clk_100 => SPR_XRawCoor_r1[14].CLK
clk_100 => SPR_XRawCoor_r1[15].CLK
clk_100 => SPR_XRawCoor_r1[16].CLK
clk_100 => SPR_XRawCoor_r1[17].CLK
clk_100 => SPR_XRawCoor_r1[18].CLK
clk_100 => SPR_XRawCoor_r1[19].CLK
clk_100 => SPR_XRawCoor_r1[20].CLK
clk_100 => SPR_XRawCoor_r1[21].CLK
clk_100 => SPR_XRawCoor_r1[22].CLK
clk_100 => SPR_XRawCoor_r1[23].CLK
clk_100 => SPR_XRawCoor_r1[24].CLK
clk_100 => SPR_XRawCoor_r1[25].CLK
clk_100 => SPR_XRawCoor_r1[26].CLK
clk_100 => SPR_XRawCoor_r1[27].CLK
clk_100 => SPR_XRawCoor_r1[28].CLK
clk_100 => SPR_XRawCoor_r1[29].CLK
clk_100 => SPR_XRawCoor_r1[30].CLK
clk_100 => SPR_XRawCoor_r1[31].CLK
clk_100 => SPR_XRawCoor_r1[32].CLK
clk_100 => SPR_XRawCoor_r1[33].CLK
clk_100 => SPR_XRawCoor_r1[34].CLK
clk_100 => SPR_XRawCoor_r1[35].CLK
clk_100 => SPR_XRawCoor_r1[36].CLK
clk_100 => SPR_XRawCoor_r1[37].CLK
clk_100 => SPR_XRawCoor_r1[38].CLK
clk_100 => SPR_XRawCoor_r1[39].CLK
clk_100 => SPR_XRawCoor_r1[40].CLK
clk_100 => SPR_XRawCoor_r1[41].CLK
clk_100 => SPR_XRawCoor_r1[42].CLK
clk_100 => SPR_XRawCoor_r1[43].CLK
clk_100 => SPR_XRawCoor_r1[44].CLK
clk_100 => SPR_XRawCoor_r1[45].CLK
clk_100 => SPR_XRawCoor_r1[46].CLK
clk_100 => SPR_XRawCoor_r1[47].CLK
clk_100 => SPR_XRawCoor_r1[48].CLK
clk_100 => SPR_XRawCoor_r1[49].CLK
clk_100 => SPR_XRawCoor_r1[50].CLK
clk_100 => SPR_XRawCoor_r1[51].CLK
clk_100 => SPR_XRawCoor_r1[52].CLK
clk_100 => SPR_XRawCoor_r1[53].CLK
clk_100 => SPR_XRawCoor_r1[54].CLK
clk_100 => SPR_XRawCoor_r1[55].CLK
clk_100 => SPR_XRawCoor_r1[56].CLK
clk_100 => SPR_XRawCoor_r1[57].CLK
clk_100 => SPR_XRawCoor_r1[58].CLK
clk_100 => SPR_XRawCoor_r1[59].CLK
clk_100 => SPR_XRawCoor_r1[60].CLK
clk_100 => SPR_XRawCoor_r1[61].CLK
clk_100 => SPR_XRawCoor_r1[62].CLK
clk_100 => SPR_XRawCoor_r1[63].CLK
clk_100 => TIME_FILTER:time_flt2.clk
clk_100 => DY_DLY:DELAY1.clk
clk_100 => DY_DLY:DELAY2.clk
clk_100 => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.clk
clk_100 => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.clk
gen_en_sensor => sensor_in1.OUTPUTSELECT
gen_en_sensor => sensor_in2.OUTPUTSELECT
gen_en_sensor => process_4.IN1
sensor_en_sel => sensor_en1.OUTPUTSELECT
sensor_en_sel => sensor_en2.OUTPUTSELECT
sensor_en_sel => sensor_en3.OUTPUTSELECT
PN_sel => ext_sensor1.OUTPUTSELECT
PN_sel => ext_sensor2.OUTPUTSELECT
select_not => ext_sensor1.OUTPUTSELECT
select_not => ext_sensor2.OUTPUTSELECT
select_not => ext_sensor1.OUTPUTSELECT
select_not => ext_sensor2.OUTPUTSELECT
sensor_en1_reg => sensor_en1.DATAA
sensor_en2_reg => sensor_en2.DATAA
sensor_en3_reg => sensor_en3.DATAA
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => terrace_eye_count.OUTPUTSELECT
dianyan_en => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.dianyan_en
dianyan_en => dianyan_en_l.DATAIN
dianyan_en => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.dianyan_en
dianyan_en => process_6.IN1
dianyan_en => terrace_eye_num[31]~reg0.ENA
dianyan_en => terrace_eye_num[30]~reg0.ENA
dianyan_en => terrace_eye_num[29]~reg0.ENA
dianyan_en => terrace_eye_num[28]~reg0.ENA
dianyan_en => terrace_eye_num[27]~reg0.ENA
dianyan_en => terrace_eye_num[26]~reg0.ENA
dianyan_en => terrace_eye_num[25]~reg0.ENA
dianyan_en => terrace_eye_num[24]~reg0.ENA
dianyan_en => terrace_eye_num[23]~reg0.ENA
dianyan_en => terrace_eye_num[22]~reg0.ENA
dianyan_en => terrace_eye_num[21]~reg0.ENA
dianyan_en => terrace_eye_num[20]~reg0.ENA
dianyan_en => terrace_eye_num[19]~reg0.ENA
dianyan_en => terrace_eye_num[18]~reg0.ENA
dianyan_en => terrace_eye_num[17]~reg0.ENA
dianyan_en => terrace_eye_num[16]~reg0.ENA
dianyan_en => terrace_eye_num[15]~reg0.ENA
dianyan_en => terrace_eye_num[14]~reg0.ENA
dianyan_en => terrace_eye_num[13]~reg0.ENA
dianyan_en => terrace_eye_num[12]~reg0.ENA
dianyan_en => terrace_eye_num[11]~reg0.ENA
dianyan_en => terrace_eye_num[10]~reg0.ENA
dianyan_en => terrace_eye_num[9]~reg0.ENA
dianyan_en => terrace_eye_num[8]~reg0.ENA
dianyan_en => terrace_eye_num[7]~reg0.ENA
dianyan_en => terrace_eye_num[6]~reg0.ENA
dianyan_en => terrace_eye_num[5]~reg0.ENA
dianyan_en => terrace_eye_num[4]~reg0.ENA
dianyan_en => terrace_eye_num[3]~reg0.ENA
dianyan_en => terrace_eye_num[2]~reg0.ENA
dianyan_en => terrace_eye_num[1]~reg0.ENA
dianyan_en => terrace_eye_num[0]~reg0.ENA
F_GPIO_I[1] => ext_sensor1.DATAB
F_GPIO_I[1] => ext_sensor1.DATAA
F_GPIO_I[2] => ext_sensor2.DATAB
F_GPIO_I[2] => ext_sensor2.DATAA
F_GPIO_I[3] => ~NO_FANOUT~
F_GPIO_I[4] => sensor_en3.DATAB
F_GPIO_I[5] => sensor_en2.DATAB
F_GPIO_I[6] => ext_sensor1.DATAB
F_GPIO_I[6] => ext_sensor1.DATAA
F_GPIO_I[7] => ext_sensor2.DATAB
F_GPIO_I[7] => ext_sensor2.DATAA
F_GPIO_I[8] => ~NO_FANOUT~
F_GPIO_I[9] => sensor_en1.DATAB
F_GPIO_I[10] => ~NO_FANOUT~
gen_dy => sensor_in1.DATAB
gen_dy => sensor_in2.DATAB
gen_dy => sensor_in3~reg0.DATAIN
timeflt_en => TIME_FILTER:time_flt1.timeflt_en
timeflt_en => TIME_FILTER:time_flt2.timeflt_en
filter_time[0] => TIME_FILTER:time_flt1.filter_time[1]
filter_time[0] => TIME_FILTER:time_flt2.filter_time[1]
filter_time[1] => TIME_FILTER:time_flt1.filter_time[2]
filter_time[1] => TIME_FILTER:time_flt2.filter_time[2]
filter_time[2] => TIME_FILTER:time_flt1.filter_time[3]
filter_time[2] => TIME_FILTER:time_flt2.filter_time[3]
filter_time[3] => TIME_FILTER:time_flt1.filter_time[4]
filter_time[3] => TIME_FILTER:time_flt2.filter_time[4]
filter_time[4] => TIME_FILTER:time_flt1.filter_time[5]
filter_time[4] => TIME_FILTER:time_flt2.filter_time[5]
filter_time[5] => TIME_FILTER:time_flt1.filter_time[6]
filter_time[5] => TIME_FILTER:time_flt2.filter_time[6]
filter_time[6] => TIME_FILTER:time_flt1.filter_time[7]
filter_time[6] => TIME_FILTER:time_flt2.filter_time[7]
filter_time[7] => TIME_FILTER:time_flt1.filter_time[8]
filter_time[7] => TIME_FILTER:time_flt2.filter_time[8]
filter_time[8] => TIME_FILTER:time_flt1.filter_time[9]
filter_time[8] => TIME_FILTER:time_flt2.filter_time[9]
filter_time[9] => TIME_FILTER:time_flt1.filter_time[10]
filter_time[9] => TIME_FILTER:time_flt2.filter_time[10]
filter_time[10] => TIME_FILTER:time_flt1.filter_time[11]
filter_time[10] => TIME_FILTER:time_flt2.filter_time[11]
filter_time[11] => TIME_FILTER:time_flt1.filter_time[12]
filter_time[11] => TIME_FILTER:time_flt2.filter_time[12]
filter_time[12] => TIME_FILTER:time_flt1.filter_time[13]
filter_time[12] => TIME_FILTER:time_flt2.filter_time[13]
filter_time[13] => TIME_FILTER:time_flt1.filter_time[14]
filter_time[13] => TIME_FILTER:time_flt2.filter_time[14]
filter_time[14] => TIME_FILTER:time_flt1.filter_time[15]
filter_time[14] => TIME_FILTER:time_flt2.filter_time[15]
filter_time[15] => TIME_FILTER:time_flt1.filter_time[16]
filter_time[15] => TIME_FILTER:time_flt2.filter_time[16]
filter_time[16] => TIME_FILTER:time_flt1.filter_time[17]
filter_time[16] => TIME_FILTER:time_flt2.filter_time[17]
filter_time[17] => TIME_FILTER:time_flt1.filter_time[18]
filter_time[17] => TIME_FILTER:time_flt2.filter_time[18]
filter_time[18] => TIME_FILTER:time_flt1.filter_time[19]
filter_time[18] => TIME_FILTER:time_flt2.filter_time[19]
filter_time[19] => TIME_FILTER:time_flt1.filter_time[20]
filter_time[19] => TIME_FILTER:time_flt2.filter_time[20]
filter_time[20] => TIME_FILTER:time_flt1.filter_time[21]
filter_time[20] => TIME_FILTER:time_flt2.filter_time[21]
filter_time[21] => TIME_FILTER:time_flt1.filter_time[22]
filter_time[21] => TIME_FILTER:time_flt2.filter_time[22]
filter_time[22] => TIME_FILTER:time_flt1.filter_time[23]
filter_time[22] => TIME_FILTER:time_flt2.filter_time[23]
filter_time[23] => TIME_FILTER:time_flt1.filter_time[24]
filter_time[23] => TIME_FILTER:time_flt2.filter_time[24]
filter_time[24] => TIME_FILTER:time_flt1.filter_time[25]
filter_time[24] => TIME_FILTER:time_flt2.filter_time[25]
filter_time[25] => TIME_FILTER:time_flt1.filter_time[26]
filter_time[25] => TIME_FILTER:time_flt2.filter_time[26]
filter_time[26] => TIME_FILTER:time_flt1.filter_time[27]
filter_time[26] => TIME_FILTER:time_flt2.filter_time[27]
filter_time[27] => TIME_FILTER:time_flt1.filter_time[28]
filter_time[27] => TIME_FILTER:time_flt2.filter_time[28]
filter_time[28] => TIME_FILTER:time_flt1.filter_time[29]
filter_time[28] => TIME_FILTER:time_flt2.filter_time[29]
filter_time[29] => TIME_FILTER:time_flt1.filter_time[30]
filter_time[29] => TIME_FILTER:time_flt2.filter_time[30]
filter_time[30] => TIME_FILTER:time_flt1.filter_time[31]
filter_time[30] => TIME_FILTER:time_flt2.filter_time[31]
filter_time[31] => ~NO_FANOUT~
sensor_delay_time1[0] => DY_DLY:DELAY1.sensor_delay_time[1]
sensor_delay_time1[1] => DY_DLY:DELAY1.sensor_delay_time[2]
sensor_delay_time1[2] => DY_DLY:DELAY1.sensor_delay_time[3]
sensor_delay_time1[3] => DY_DLY:DELAY1.sensor_delay_time[4]
sensor_delay_time1[4] => DY_DLY:DELAY1.sensor_delay_time[5]
sensor_delay_time1[5] => DY_DLY:DELAY1.sensor_delay_time[6]
sensor_delay_time1[6] => DY_DLY:DELAY1.sensor_delay_time[7]
sensor_delay_time1[7] => DY_DLY:DELAY1.sensor_delay_time[8]
sensor_delay_time1[8] => DY_DLY:DELAY1.sensor_delay_time[9]
sensor_delay_time1[9] => DY_DLY:DELAY1.sensor_delay_time[10]
sensor_delay_time1[10] => DY_DLY:DELAY1.sensor_delay_time[11]
sensor_delay_time1[11] => DY_DLY:DELAY1.sensor_delay_time[12]
sensor_delay_time1[12] => DY_DLY:DELAY1.sensor_delay_time[13]
sensor_delay_time1[13] => DY_DLY:DELAY1.sensor_delay_time[14]
sensor_delay_time1[14] => DY_DLY:DELAY1.sensor_delay_time[15]
sensor_delay_time1[15] => ~NO_FANOUT~
sensor_delay_time2[0] => DY_DLY:DELAY2.sensor_delay_time[1]
sensor_delay_time2[1] => DY_DLY:DELAY2.sensor_delay_time[2]
sensor_delay_time2[2] => DY_DLY:DELAY2.sensor_delay_time[3]
sensor_delay_time2[3] => DY_DLY:DELAY2.sensor_delay_time[4]
sensor_delay_time2[4] => DY_DLY:DELAY2.sensor_delay_time[5]
sensor_delay_time2[5] => DY_DLY:DELAY2.sensor_delay_time[6]
sensor_delay_time2[6] => DY_DLY:DELAY2.sensor_delay_time[7]
sensor_delay_time2[7] => DY_DLY:DELAY2.sensor_delay_time[8]
sensor_delay_time2[8] => DY_DLY:DELAY2.sensor_delay_time[9]
sensor_delay_time2[9] => DY_DLY:DELAY2.sensor_delay_time[10]
sensor_delay_time2[10] => DY_DLY:DELAY2.sensor_delay_time[11]
sensor_delay_time2[11] => DY_DLY:DELAY2.sensor_delay_time[12]
sensor_delay_time2[12] => DY_DLY:DELAY2.sensor_delay_time[13]
sensor_delay_time2[13] => DY_DLY:DELAY2.sensor_delay_time[14]
sensor_delay_time2[14] => DY_DLY:DELAY2.sensor_delay_time[15]
sensor_delay_time2[15] => ~NO_FANOUT~
sensor_delay_time3[0] => ~NO_FANOUT~
sensor_delay_time3[1] => ~NO_FANOUT~
sensor_delay_time3[2] => ~NO_FANOUT~
sensor_delay_time3[3] => ~NO_FANOUT~
sensor_delay_time3[4] => ~NO_FANOUT~
sensor_delay_time3[5] => ~NO_FANOUT~
sensor_delay_time3[6] => ~NO_FANOUT~
sensor_delay_time3[7] => ~NO_FANOUT~
sensor_delay_time3[8] => ~NO_FANOUT~
sensor_delay_time3[9] => ~NO_FANOUT~
sensor_delay_time3[10] => ~NO_FANOUT~
sensor_delay_time3[11] => ~NO_FANOUT~
sensor_delay_time3[12] => ~NO_FANOUT~
sensor_delay_time3[13] => ~NO_FANOUT~
sensor_delay_time3[14] => ~NO_FANOUT~
sensor_delay_time3[15] => ~NO_FANOUT~
X_Raw_A_Filted_port => DY_DLY:DELAY1.X_Raw_A_Filted_port
X_Raw_A_Filted_port => DY_DLY:DELAY2.X_Raw_A_Filted_port
X_Raw_B_Filted_port => DY_DLY:DELAY1.X_Raw_B_Filted_port
X_Raw_B_Filted_port => DY_DLY:DELAY2.X_Raw_B_Filted_port
sizefilter_mode => process_4.IN1
sizefilter_mode => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.sizefilter_mode
sizefilter_mode => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.sizefilter_mode
SPR_XRawCoor_in[0] => SPR_XRawCoor_r1[0].DATAIN
SPR_XRawCoor_in[1] => SPR_XRawCoor_r1[1].DATAIN
SPR_XRawCoor_in[2] => SPR_XRawCoor_r1[2].DATAIN
SPR_XRawCoor_in[3] => SPR_XRawCoor_r1[3].DATAIN
SPR_XRawCoor_in[4] => SPR_XRawCoor_r1[4].DATAIN
SPR_XRawCoor_in[5] => SPR_XRawCoor_r1[5].DATAIN
SPR_XRawCoor_in[6] => SPR_XRawCoor_r1[6].DATAIN
SPR_XRawCoor_in[7] => SPR_XRawCoor_r1[7].DATAIN
SPR_XRawCoor_in[8] => SPR_XRawCoor_r1[8].DATAIN
SPR_XRawCoor_in[9] => SPR_XRawCoor_r1[9].DATAIN
SPR_XRawCoor_in[10] => SPR_XRawCoor_r1[10].DATAIN
SPR_XRawCoor_in[11] => SPR_XRawCoor_r1[11].DATAIN
SPR_XRawCoor_in[12] => SPR_XRawCoor_r1[12].DATAIN
SPR_XRawCoor_in[13] => SPR_XRawCoor_r1[13].DATAIN
SPR_XRawCoor_in[14] => SPR_XRawCoor_r1[14].DATAIN
SPR_XRawCoor_in[15] => SPR_XRawCoor_r1[15].DATAIN
SPR_XRawCoor_in[16] => SPR_XRawCoor_r1[16].DATAIN
SPR_XRawCoor_in[17] => SPR_XRawCoor_r1[17].DATAIN
SPR_XRawCoor_in[18] => SPR_XRawCoor_r1[18].DATAIN
SPR_XRawCoor_in[19] => SPR_XRawCoor_r1[19].DATAIN
SPR_XRawCoor_in[20] => SPR_XRawCoor_r1[20].DATAIN
SPR_XRawCoor_in[21] => SPR_XRawCoor_r1[21].DATAIN
SPR_XRawCoor_in[22] => SPR_XRawCoor_r1[22].DATAIN
SPR_XRawCoor_in[23] => SPR_XRawCoor_r1[23].DATAIN
SPR_XRawCoor_in[24] => SPR_XRawCoor_r1[24].DATAIN
SPR_XRawCoor_in[25] => SPR_XRawCoor_r1[25].DATAIN
SPR_XRawCoor_in[26] => SPR_XRawCoor_r1[26].DATAIN
SPR_XRawCoor_in[27] => SPR_XRawCoor_r1[27].DATAIN
SPR_XRawCoor_in[28] => SPR_XRawCoor_r1[28].DATAIN
SPR_XRawCoor_in[29] => SPR_XRawCoor_r1[29].DATAIN
SPR_XRawCoor_in[30] => SPR_XRawCoor_r1[30].DATAIN
SPR_XRawCoor_in[31] => SPR_XRawCoor_r1[31].DATAIN
SPR_XRawCoor_in[32] => SPR_XRawCoor_r1[32].DATAIN
SPR_XRawCoor_in[33] => SPR_XRawCoor_r1[33].DATAIN
SPR_XRawCoor_in[34] => SPR_XRawCoor_r1[34].DATAIN
SPR_XRawCoor_in[35] => SPR_XRawCoor_r1[35].DATAIN
SPR_XRawCoor_in[36] => SPR_XRawCoor_r1[36].DATAIN
SPR_XRawCoor_in[37] => SPR_XRawCoor_r1[37].DATAIN
SPR_XRawCoor_in[38] => SPR_XRawCoor_r1[38].DATAIN
SPR_XRawCoor_in[39] => SPR_XRawCoor_r1[39].DATAIN
SPR_XRawCoor_in[40] => SPR_XRawCoor_r1[40].DATAIN
SPR_XRawCoor_in[41] => SPR_XRawCoor_r1[41].DATAIN
SPR_XRawCoor_in[42] => SPR_XRawCoor_r1[42].DATAIN
SPR_XRawCoor_in[43] => SPR_XRawCoor_r1[43].DATAIN
SPR_XRawCoor_in[44] => SPR_XRawCoor_r1[44].DATAIN
SPR_XRawCoor_in[45] => SPR_XRawCoor_r1[45].DATAIN
SPR_XRawCoor_in[46] => SPR_XRawCoor_r1[46].DATAIN
SPR_XRawCoor_in[47] => SPR_XRawCoor_r1[47].DATAIN
SPR_XRawCoor_in[48] => SPR_XRawCoor_r1[48].DATAIN
SPR_XRawCoor_in[49] => SPR_XRawCoor_r1[49].DATAIN
SPR_XRawCoor_in[50] => SPR_XRawCoor_r1[50].DATAIN
SPR_XRawCoor_in[51] => SPR_XRawCoor_r1[51].DATAIN
SPR_XRawCoor_in[52] => SPR_XRawCoor_r1[52].DATAIN
SPR_XRawCoor_in[53] => SPR_XRawCoor_r1[53].DATAIN
SPR_XRawCoor_in[54] => SPR_XRawCoor_r1[54].DATAIN
SPR_XRawCoor_in[55] => SPR_XRawCoor_r1[55].DATAIN
SPR_XRawCoor_in[56] => SPR_XRawCoor_r1[56].DATAIN
SPR_XRawCoor_in[57] => SPR_XRawCoor_r1[57].DATAIN
SPR_XRawCoor_in[58] => SPR_XRawCoor_r1[58].DATAIN
SPR_XRawCoor_in[59] => SPR_XRawCoor_r1[59].DATAIN
SPR_XRawCoor_in[60] => SPR_XRawCoor_r1[60].DATAIN
SPR_XRawCoor_in[61] => SPR_XRawCoor_r1[61].DATAIN
SPR_XRawCoor_in[62] => SPR_XRawCoor_r1[62].DATAIN
SPR_XRawCoor_in[63] => SPR_XRawCoor_r1[63].DATAIN
PD1FIFO_aclr => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.PDFIFO_aclr
Ch1_SPR_XPRTSize_Wr[0] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[0]
Ch1_SPR_XPRTSize_Wr[1] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[1]
Ch1_SPR_XPRTSize_Wr[2] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[2]
Ch1_SPR_XPRTSize_Wr[3] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[3]
Ch1_SPR_XPRTSize_Wr[4] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[4]
Ch1_SPR_XPRTSize_Wr[5] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[5]
Ch1_SPR_XPRTSize_Wr[6] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[6]
Ch1_SPR_XPRTSize_Wr[7] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[7]
Ch1_SPR_XPRTSize_Wr[8] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[8]
Ch1_SPR_XPRTSize_Wr[9] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[9]
Ch1_SPR_XPRTSize_Wr[10] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[10]
Ch1_SPR_XPRTSize_Wr[11] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[11]
Ch1_SPR_XPRTSize_Wr[12] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[12]
Ch1_SPR_XPRTSize_Wr[13] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[13]
Ch1_SPR_XPRTSize_Wr[14] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[14]
Ch1_SPR_XPRTSize_Wr[15] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[15]
Ch1_SPR_XPRTSize_Wr[16] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[16]
Ch1_SPR_XPRTSize_Wr[17] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[17]
Ch1_SPR_XPRTSize_Wr[18] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[18]
Ch1_SPR_XPRTSize_Wr[19] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[19]
Ch1_SPR_XPRTSize_Wr[20] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[20]
Ch1_SPR_XPRTSize_Wr[21] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[21]
Ch1_SPR_XPRTSize_Wr[22] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[22]
Ch1_SPR_XPRTSize_Wr[23] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[23]
Ch1_SPR_XPRTSize_Wr[24] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[24]
Ch1_SPR_XPRTSize_Wr[25] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[25]
Ch1_SPR_XPRTSize_Wr[26] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[26]
Ch1_SPR_XPRTSize_Wr[27] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[27]
Ch1_SPR_XPRTSize_Wr[28] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[28]
Ch1_SPR_XPRTSize_Wr[29] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[29]
Ch1_SPR_XPRTSize_Wr[30] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[30]
Ch1_SPR_XPRTSize_Wr[31] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[31]
Ch1_SPR_XPRTSize_Wr[32] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[32]
Ch1_SPR_XPRTSize_Wr[33] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[33]
Ch1_SPR_XPRTSize_Wr[34] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[34]
Ch1_SPR_XPRTSize_Wr[35] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[35]
Ch1_SPR_XPRTSize_Wr[36] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[36]
Ch1_SPR_XPRTSize_Wr[37] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[37]
Ch1_SPR_XPRTSize_Wr[38] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[38]
Ch1_SPR_XPRTSize_Wr[39] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[39]
Ch1_SPR_XPRTSize_Wr[40] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[40]
Ch1_SPR_XPRTSize_Wr[41] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[41]
Ch1_SPR_XPRTSize_Wr[42] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[42]
Ch1_SPR_XPRTSize_Wr[43] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[43]
Ch1_SPR_XPRTSize_Wr[44] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[44]
Ch1_SPR_XPRTSize_Wr[45] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[45]
Ch1_SPR_XPRTSize_Wr[46] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[46]
Ch1_SPR_XPRTSize_Wr[47] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[47]
Ch1_SPR_XPRTSize_Wr[48] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[48]
Ch1_SPR_XPRTSize_Wr[49] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[49]
Ch1_SPR_XPRTSize_Wr[50] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[50]
Ch1_SPR_XPRTSize_Wr[51] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[51]
Ch1_SPR_XPRTSize_Wr[52] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[52]
Ch1_SPR_XPRTSize_Wr[53] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[53]
Ch1_SPR_XPRTSize_Wr[54] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[54]
Ch1_SPR_XPRTSize_Wr[55] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[55]
Ch1_SPR_XPRTSize_Wr[56] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[56]
Ch1_SPR_XPRTSize_Wr[57] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[57]
Ch1_SPR_XPRTSize_Wr[58] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[58]
Ch1_SPR_XPRTSize_Wr[59] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[59]
Ch1_SPR_XPRTSize_Wr[60] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[60]
Ch1_SPR_XPRTSize_Wr[61] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[61]
Ch1_SPR_XPRTSize_Wr[62] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[62]
Ch1_SPR_XPRTSize_Wr[63] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.CH_SPR_XPRTSize_Wr[63]
Ch1_SPR_XPRTSize_Wr_en => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.Ch_SPR_XPRTSize_Wr_en
Ch1_SPR_XPRTSize_Wr_en1 => DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.Ch_SPR_XPRTSize_Wr_en1
PD2FIFO_aclr => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.PDFIFO_aclr
Ch2_SPR_XPRTSize_Wr[0] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[0]
Ch2_SPR_XPRTSize_Wr[1] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[1]
Ch2_SPR_XPRTSize_Wr[2] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[2]
Ch2_SPR_XPRTSize_Wr[3] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[3]
Ch2_SPR_XPRTSize_Wr[4] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[4]
Ch2_SPR_XPRTSize_Wr[5] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[5]
Ch2_SPR_XPRTSize_Wr[6] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[6]
Ch2_SPR_XPRTSize_Wr[7] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[7]
Ch2_SPR_XPRTSize_Wr[8] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[8]
Ch2_SPR_XPRTSize_Wr[9] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[9]
Ch2_SPR_XPRTSize_Wr[10] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[10]
Ch2_SPR_XPRTSize_Wr[11] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[11]
Ch2_SPR_XPRTSize_Wr[12] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[12]
Ch2_SPR_XPRTSize_Wr[13] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[13]
Ch2_SPR_XPRTSize_Wr[14] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[14]
Ch2_SPR_XPRTSize_Wr[15] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[15]
Ch2_SPR_XPRTSize_Wr[16] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[16]
Ch2_SPR_XPRTSize_Wr[17] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[17]
Ch2_SPR_XPRTSize_Wr[18] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[18]
Ch2_SPR_XPRTSize_Wr[19] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[19]
Ch2_SPR_XPRTSize_Wr[20] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[20]
Ch2_SPR_XPRTSize_Wr[21] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[21]
Ch2_SPR_XPRTSize_Wr[22] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[22]
Ch2_SPR_XPRTSize_Wr[23] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[23]
Ch2_SPR_XPRTSize_Wr[24] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[24]
Ch2_SPR_XPRTSize_Wr[25] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[25]
Ch2_SPR_XPRTSize_Wr[26] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[26]
Ch2_SPR_XPRTSize_Wr[27] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[27]
Ch2_SPR_XPRTSize_Wr[28] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[28]
Ch2_SPR_XPRTSize_Wr[29] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[29]
Ch2_SPR_XPRTSize_Wr[30] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[30]
Ch2_SPR_XPRTSize_Wr[31] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[31]
Ch2_SPR_XPRTSize_Wr[32] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[32]
Ch2_SPR_XPRTSize_Wr[33] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[33]
Ch2_SPR_XPRTSize_Wr[34] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[34]
Ch2_SPR_XPRTSize_Wr[35] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[35]
Ch2_SPR_XPRTSize_Wr[36] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[36]
Ch2_SPR_XPRTSize_Wr[37] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[37]
Ch2_SPR_XPRTSize_Wr[38] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[38]
Ch2_SPR_XPRTSize_Wr[39] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[39]
Ch2_SPR_XPRTSize_Wr[40] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[40]
Ch2_SPR_XPRTSize_Wr[41] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[41]
Ch2_SPR_XPRTSize_Wr[42] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[42]
Ch2_SPR_XPRTSize_Wr[43] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[43]
Ch2_SPR_XPRTSize_Wr[44] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[44]
Ch2_SPR_XPRTSize_Wr[45] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[45]
Ch2_SPR_XPRTSize_Wr[46] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[46]
Ch2_SPR_XPRTSize_Wr[47] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[47]
Ch2_SPR_XPRTSize_Wr[48] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[48]
Ch2_SPR_XPRTSize_Wr[49] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[49]
Ch2_SPR_XPRTSize_Wr[50] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[50]
Ch2_SPR_XPRTSize_Wr[51] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[51]
Ch2_SPR_XPRTSize_Wr[52] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[52]
Ch2_SPR_XPRTSize_Wr[53] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[53]
Ch2_SPR_XPRTSize_Wr[54] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[54]
Ch2_SPR_XPRTSize_Wr[55] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[55]
Ch2_SPR_XPRTSize_Wr[56] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[56]
Ch2_SPR_XPRTSize_Wr[57] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[57]
Ch2_SPR_XPRTSize_Wr[58] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[58]
Ch2_SPR_XPRTSize_Wr[59] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[59]
Ch2_SPR_XPRTSize_Wr[60] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[60]
Ch2_SPR_XPRTSize_Wr[61] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[61]
Ch2_SPR_XPRTSize_Wr[62] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[62]
Ch2_SPR_XPRTSize_Wr[63] => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.CH_SPR_XPRTSize_Wr[63]
Ch2_SPR_XPRTSize_Wr_en => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.Ch_SPR_XPRTSize_Wr_en
Ch2_SPR_XPRTSize_Wr_en1 => DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.Ch_SPR_XPRTSize_Wr_en1
PD3FIFO_aclr => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[0] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[1] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[2] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[3] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[4] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[5] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[6] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[7] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[8] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[9] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[10] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[11] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[12] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[13] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[14] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[15] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[16] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[17] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[18] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[19] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[20] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[21] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[22] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[23] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[24] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[25] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[26] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[27] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[28] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[29] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[30] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[31] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[32] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[33] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[34] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[35] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[36] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[37] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[38] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[39] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[40] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[41] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[42] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[43] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[44] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[45] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[46] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[47] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[48] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[49] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[50] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[51] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[52] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[53] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[54] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[55] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[56] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[57] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[58] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[59] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[60] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[61] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[62] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr[63] => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr_en => ~NO_FANOUT~
Ch3_SPR_XPRTSize_Wr_en1 => ~NO_FANOUT~
sensor_en1 <= sensor_en1~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en2 <= sensor_en2~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_en3 <= sensor_en3~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_in1 <= sensor_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_in2 <= sensor_in2~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_in3 <= sensor_in3~reg0.DB_MAX_OUTPUT_PORT_TYPE
PD1_FIFO_alfull <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.PD_FIFO_alfull
PD1_FIFO_empty <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.PD_FIFO_empty
empty_error1 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.empty_error
PD2_FIFO_alfull <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.PD_FIFO_alfull
PD2_FIFO_empty <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.PD_FIFO_empty
empty_error2 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.empty_error
PD3_FIFO_alfull <= PD3_FIFO_alfull.DB_MAX_OUTPUT_PORT_TYPE
PD3_FIFO_empty <= PD3_FIFO_empty.DB_MAX_OUTPUT_PORT_TYPE
empty_error3 <= empty_error3.DB_MAX_OUTPUT_PORT_TYPE
valid_edge1 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.valid_edge
valid_edge_f1 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.valid_edge_f
discard1_cnt[0] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[0]
discard1_cnt[1] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[1]
discard1_cnt[2] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[2]
discard1_cnt[3] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[3]
discard1_cnt[4] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[4]
discard1_cnt[5] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[5]
discard1_cnt[6] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[6]
discard1_cnt[7] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst1.discard_cnt[7]
valid_edge2 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.valid_edge
valid_edge_f2 <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.valid_edge_f
discard2_cnt[0] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[0]
discard2_cnt[1] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[1]
discard2_cnt[2] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[2]
discard2_cnt[3] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[3]
discard2_cnt[4] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[4]
discard2_cnt[5] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[5]
discard2_cnt[6] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[6]
discard2_cnt[7] <= DY_SIZE_FILTER:DY_SIZE_FILTER_inst2.discard_cnt[7]
valid_edge3 <= <GND>
valid_edge_f3 <= valid_edge_f3.DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[1] <= discard3_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[2] <= discard3_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[3] <= discard3_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[4] <= discard3_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[5] <= discard3_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[6] <= discard3_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
discard3_cnt[7] <= discard3_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt1.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_en => sensor_4b5b_cnt2.OUTPUTSELECT
sensor_4b5b_cnt1[0] <= sensor_4b5b_cnt1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[1] <= sensor_4b5b_cnt1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[2] <= sensor_4b5b_cnt1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[3] <= sensor_4b5b_cnt1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[4] <= sensor_4b5b_cnt1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[5] <= sensor_4b5b_cnt1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[6] <= sensor_4b5b_cnt1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[7] <= sensor_4b5b_cnt1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[8] <= sensor_4b5b_cnt1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[9] <= sensor_4b5b_cnt1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[10] <= sensor_4b5b_cnt1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[11] <= sensor_4b5b_cnt1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[12] <= sensor_4b5b_cnt1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[13] <= sensor_4b5b_cnt1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[14] <= sensor_4b5b_cnt1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt1[15] <= sensor_4b5b_cnt1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[0] <= sensor_4b5b_cnt2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[1] <= sensor_4b5b_cnt2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[2] <= sensor_4b5b_cnt2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[3] <= sensor_4b5b_cnt2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[4] <= sensor_4b5b_cnt2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[5] <= sensor_4b5b_cnt2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[6] <= sensor_4b5b_cnt2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[7] <= sensor_4b5b_cnt2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[8] <= sensor_4b5b_cnt2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[9] <= sensor_4b5b_cnt2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[10] <= sensor_4b5b_cnt2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[11] <= sensor_4b5b_cnt2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[12] <= sensor_4b5b_cnt2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[13] <= sensor_4b5b_cnt2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[14] <= sensor_4b5b_cnt2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt2[15] <= sensor_4b5b_cnt2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[0] <= sensor_4b5b_cnt3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[1] <= sensor_4b5b_cnt3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[2] <= sensor_4b5b_cnt3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[3] <= sensor_4b5b_cnt3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[4] <= sensor_4b5b_cnt3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[5] <= sensor_4b5b_cnt3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[6] <= sensor_4b5b_cnt3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[7] <= sensor_4b5b_cnt3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[8] <= sensor_4b5b_cnt3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[9] <= sensor_4b5b_cnt3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[10] <= sensor_4b5b_cnt3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[11] <= sensor_4b5b_cnt3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[12] <= sensor_4b5b_cnt3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[13] <= sensor_4b5b_cnt3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[14] <= sensor_4b5b_cnt3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_4b5b_cnt3[15] <= sensor_4b5b_cnt3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_sign_clr => ~NO_FANOUT~
terrace_eye_num[0] <= terrace_eye_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[1] <= terrace_eye_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[2] <= terrace_eye_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[3] <= terrace_eye_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[4] <= terrace_eye_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[5] <= terrace_eye_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[6] <= terrace_eye_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[7] <= terrace_eye_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[8] <= terrace_eye_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[9] <= terrace_eye_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[10] <= terrace_eye_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[11] <= terrace_eye_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[12] <= terrace_eye_num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[13] <= terrace_eye_num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[14] <= terrace_eye_num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[15] <= terrace_eye_num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[16] <= terrace_eye_num[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[17] <= terrace_eye_num[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[18] <= terrace_eye_num[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[19] <= terrace_eye_num[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[20] <= terrace_eye_num[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[21] <= terrace_eye_num[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[22] <= terrace_eye_num[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[23] <= terrace_eye_num[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[24] <= terrace_eye_num[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[25] <= terrace_eye_num[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[26] <= terrace_eye_num[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[27] <= terrace_eye_num[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[28] <= terrace_eye_num[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[29] <= terrace_eye_num[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[30] <= terrace_eye_num[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_num[31] <= terrace_eye_num[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[0] <= terrace_eye_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[1] <= terrace_eye_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[2] <= terrace_eye_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[3] <= terrace_eye_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[4] <= terrace_eye_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[5] <= terrace_eye_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[6] <= terrace_eye_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[7] <= terrace_eye_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[8] <= terrace_eye_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[9] <= terrace_eye_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[10] <= terrace_eye_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[11] <= terrace_eye_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[12] <= terrace_eye_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[13] <= terrace_eye_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[14] <= terrace_eye_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[15] <= terrace_eye_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[16] <= terrace_eye_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[17] <= terrace_eye_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[18] <= terrace_eye_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[19] <= terrace_eye_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[20] <= terrace_eye_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[21] <= terrace_eye_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[22] <= terrace_eye_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[23] <= terrace_eye_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[24] <= terrace_eye_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[25] <= terrace_eye_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[26] <= terrace_eye_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[27] <= terrace_eye_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[28] <= terrace_eye_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[29] <= terrace_eye_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[30] <= terrace_eye_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_eye_count[31] <= terrace_eye_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_extra[0] => Equal0.IN3
dianyan_extra[1] => Equal0.IN2
printdye_en => process_4.IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1
clk => sig_out_reg.CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => filter_cnt[14].CLK
clk => filter_cnt[15].CLK
clk => filter_cnt[16].CLK
clk => filter_cnt[17].CLK
clk => filter_cnt[18].CLK
clk => filter_cnt[19].CLK
clk => filter_cnt[20].CLK
clk => filter_cnt[21].CLK
clk => filter_cnt[22].CLK
clk => filter_cnt[23].CLK
clk => filter_cnt[24].CLK
clk => filter_cnt[25].CLK
clk => filter_cnt[26].CLK
clk => filter_cnt[27].CLK
clk => filter_cnt[28].CLK
clk => filter_cnt[29].CLK
clk => filter_cnt[30].CLK
clk => filter_cnt[31].CLK
clk => L2_sig_raw.CLK
clk => L1_sig_raw.CLK
clk => filter_state~1.DATAIN
nRST => sig_out_reg.ALOAD
nRST => filter_cnt[0].ACLR
nRST => filter_cnt[1].ACLR
nRST => filter_cnt[2].ACLR
nRST => filter_cnt[3].ACLR
nRST => filter_cnt[4].ACLR
nRST => filter_cnt[5].ACLR
nRST => filter_cnt[6].ACLR
nRST => filter_cnt[7].ACLR
nRST => filter_cnt[8].ACLR
nRST => filter_cnt[9].ACLR
nRST => filter_cnt[10].ACLR
nRST => filter_cnt[11].ACLR
nRST => filter_cnt[12].ACLR
nRST => filter_cnt[13].ACLR
nRST => filter_cnt[14].ACLR
nRST => filter_cnt[15].ACLR
nRST => filter_cnt[16].ACLR
nRST => filter_cnt[17].ACLR
nRST => filter_cnt[18].ACLR
nRST => filter_cnt[19].ACLR
nRST => filter_cnt[20].ACLR
nRST => filter_cnt[21].ACLR
nRST => filter_cnt[22].ACLR
nRST => filter_cnt[23].ACLR
nRST => filter_cnt[24].ACLR
nRST => filter_cnt[25].ACLR
nRST => filter_cnt[26].ACLR
nRST => filter_cnt[27].ACLR
nRST => filter_cnt[28].ACLR
nRST => filter_cnt[29].ACLR
nRST => filter_cnt[30].ACLR
nRST => filter_cnt[31].ACLR
nRST => L2_sig_raw.ACLR
nRST => L1_sig_raw.ACLR
nRST => filter_state~3.DATAIN
sig_raw => process_1.IN1
sig_raw => process_1.IN1
sig_raw => Selector34.IN1
sig_raw => sig_out_reg.DATAA
sig_raw => sig_out_reg.ADATA
sig_raw => L1_sig_raw.DATAIN
timeflt_en => filter_state.OUTPUTSELECT
timeflt_en => filter_state.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => sig_out_reg.OUTPUTSELECT
timeflt_en => filter_state.IDLE.DATAIN
filter_time[0] => Equal0.IN31
filter_time[1] => Equal0.IN30
filter_time[2] => Equal0.IN29
filter_time[3] => Equal0.IN28
filter_time[4] => Equal0.IN27
filter_time[5] => Equal0.IN26
filter_time[6] => Equal0.IN25
filter_time[7] => Equal0.IN24
filter_time[8] => Equal0.IN23
filter_time[9] => Equal0.IN22
filter_time[10] => Equal0.IN21
filter_time[11] => Equal0.IN20
filter_time[12] => Equal0.IN19
filter_time[13] => Equal0.IN18
filter_time[14] => Equal0.IN17
filter_time[15] => Equal0.IN16
filter_time[16] => Equal0.IN15
filter_time[17] => Equal0.IN14
filter_time[18] => Equal0.IN13
filter_time[19] => Equal0.IN12
filter_time[20] => Equal0.IN11
filter_time[21] => Equal0.IN10
filter_time[22] => Equal0.IN9
filter_time[23] => Equal0.IN8
filter_time[24] => Equal0.IN7
filter_time[25] => Equal0.IN6
filter_time[26] => Equal0.IN5
filter_time[27] => Equal0.IN4
filter_time[28] => Equal0.IN3
filter_time[29] => Equal0.IN2
filter_time[30] => Equal0.IN1
filter_time[31] => Equal0.IN0
sig_out <= sig_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2
clk => sig_out_reg.CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => filter_cnt[14].CLK
clk => filter_cnt[15].CLK
clk => filter_cnt[16].CLK
clk => filter_cnt[17].CLK
clk => filter_cnt[18].CLK
clk => filter_cnt[19].CLK
clk => filter_cnt[20].CLK
clk => filter_cnt[21].CLK
clk => filter_cnt[22].CLK
clk => filter_cnt[23].CLK
clk => filter_cnt[24].CLK
clk => filter_cnt[25].CLK
clk => filter_cnt[26].CLK
clk => filter_cnt[27].CLK
clk => filter_cnt[28].CLK
clk => filter_cnt[29].CLK
clk => filter_cnt[30].CLK
clk => filter_cnt[31].CLK
clk => L2_sig_raw.CLK
clk => L1_sig_raw.CLK
clk => filter_state~1.DATAIN
nRST => sig_out_reg.ALOAD
nRST => filter_cnt[0].ACLR
nRST => filter_cnt[1].ACLR
nRST => filter_cnt[2].ACLR
nRST => filter_cnt[3].ACLR
nRST => filter_cnt[4].ACLR
nRST => filter_cnt[5].ACLR
nRST => filter_cnt[6].ACLR
nRST => filter_cnt[7].ACLR
nRST => filter_cnt[8].ACLR
nRST => filter_cnt[9].ACLR
nRST => filter_cnt[10].ACLR
nRST => filter_cnt[11].ACLR
nRST => filter_cnt[12].ACLR
nRST => filter_cnt[13].ACLR
nRST => filter_cnt[14].ACLR
nRST => filter_cnt[15].ACLR
nRST => filter_cnt[16].ACLR
nRST => filter_cnt[17].ACLR
nRST => filter_cnt[18].ACLR
nRST => filter_cnt[19].ACLR
nRST => filter_cnt[20].ACLR
nRST => filter_cnt[21].ACLR
nRST => filter_cnt[22].ACLR
nRST => filter_cnt[23].ACLR
nRST => filter_cnt[24].ACLR
nRST => filter_cnt[25].ACLR
nRST => filter_cnt[26].ACLR
nRST => filter_cnt[27].ACLR
nRST => filter_cnt[28].ACLR
nRST => filter_cnt[29].ACLR
nRST => filter_cnt[30].ACLR
nRST => filter_cnt[31].ACLR
nRST => L2_sig_raw.ACLR
nRST => L1_sig_raw.ACLR
nRST => filter_state~3.DATAIN
sig_raw => process_1.IN1
sig_raw => process_1.IN1
sig_raw => Selector34.IN1
sig_raw => sig_out_reg.DATAA
sig_raw => sig_out_reg.ADATA
sig_raw => L1_sig_raw.DATAIN
timeflt_en => filter_state.OUTPUTSELECT
timeflt_en => filter_state.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => filter_cnt.OUTPUTSELECT
timeflt_en => sig_out_reg.OUTPUTSELECT
timeflt_en => filter_state.IDLE.DATAIN
filter_time[0] => Equal0.IN31
filter_time[1] => Equal0.IN30
filter_time[2] => Equal0.IN29
filter_time[3] => Equal0.IN28
filter_time[4] => Equal0.IN27
filter_time[5] => Equal0.IN26
filter_time[6] => Equal0.IN25
filter_time[7] => Equal0.IN24
filter_time[8] => Equal0.IN23
filter_time[9] => Equal0.IN22
filter_time[10] => Equal0.IN21
filter_time[11] => Equal0.IN20
filter_time[12] => Equal0.IN19
filter_time[13] => Equal0.IN18
filter_time[14] => Equal0.IN17
filter_time[15] => Equal0.IN16
filter_time[16] => Equal0.IN15
filter_time[17] => Equal0.IN14
filter_time[18] => Equal0.IN13
filter_time[19] => Equal0.IN12
filter_time[20] => Equal0.IN11
filter_time[21] => Equal0.IN10
filter_time[22] => Equal0.IN9
filter_time[23] => Equal0.IN8
filter_time[24] => Equal0.IN7
filter_time[25] => Equal0.IN6
filter_time[26] => Equal0.IN5
filter_time[27] => Equal0.IN4
filter_time[28] => Equal0.IN3
filter_time[29] => Equal0.IN2
filter_time[30] => Equal0.IN1
filter_time[31] => Equal0.IN0
sig_out <= sig_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1
nRST => encoder_cnt_fall[0].ACLR
nRST => encoder_cnt_fall[1].ACLR
nRST => encoder_cnt_fall[2].ACLR
nRST => encoder_cnt_fall[3].ACLR
nRST => encoder_cnt_fall[4].ACLR
nRST => encoder_cnt_fall[5].ACLR
nRST => encoder_cnt_fall[6].ACLR
nRST => encoder_cnt_fall[7].ACLR
nRST => encoder_cnt_fall[8].ACLR
nRST => encoder_cnt_fall[9].ACLR
nRST => encoder_cnt_fall[10].ACLR
nRST => encoder_cnt_fall[11].ACLR
nRST => encoder_cnt_fall[12].ACLR
nRST => encoder_cnt_fall[13].ACLR
nRST => encoder_cnt_fall[14].ACLR
nRST => encoder_cnt_fall[15].ACLR
nRST => encoder_cnt_rise[0].ACLR
nRST => encoder_cnt_rise[1].ACLR
nRST => encoder_cnt_rise[2].ACLR
nRST => encoder_cnt_rise[3].ACLR
nRST => encoder_cnt_rise[4].ACLR
nRST => encoder_cnt_rise[5].ACLR
nRST => encoder_cnt_rise[6].ACLR
nRST => encoder_cnt_rise[7].ACLR
nRST => encoder_cnt_rise[8].ACLR
nRST => encoder_cnt_rise[9].ACLR
nRST => encoder_cnt_rise[10].ACLR
nRST => encoder_cnt_rise[11].ACLR
nRST => encoder_cnt_rise[12].ACLR
nRST => encoder_cnt_rise[13].ACLR
nRST => encoder_cnt_rise[14].ACLR
nRST => encoder_cnt_rise[15].ACLR
nRST => sensor_delay_fall.ACLR
nRST => sensor_delay_rise.ACLR
nRST => sensor_delay_in_r2.ACLR
nRST => sensor_delay_in_r1.ACLR
nRST => Add.ACLR
nRST => Encoder_B_L.ACLR
nRST => Encoder_A_L.ACLR
nRST => Encoder_B.ACLR
nRST => Encoder_A.ACLR
nRST => delay_state_fall~3.DATAIN
nRST => delay_state_rise~3.DATAIN
nRST => int_sensor_delay_time[15].ENA
nRST => int_sensor_delay_time[14].ENA
nRST => int_sensor_delay_time[13].ENA
nRST => int_sensor_delay_time[12].ENA
nRST => int_sensor_delay_time[11].ENA
nRST => int_sensor_delay_time[10].ENA
nRST => int_sensor_delay_time[9].ENA
nRST => int_sensor_delay_time[8].ENA
nRST => int_sensor_delay_time[7].ENA
nRST => int_sensor_delay_time[6].ENA
nRST => int_sensor_delay_time[5].ENA
nRST => int_sensor_delay_time[4].ENA
nRST => int_sensor_delay_time[3].ENA
nRST => int_sensor_delay_time[2].ENA
nRST => int_sensor_delay_time[1].ENA
nRST => int_sensor_delay_time[0].ENA
nRST => int_sensor_delay_time1[15].ENA
nRST => int_sensor_delay_time1[14].ENA
nRST => int_sensor_delay_time1[13].ENA
nRST => int_sensor_delay_time1[12].ENA
nRST => int_sensor_delay_time1[11].ENA
nRST => int_sensor_delay_time1[10].ENA
nRST => int_sensor_delay_time1[9].ENA
nRST => int_sensor_delay_time1[8].ENA
nRST => int_sensor_delay_time1[7].ENA
nRST => int_sensor_delay_time1[6].ENA
nRST => int_sensor_delay_time1[5].ENA
nRST => int_sensor_delay_time1[4].ENA
nRST => int_sensor_delay_time1[3].ENA
nRST => int_sensor_delay_time1[2].ENA
nRST => int_sensor_delay_time1[1].ENA
nRST => int_sensor_delay_time1[0].ENA
nRST => sensor_delay_out~reg0.ENA
clk => Add.CLK
clk => Encoder_B_L.CLK
clk => Encoder_A_L.CLK
clk => Encoder_B.CLK
clk => Encoder_A.CLK
clk => sensor_delay_out~reg0.CLK
clk => int_sensor_delay_time1[0].CLK
clk => int_sensor_delay_time1[1].CLK
clk => int_sensor_delay_time1[2].CLK
clk => int_sensor_delay_time1[3].CLK
clk => int_sensor_delay_time1[4].CLK
clk => int_sensor_delay_time1[5].CLK
clk => int_sensor_delay_time1[6].CLK
clk => int_sensor_delay_time1[7].CLK
clk => int_sensor_delay_time1[8].CLK
clk => int_sensor_delay_time1[9].CLK
clk => int_sensor_delay_time1[10].CLK
clk => int_sensor_delay_time1[11].CLK
clk => int_sensor_delay_time1[12].CLK
clk => int_sensor_delay_time1[13].CLK
clk => int_sensor_delay_time1[14].CLK
clk => int_sensor_delay_time1[15].CLK
clk => int_sensor_delay_time[0].CLK
clk => int_sensor_delay_time[1].CLK
clk => int_sensor_delay_time[2].CLK
clk => int_sensor_delay_time[3].CLK
clk => int_sensor_delay_time[4].CLK
clk => int_sensor_delay_time[5].CLK
clk => int_sensor_delay_time[6].CLK
clk => int_sensor_delay_time[7].CLK
clk => int_sensor_delay_time[8].CLK
clk => int_sensor_delay_time[9].CLK
clk => int_sensor_delay_time[10].CLK
clk => int_sensor_delay_time[11].CLK
clk => int_sensor_delay_time[12].CLK
clk => int_sensor_delay_time[13].CLK
clk => int_sensor_delay_time[14].CLK
clk => int_sensor_delay_time[15].CLK
clk => encoder_cnt_fall[0].CLK
clk => encoder_cnt_fall[1].CLK
clk => encoder_cnt_fall[2].CLK
clk => encoder_cnt_fall[3].CLK
clk => encoder_cnt_fall[4].CLK
clk => encoder_cnt_fall[5].CLK
clk => encoder_cnt_fall[6].CLK
clk => encoder_cnt_fall[7].CLK
clk => encoder_cnt_fall[8].CLK
clk => encoder_cnt_fall[9].CLK
clk => encoder_cnt_fall[10].CLK
clk => encoder_cnt_fall[11].CLK
clk => encoder_cnt_fall[12].CLK
clk => encoder_cnt_fall[13].CLK
clk => encoder_cnt_fall[14].CLK
clk => encoder_cnt_fall[15].CLK
clk => encoder_cnt_rise[0].CLK
clk => encoder_cnt_rise[1].CLK
clk => encoder_cnt_rise[2].CLK
clk => encoder_cnt_rise[3].CLK
clk => encoder_cnt_rise[4].CLK
clk => encoder_cnt_rise[5].CLK
clk => encoder_cnt_rise[6].CLK
clk => encoder_cnt_rise[7].CLK
clk => encoder_cnt_rise[8].CLK
clk => encoder_cnt_rise[9].CLK
clk => encoder_cnt_rise[10].CLK
clk => encoder_cnt_rise[11].CLK
clk => encoder_cnt_rise[12].CLK
clk => encoder_cnt_rise[13].CLK
clk => encoder_cnt_rise[14].CLK
clk => encoder_cnt_rise[15].CLK
clk => sensor_delay_fall.CLK
clk => sensor_delay_rise.CLK
clk => sensor_delay_in_r2.CLK
clk => sensor_delay_in_r1.CLK
clk => delay_state_fall~1.DATAIN
clk => delay_state_rise~1.DATAIN
sensor_delay_in => sensor_delay_out.DATAB
sensor_delay_in => sensor_delay_in_r1.DATAIN
sensor_delay_time[0] => Add0.IN32
sensor_delay_time[0] => int_sensor_delay_time.DATAB
sensor_delay_time[1] => Add0.IN31
sensor_delay_time[1] => int_sensor_delay_time.DATAB
sensor_delay_time[2] => Add0.IN30
sensor_delay_time[2] => int_sensor_delay_time.DATAB
sensor_delay_time[3] => Add0.IN29
sensor_delay_time[3] => int_sensor_delay_time.DATAB
sensor_delay_time[4] => Add0.IN28
sensor_delay_time[4] => int_sensor_delay_time.DATAB
sensor_delay_time[5] => Add0.IN27
sensor_delay_time[5] => int_sensor_delay_time.DATAB
sensor_delay_time[6] => Add0.IN26
sensor_delay_time[6] => int_sensor_delay_time.DATAB
sensor_delay_time[7] => Add0.IN25
sensor_delay_time[7] => int_sensor_delay_time.DATAB
sensor_delay_time[8] => Add0.IN24
sensor_delay_time[8] => int_sensor_delay_time.DATAB
sensor_delay_time[9] => Add0.IN23
sensor_delay_time[9] => int_sensor_delay_time.DATAB
sensor_delay_time[10] => Add0.IN22
sensor_delay_time[10] => int_sensor_delay_time.DATAB
sensor_delay_time[11] => Add0.IN21
sensor_delay_time[11] => int_sensor_delay_time.DATAB
sensor_delay_time[12] => Add0.IN20
sensor_delay_time[12] => int_sensor_delay_time.DATAB
sensor_delay_time[13] => Add0.IN19
sensor_delay_time[13] => int_sensor_delay_time.DATAB
sensor_delay_time[14] => Add0.IN18
sensor_delay_time[14] => int_sensor_delay_time.DATAB
sensor_delay_time[15] => Add0.IN17
sensor_delay_time[15] => int_sensor_delay_time.DATAB
X_Raw_A_Filted_port => Encoder_A.DATAIN
X_Raw_B_Filted_port => Encoder_B.DATAIN
sensor_delay_out <= sensor_delay_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2
nRST => encoder_cnt_fall[0].ACLR
nRST => encoder_cnt_fall[1].ACLR
nRST => encoder_cnt_fall[2].ACLR
nRST => encoder_cnt_fall[3].ACLR
nRST => encoder_cnt_fall[4].ACLR
nRST => encoder_cnt_fall[5].ACLR
nRST => encoder_cnt_fall[6].ACLR
nRST => encoder_cnt_fall[7].ACLR
nRST => encoder_cnt_fall[8].ACLR
nRST => encoder_cnt_fall[9].ACLR
nRST => encoder_cnt_fall[10].ACLR
nRST => encoder_cnt_fall[11].ACLR
nRST => encoder_cnt_fall[12].ACLR
nRST => encoder_cnt_fall[13].ACLR
nRST => encoder_cnt_fall[14].ACLR
nRST => encoder_cnt_fall[15].ACLR
nRST => encoder_cnt_rise[0].ACLR
nRST => encoder_cnt_rise[1].ACLR
nRST => encoder_cnt_rise[2].ACLR
nRST => encoder_cnt_rise[3].ACLR
nRST => encoder_cnt_rise[4].ACLR
nRST => encoder_cnt_rise[5].ACLR
nRST => encoder_cnt_rise[6].ACLR
nRST => encoder_cnt_rise[7].ACLR
nRST => encoder_cnt_rise[8].ACLR
nRST => encoder_cnt_rise[9].ACLR
nRST => encoder_cnt_rise[10].ACLR
nRST => encoder_cnt_rise[11].ACLR
nRST => encoder_cnt_rise[12].ACLR
nRST => encoder_cnt_rise[13].ACLR
nRST => encoder_cnt_rise[14].ACLR
nRST => encoder_cnt_rise[15].ACLR
nRST => sensor_delay_fall.ACLR
nRST => sensor_delay_rise.ACLR
nRST => sensor_delay_in_r2.ACLR
nRST => sensor_delay_in_r1.ACLR
nRST => Add.ACLR
nRST => Encoder_B_L.ACLR
nRST => Encoder_A_L.ACLR
nRST => Encoder_B.ACLR
nRST => Encoder_A.ACLR
nRST => delay_state_fall~3.DATAIN
nRST => delay_state_rise~3.DATAIN
nRST => int_sensor_delay_time[15].ENA
nRST => int_sensor_delay_time[14].ENA
nRST => int_sensor_delay_time[13].ENA
nRST => int_sensor_delay_time[12].ENA
nRST => int_sensor_delay_time[11].ENA
nRST => int_sensor_delay_time[10].ENA
nRST => int_sensor_delay_time[9].ENA
nRST => int_sensor_delay_time[8].ENA
nRST => int_sensor_delay_time[7].ENA
nRST => int_sensor_delay_time[6].ENA
nRST => int_sensor_delay_time[5].ENA
nRST => int_sensor_delay_time[4].ENA
nRST => int_sensor_delay_time[3].ENA
nRST => int_sensor_delay_time[2].ENA
nRST => int_sensor_delay_time[1].ENA
nRST => int_sensor_delay_time[0].ENA
nRST => int_sensor_delay_time1[15].ENA
nRST => int_sensor_delay_time1[14].ENA
nRST => int_sensor_delay_time1[13].ENA
nRST => int_sensor_delay_time1[12].ENA
nRST => int_sensor_delay_time1[11].ENA
nRST => int_sensor_delay_time1[10].ENA
nRST => int_sensor_delay_time1[9].ENA
nRST => int_sensor_delay_time1[8].ENA
nRST => int_sensor_delay_time1[7].ENA
nRST => int_sensor_delay_time1[6].ENA
nRST => int_sensor_delay_time1[5].ENA
nRST => int_sensor_delay_time1[4].ENA
nRST => int_sensor_delay_time1[3].ENA
nRST => int_sensor_delay_time1[2].ENA
nRST => int_sensor_delay_time1[1].ENA
nRST => int_sensor_delay_time1[0].ENA
nRST => sensor_delay_out~reg0.ENA
clk => Add.CLK
clk => Encoder_B_L.CLK
clk => Encoder_A_L.CLK
clk => Encoder_B.CLK
clk => Encoder_A.CLK
clk => sensor_delay_out~reg0.CLK
clk => int_sensor_delay_time1[0].CLK
clk => int_sensor_delay_time1[1].CLK
clk => int_sensor_delay_time1[2].CLK
clk => int_sensor_delay_time1[3].CLK
clk => int_sensor_delay_time1[4].CLK
clk => int_sensor_delay_time1[5].CLK
clk => int_sensor_delay_time1[6].CLK
clk => int_sensor_delay_time1[7].CLK
clk => int_sensor_delay_time1[8].CLK
clk => int_sensor_delay_time1[9].CLK
clk => int_sensor_delay_time1[10].CLK
clk => int_sensor_delay_time1[11].CLK
clk => int_sensor_delay_time1[12].CLK
clk => int_sensor_delay_time1[13].CLK
clk => int_sensor_delay_time1[14].CLK
clk => int_sensor_delay_time1[15].CLK
clk => int_sensor_delay_time[0].CLK
clk => int_sensor_delay_time[1].CLK
clk => int_sensor_delay_time[2].CLK
clk => int_sensor_delay_time[3].CLK
clk => int_sensor_delay_time[4].CLK
clk => int_sensor_delay_time[5].CLK
clk => int_sensor_delay_time[6].CLK
clk => int_sensor_delay_time[7].CLK
clk => int_sensor_delay_time[8].CLK
clk => int_sensor_delay_time[9].CLK
clk => int_sensor_delay_time[10].CLK
clk => int_sensor_delay_time[11].CLK
clk => int_sensor_delay_time[12].CLK
clk => int_sensor_delay_time[13].CLK
clk => int_sensor_delay_time[14].CLK
clk => int_sensor_delay_time[15].CLK
clk => encoder_cnt_fall[0].CLK
clk => encoder_cnt_fall[1].CLK
clk => encoder_cnt_fall[2].CLK
clk => encoder_cnt_fall[3].CLK
clk => encoder_cnt_fall[4].CLK
clk => encoder_cnt_fall[5].CLK
clk => encoder_cnt_fall[6].CLK
clk => encoder_cnt_fall[7].CLK
clk => encoder_cnt_fall[8].CLK
clk => encoder_cnt_fall[9].CLK
clk => encoder_cnt_fall[10].CLK
clk => encoder_cnt_fall[11].CLK
clk => encoder_cnt_fall[12].CLK
clk => encoder_cnt_fall[13].CLK
clk => encoder_cnt_fall[14].CLK
clk => encoder_cnt_fall[15].CLK
clk => encoder_cnt_rise[0].CLK
clk => encoder_cnt_rise[1].CLK
clk => encoder_cnt_rise[2].CLK
clk => encoder_cnt_rise[3].CLK
clk => encoder_cnt_rise[4].CLK
clk => encoder_cnt_rise[5].CLK
clk => encoder_cnt_rise[6].CLK
clk => encoder_cnt_rise[7].CLK
clk => encoder_cnt_rise[8].CLK
clk => encoder_cnt_rise[9].CLK
clk => encoder_cnt_rise[10].CLK
clk => encoder_cnt_rise[11].CLK
clk => encoder_cnt_rise[12].CLK
clk => encoder_cnt_rise[13].CLK
clk => encoder_cnt_rise[14].CLK
clk => encoder_cnt_rise[15].CLK
clk => sensor_delay_fall.CLK
clk => sensor_delay_rise.CLK
clk => sensor_delay_in_r2.CLK
clk => sensor_delay_in_r1.CLK
clk => delay_state_fall~1.DATAIN
clk => delay_state_rise~1.DATAIN
sensor_delay_in => sensor_delay_out.DATAB
sensor_delay_in => sensor_delay_in_r1.DATAIN
sensor_delay_time[0] => Add0.IN32
sensor_delay_time[0] => int_sensor_delay_time.DATAB
sensor_delay_time[1] => Add0.IN31
sensor_delay_time[1] => int_sensor_delay_time.DATAB
sensor_delay_time[2] => Add0.IN30
sensor_delay_time[2] => int_sensor_delay_time.DATAB
sensor_delay_time[3] => Add0.IN29
sensor_delay_time[3] => int_sensor_delay_time.DATAB
sensor_delay_time[4] => Add0.IN28
sensor_delay_time[4] => int_sensor_delay_time.DATAB
sensor_delay_time[5] => Add0.IN27
sensor_delay_time[5] => int_sensor_delay_time.DATAB
sensor_delay_time[6] => Add0.IN26
sensor_delay_time[6] => int_sensor_delay_time.DATAB
sensor_delay_time[7] => Add0.IN25
sensor_delay_time[7] => int_sensor_delay_time.DATAB
sensor_delay_time[8] => Add0.IN24
sensor_delay_time[8] => int_sensor_delay_time.DATAB
sensor_delay_time[9] => Add0.IN23
sensor_delay_time[9] => int_sensor_delay_time.DATAB
sensor_delay_time[10] => Add0.IN22
sensor_delay_time[10] => int_sensor_delay_time.DATAB
sensor_delay_time[11] => Add0.IN21
sensor_delay_time[11] => int_sensor_delay_time.DATAB
sensor_delay_time[12] => Add0.IN20
sensor_delay_time[12] => int_sensor_delay_time.DATAB
sensor_delay_time[13] => Add0.IN19
sensor_delay_time[13] => int_sensor_delay_time.DATAB
sensor_delay_time[14] => Add0.IN18
sensor_delay_time[14] => int_sensor_delay_time.DATAB
sensor_delay_time[15] => Add0.IN17
sensor_delay_time[15] => int_sensor_delay_time.DATAB
X_Raw_A_Filted_port => Encoder_A.DATAIN
X_Raw_B_Filted_port => Encoder_B.DATAIN
sensor_delay_out <= sensor_delay_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1
nRST => sensor_sts.Enable.OUTPUTSELECT
nRST => sensor_sts.Waitting_F.OUTPUTSELECT
nRST => sensor_sts.Waitting_R.OUTPUTSELECT
nRST => sensor_sts.IDLE.OUTPUTSELECT
nRST => PD_FIFO_rdreq_1.ACLR
nRST => PD_FIFO_rdreq.ACLR
nRST => L2_sensor_in.ACLR
nRST => L1_sensor_in.ACLR
nRST => empty_error~reg0.ENA
nRST => discard_cnt[7]~reg0.ENA
nRST => discard_cnt[6]~reg0.ENA
nRST => discard_cnt[5]~reg0.ENA
nRST => discard_cnt[4]~reg0.ENA
nRST => discard_cnt[3]~reg0.ENA
nRST => discard_cnt[2]~reg0.ENA
nRST => discard_cnt[1]~reg0.ENA
nRST => discard_cnt[0]~reg0.ENA
nRST => valid_edge~reg0.ENA
nRST => valid_edge_f~reg0.ENA
nRST => pre_CH_SPR_XRawCoor[63].ENA
nRST => pre_CH_SPR_XRawCoor[62].ENA
nRST => pre_CH_SPR_XRawCoor[61].ENA
nRST => pre_CH_SPR_XRawCoor[60].ENA
nRST => pre_CH_SPR_XRawCoor[59].ENA
nRST => pre_CH_SPR_XRawCoor[58].ENA
nRST => pre_CH_SPR_XRawCoor[57].ENA
nRST => pre_CH_SPR_XRawCoor[56].ENA
nRST => pre_CH_SPR_XRawCoor[55].ENA
nRST => pre_CH_SPR_XRawCoor[54].ENA
nRST => pre_CH_SPR_XRawCoor[53].ENA
nRST => pre_CH_SPR_XRawCoor[52].ENA
nRST => pre_CH_SPR_XRawCoor[51].ENA
nRST => pre_CH_SPR_XRawCoor[50].ENA
nRST => pre_CH_SPR_XRawCoor[49].ENA
nRST => pre_CH_SPR_XRawCoor[48].ENA
nRST => pre_CH_SPR_XRawCoor[47].ENA
nRST => pre_CH_SPR_XRawCoor[46].ENA
nRST => pre_CH_SPR_XRawCoor[45].ENA
nRST => pre_CH_SPR_XRawCoor[44].ENA
nRST => pre_CH_SPR_XRawCoor[43].ENA
nRST => pre_CH_SPR_XRawCoor[42].ENA
nRST => pre_CH_SPR_XRawCoor[41].ENA
nRST => pre_CH_SPR_XRawCoor[40].ENA
nRST => pre_CH_SPR_XRawCoor[39].ENA
nRST => pre_CH_SPR_XRawCoor[38].ENA
nRST => pre_CH_SPR_XRawCoor[37].ENA
nRST => pre_CH_SPR_XRawCoor[36].ENA
nRST => pre_CH_SPR_XRawCoor[35].ENA
nRST => pre_CH_SPR_XRawCoor[34].ENA
nRST => pre_CH_SPR_XRawCoor[33].ENA
nRST => pre_CH_SPR_XRawCoor[32].ENA
nRST => pre_CH_SPR_XRawCoor[31].ENA
nRST => pre_CH_SPR_XRawCoor[30].ENA
nRST => pre_CH_SPR_XRawCoor[29].ENA
nRST => pre_CH_SPR_XRawCoor[28].ENA
nRST => pre_CH_SPR_XRawCoor[27].ENA
nRST => pre_CH_SPR_XRawCoor[26].ENA
nRST => pre_CH_SPR_XRawCoor[25].ENA
nRST => pre_CH_SPR_XRawCoor[24].ENA
nRST => pre_CH_SPR_XRawCoor[23].ENA
nRST => pre_CH_SPR_XRawCoor[22].ENA
nRST => pre_CH_SPR_XRawCoor[21].ENA
nRST => pre_CH_SPR_XRawCoor[20].ENA
nRST => pre_CH_SPR_XRawCoor[19].ENA
nRST => pre_CH_SPR_XRawCoor[18].ENA
nRST => pre_CH_SPR_XRawCoor[17].ENA
nRST => pre_CH_SPR_XRawCoor[16].ENA
nRST => pre_CH_SPR_XRawCoor[15].ENA
nRST => pre_CH_SPR_XRawCoor[14].ENA
nRST => pre_CH_SPR_XRawCoor[13].ENA
nRST => pre_CH_SPR_XRawCoor[12].ENA
nRST => pre_CH_SPR_XRawCoor[11].ENA
nRST => pre_CH_SPR_XRawCoor[10].ENA
nRST => pre_CH_SPR_XRawCoor[9].ENA
nRST => pre_CH_SPR_XRawCoor[8].ENA
nRST => pre_CH_SPR_XRawCoor[7].ENA
nRST => pre_CH_SPR_XRawCoor[6].ENA
nRST => pre_CH_SPR_XRawCoor[5].ENA
nRST => pre_CH_SPR_XRawCoor[4].ENA
nRST => pre_CH_SPR_XRawCoor[3].ENA
nRST => pre_CH_SPR_XRawCoor[2].ENA
nRST => pre_CH_SPR_XRawCoor[1].ENA
nRST => pre_CH_SPR_XRawCoor[0].ENA
nRST => Ch_SPR_XPRTSize_Rd[31].ENA
nRST => Ch_SPR_XPRTSize_Rd[30].ENA
nRST => Ch_SPR_XPRTSize_Rd[29].ENA
nRST => Ch_SPR_XPRTSize_Rd[28].ENA
nRST => Ch_SPR_XPRTSize_Rd[27].ENA
nRST => Ch_SPR_XPRTSize_Rd[26].ENA
nRST => Ch_SPR_XPRTSize_Rd[25].ENA
nRST => Ch_SPR_XPRTSize_Rd[24].ENA
nRST => Ch_SPR_XPRTSize_Rd[23].ENA
nRST => Ch_SPR_XPRTSize_Rd[22].ENA
nRST => Ch_SPR_XPRTSize_Rd[21].ENA
nRST => Ch_SPR_XPRTSize_Rd[20].ENA
nRST => Ch_SPR_XPRTSize_Rd[19].ENA
nRST => Ch_SPR_XPRTSize_Rd[18].ENA
nRST => Ch_SPR_XPRTSize_Rd[17].ENA
nRST => Ch_SPR_XPRTSize_Rd[16].ENA
nRST => Ch_SPR_XPRTSize_Rd[15].ENA
nRST => Ch_SPR_XPRTSize_Rd[14].ENA
nRST => Ch_SPR_XPRTSize_Rd[13].ENA
nRST => Ch_SPR_XPRTSize_Rd[12].ENA
nRST => Ch_SPR_XPRTSize_Rd[11].ENA
nRST => Ch_SPR_XPRTSize_Rd[10].ENA
nRST => Ch_SPR_XPRTSize_Rd[9].ENA
nRST => Ch_SPR_XPRTSize_Rd[8].ENA
nRST => Ch_SPR_XPRTSize_Rd[7].ENA
nRST => Ch_SPR_XPRTSize_Rd[6].ENA
nRST => Ch_SPR_XPRTSize_Rd[5].ENA
nRST => Ch_SPR_XPRTSize_Rd[4].ENA
nRST => Ch_SPR_XPRTSize_Rd[3].ENA
nRST => Ch_SPR_XPRTSize_Rd[2].ENA
nRST => Ch_SPR_XPRTSize_Rd[1].ENA
nRST => Ch_SPR_XPRTSize_Rd[0].ENA
clk => PDFIFO:PDFIFO_inst.clock
clk => empty_error~reg0.CLK
clk => Ch_SPR_XPRTSize_Rd[0].CLK
clk => Ch_SPR_XPRTSize_Rd[1].CLK
clk => Ch_SPR_XPRTSize_Rd[2].CLK
clk => Ch_SPR_XPRTSize_Rd[3].CLK
clk => Ch_SPR_XPRTSize_Rd[4].CLK
clk => Ch_SPR_XPRTSize_Rd[5].CLK
clk => Ch_SPR_XPRTSize_Rd[6].CLK
clk => Ch_SPR_XPRTSize_Rd[7].CLK
clk => Ch_SPR_XPRTSize_Rd[8].CLK
clk => Ch_SPR_XPRTSize_Rd[9].CLK
clk => Ch_SPR_XPRTSize_Rd[10].CLK
clk => Ch_SPR_XPRTSize_Rd[11].CLK
clk => Ch_SPR_XPRTSize_Rd[12].CLK
clk => Ch_SPR_XPRTSize_Rd[13].CLK
clk => Ch_SPR_XPRTSize_Rd[14].CLK
clk => Ch_SPR_XPRTSize_Rd[15].CLK
clk => Ch_SPR_XPRTSize_Rd[16].CLK
clk => Ch_SPR_XPRTSize_Rd[17].CLK
clk => Ch_SPR_XPRTSize_Rd[18].CLK
clk => Ch_SPR_XPRTSize_Rd[19].CLK
clk => Ch_SPR_XPRTSize_Rd[20].CLK
clk => Ch_SPR_XPRTSize_Rd[21].CLK
clk => Ch_SPR_XPRTSize_Rd[22].CLK
clk => Ch_SPR_XPRTSize_Rd[23].CLK
clk => Ch_SPR_XPRTSize_Rd[24].CLK
clk => Ch_SPR_XPRTSize_Rd[25].CLK
clk => Ch_SPR_XPRTSize_Rd[26].CLK
clk => Ch_SPR_XPRTSize_Rd[27].CLK
clk => Ch_SPR_XPRTSize_Rd[28].CLK
clk => Ch_SPR_XPRTSize_Rd[29].CLK
clk => Ch_SPR_XPRTSize_Rd[30].CLK
clk => Ch_SPR_XPRTSize_Rd[31].CLK
clk => pre_CH_SPR_XRawCoor[0].CLK
clk => pre_CH_SPR_XRawCoor[1].CLK
clk => pre_CH_SPR_XRawCoor[2].CLK
clk => pre_CH_SPR_XRawCoor[3].CLK
clk => pre_CH_SPR_XRawCoor[4].CLK
clk => pre_CH_SPR_XRawCoor[5].CLK
clk => pre_CH_SPR_XRawCoor[6].CLK
clk => pre_CH_SPR_XRawCoor[7].CLK
clk => pre_CH_SPR_XRawCoor[8].CLK
clk => pre_CH_SPR_XRawCoor[9].CLK
clk => pre_CH_SPR_XRawCoor[10].CLK
clk => pre_CH_SPR_XRawCoor[11].CLK
clk => pre_CH_SPR_XRawCoor[12].CLK
clk => pre_CH_SPR_XRawCoor[13].CLK
clk => pre_CH_SPR_XRawCoor[14].CLK
clk => pre_CH_SPR_XRawCoor[15].CLK
clk => pre_CH_SPR_XRawCoor[16].CLK
clk => pre_CH_SPR_XRawCoor[17].CLK
clk => pre_CH_SPR_XRawCoor[18].CLK
clk => pre_CH_SPR_XRawCoor[19].CLK
clk => pre_CH_SPR_XRawCoor[20].CLK
clk => pre_CH_SPR_XRawCoor[21].CLK
clk => pre_CH_SPR_XRawCoor[22].CLK
clk => pre_CH_SPR_XRawCoor[23].CLK
clk => pre_CH_SPR_XRawCoor[24].CLK
clk => pre_CH_SPR_XRawCoor[25].CLK
clk => pre_CH_SPR_XRawCoor[26].CLK
clk => pre_CH_SPR_XRawCoor[27].CLK
clk => pre_CH_SPR_XRawCoor[28].CLK
clk => pre_CH_SPR_XRawCoor[29].CLK
clk => pre_CH_SPR_XRawCoor[30].CLK
clk => pre_CH_SPR_XRawCoor[31].CLK
clk => pre_CH_SPR_XRawCoor[32].CLK
clk => pre_CH_SPR_XRawCoor[33].CLK
clk => pre_CH_SPR_XRawCoor[34].CLK
clk => pre_CH_SPR_XRawCoor[35].CLK
clk => pre_CH_SPR_XRawCoor[36].CLK
clk => pre_CH_SPR_XRawCoor[37].CLK
clk => pre_CH_SPR_XRawCoor[38].CLK
clk => pre_CH_SPR_XRawCoor[39].CLK
clk => pre_CH_SPR_XRawCoor[40].CLK
clk => pre_CH_SPR_XRawCoor[41].CLK
clk => pre_CH_SPR_XRawCoor[42].CLK
clk => pre_CH_SPR_XRawCoor[43].CLK
clk => pre_CH_SPR_XRawCoor[44].CLK
clk => pre_CH_SPR_XRawCoor[45].CLK
clk => pre_CH_SPR_XRawCoor[46].CLK
clk => pre_CH_SPR_XRawCoor[47].CLK
clk => pre_CH_SPR_XRawCoor[48].CLK
clk => pre_CH_SPR_XRawCoor[49].CLK
clk => pre_CH_SPR_XRawCoor[50].CLK
clk => pre_CH_SPR_XRawCoor[51].CLK
clk => pre_CH_SPR_XRawCoor[52].CLK
clk => pre_CH_SPR_XRawCoor[53].CLK
clk => pre_CH_SPR_XRawCoor[54].CLK
clk => pre_CH_SPR_XRawCoor[55].CLK
clk => pre_CH_SPR_XRawCoor[56].CLK
clk => pre_CH_SPR_XRawCoor[57].CLK
clk => pre_CH_SPR_XRawCoor[58].CLK
clk => pre_CH_SPR_XRawCoor[59].CLK
clk => pre_CH_SPR_XRawCoor[60].CLK
clk => pre_CH_SPR_XRawCoor[61].CLK
clk => pre_CH_SPR_XRawCoor[62].CLK
clk => pre_CH_SPR_XRawCoor[63].CLK
clk => valid_edge_f~reg0.CLK
clk => valid_edge~reg0.CLK
clk => discard_cnt[0]~reg0.CLK
clk => discard_cnt[1]~reg0.CLK
clk => discard_cnt[2]~reg0.CLK
clk => discard_cnt[3]~reg0.CLK
clk => discard_cnt[4]~reg0.CLK
clk => discard_cnt[5]~reg0.CLK
clk => discard_cnt[6]~reg0.CLK
clk => discard_cnt[7]~reg0.CLK
clk => PD_FIFO_rdreq_1.CLK
clk => PD_FIFO_rdreq.CLK
clk => L2_sensor_in.CLK
clk => L1_sensor_in.CLK
clk => sensor_sts~5.DATAIN
sensor_en => process_0.IN0
sensor_en => process_0.IN1
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => valid_edge.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => valid_edge_f.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => PD_FIFO_rdreq_1.OUTPUTSELECT
sensor_en => empty_error.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => valid_edge.OUTPUTSELECT
sensor_en => Selector19.IN1
sensor_en => Selector19.IN2
dianyan_en => process_0.IN1
dianyan_en => process_0.IN1
dianyan_en => process_0.IN1
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => valid_edge.OUTPUTSELECT
accurate_eye_en => valid_edge_f.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => PD_FIFO_rdreq_1.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => empty_error.OUTPUTSELECT
sensor_in => L1_sensor_in.DATAIN
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => valid_edge.OUTPUTSELECT
sizefilter_mode => valid_edge_f.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => empty_error.OUTPUTSELECT
sizefilter_mode => PD_FIFO_rdreq_1.ENA
PDFIFO_aclr => PDFIFO:PDFIFO_inst.aclr
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => PD_FIFO_rdreq_1.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => empty_error.OUTPUTSELECT
PDFIFO_aclr => valid_edge.OUTPUTSELECT
PDFIFO_aclr => valid_edge_f.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
Ch_SPR_XPRTSize_Wr_en => PD_FIFO_wrreq.IN0
Ch_SPR_XPRTSize_Wr_en1 => PD_FIFO_wrreq.IN1
CH_SPR_XPRTSize_Wr[0] => LessThan0.IN128
CH_SPR_XPRTSize_Wr[0] => PDFIFO:PDFIFO_inst.data[0]
CH_SPR_XPRTSize_Wr[1] => LessThan0.IN127
CH_SPR_XPRTSize_Wr[1] => PDFIFO:PDFIFO_inst.data[1]
CH_SPR_XPRTSize_Wr[2] => LessThan0.IN126
CH_SPR_XPRTSize_Wr[2] => PDFIFO:PDFIFO_inst.data[2]
CH_SPR_XPRTSize_Wr[3] => LessThan0.IN125
CH_SPR_XPRTSize_Wr[3] => PDFIFO:PDFIFO_inst.data[3]
CH_SPR_XPRTSize_Wr[4] => LessThan0.IN124
CH_SPR_XPRTSize_Wr[4] => PDFIFO:PDFIFO_inst.data[4]
CH_SPR_XPRTSize_Wr[5] => LessThan0.IN123
CH_SPR_XPRTSize_Wr[5] => PDFIFO:PDFIFO_inst.data[5]
CH_SPR_XPRTSize_Wr[6] => LessThan0.IN122
CH_SPR_XPRTSize_Wr[6] => PDFIFO:PDFIFO_inst.data[6]
CH_SPR_XPRTSize_Wr[7] => LessThan0.IN121
CH_SPR_XPRTSize_Wr[7] => PDFIFO:PDFIFO_inst.data[7]
CH_SPR_XPRTSize_Wr[8] => LessThan0.IN120
CH_SPR_XPRTSize_Wr[8] => PDFIFO:PDFIFO_inst.data[8]
CH_SPR_XPRTSize_Wr[9] => LessThan0.IN119
CH_SPR_XPRTSize_Wr[9] => PDFIFO:PDFIFO_inst.data[9]
CH_SPR_XPRTSize_Wr[10] => LessThan0.IN118
CH_SPR_XPRTSize_Wr[10] => PDFIFO:PDFIFO_inst.data[10]
CH_SPR_XPRTSize_Wr[11] => LessThan0.IN117
CH_SPR_XPRTSize_Wr[11] => PDFIFO:PDFIFO_inst.data[11]
CH_SPR_XPRTSize_Wr[12] => LessThan0.IN116
CH_SPR_XPRTSize_Wr[12] => PDFIFO:PDFIFO_inst.data[12]
CH_SPR_XPRTSize_Wr[13] => LessThan0.IN115
CH_SPR_XPRTSize_Wr[13] => PDFIFO:PDFIFO_inst.data[13]
CH_SPR_XPRTSize_Wr[14] => LessThan0.IN114
CH_SPR_XPRTSize_Wr[14] => PDFIFO:PDFIFO_inst.data[14]
CH_SPR_XPRTSize_Wr[15] => LessThan0.IN113
CH_SPR_XPRTSize_Wr[15] => PDFIFO:PDFIFO_inst.data[15]
CH_SPR_XPRTSize_Wr[16] => LessThan0.IN112
CH_SPR_XPRTSize_Wr[16] => PDFIFO:PDFIFO_inst.data[16]
CH_SPR_XPRTSize_Wr[17] => LessThan0.IN111
CH_SPR_XPRTSize_Wr[17] => PDFIFO:PDFIFO_inst.data[17]
CH_SPR_XPRTSize_Wr[18] => LessThan0.IN110
CH_SPR_XPRTSize_Wr[18] => PDFIFO:PDFIFO_inst.data[18]
CH_SPR_XPRTSize_Wr[19] => LessThan0.IN109
CH_SPR_XPRTSize_Wr[19] => PDFIFO:PDFIFO_inst.data[19]
CH_SPR_XPRTSize_Wr[20] => LessThan0.IN108
CH_SPR_XPRTSize_Wr[20] => PDFIFO:PDFIFO_inst.data[20]
CH_SPR_XPRTSize_Wr[21] => LessThan0.IN107
CH_SPR_XPRTSize_Wr[21] => PDFIFO:PDFIFO_inst.data[21]
CH_SPR_XPRTSize_Wr[22] => LessThan0.IN106
CH_SPR_XPRTSize_Wr[22] => PDFIFO:PDFIFO_inst.data[22]
CH_SPR_XPRTSize_Wr[23] => LessThan0.IN105
CH_SPR_XPRTSize_Wr[23] => PDFIFO:PDFIFO_inst.data[23]
CH_SPR_XPRTSize_Wr[24] => LessThan0.IN104
CH_SPR_XPRTSize_Wr[24] => PDFIFO:PDFIFO_inst.data[24]
CH_SPR_XPRTSize_Wr[25] => LessThan0.IN103
CH_SPR_XPRTSize_Wr[25] => PDFIFO:PDFIFO_inst.data[25]
CH_SPR_XPRTSize_Wr[26] => LessThan0.IN102
CH_SPR_XPRTSize_Wr[26] => PDFIFO:PDFIFO_inst.data[26]
CH_SPR_XPRTSize_Wr[27] => LessThan0.IN101
CH_SPR_XPRTSize_Wr[27] => PDFIFO:PDFIFO_inst.data[27]
CH_SPR_XPRTSize_Wr[28] => LessThan0.IN100
CH_SPR_XPRTSize_Wr[28] => PDFIFO:PDFIFO_inst.data[28]
CH_SPR_XPRTSize_Wr[29] => LessThan0.IN99
CH_SPR_XPRTSize_Wr[29] => PDFIFO:PDFIFO_inst.data[29]
CH_SPR_XPRTSize_Wr[30] => LessThan0.IN98
CH_SPR_XPRTSize_Wr[30] => PDFIFO:PDFIFO_inst.data[30]
CH_SPR_XPRTSize_Wr[31] => LessThan0.IN97
CH_SPR_XPRTSize_Wr[31] => PDFIFO:PDFIFO_inst.data[31]
CH_SPR_XPRTSize_Wr[32] => LessThan0.IN96
CH_SPR_XPRTSize_Wr[32] => PDFIFO:PDFIFO_inst.data[32]
CH_SPR_XPRTSize_Wr[33] => LessThan0.IN95
CH_SPR_XPRTSize_Wr[33] => PDFIFO:PDFIFO_inst.data[33]
CH_SPR_XPRTSize_Wr[34] => LessThan0.IN94
CH_SPR_XPRTSize_Wr[34] => PDFIFO:PDFIFO_inst.data[34]
CH_SPR_XPRTSize_Wr[35] => LessThan0.IN93
CH_SPR_XPRTSize_Wr[35] => PDFIFO:PDFIFO_inst.data[35]
CH_SPR_XPRTSize_Wr[36] => LessThan0.IN92
CH_SPR_XPRTSize_Wr[36] => PDFIFO:PDFIFO_inst.data[36]
CH_SPR_XPRTSize_Wr[37] => LessThan0.IN91
CH_SPR_XPRTSize_Wr[37] => PDFIFO:PDFIFO_inst.data[37]
CH_SPR_XPRTSize_Wr[38] => LessThan0.IN90
CH_SPR_XPRTSize_Wr[38] => PDFIFO:PDFIFO_inst.data[38]
CH_SPR_XPRTSize_Wr[39] => LessThan0.IN89
CH_SPR_XPRTSize_Wr[39] => PDFIFO:PDFIFO_inst.data[39]
CH_SPR_XPRTSize_Wr[40] => LessThan0.IN88
CH_SPR_XPRTSize_Wr[40] => PDFIFO:PDFIFO_inst.data[40]
CH_SPR_XPRTSize_Wr[41] => LessThan0.IN87
CH_SPR_XPRTSize_Wr[41] => PDFIFO:PDFIFO_inst.data[41]
CH_SPR_XPRTSize_Wr[42] => LessThan0.IN86
CH_SPR_XPRTSize_Wr[42] => PDFIFO:PDFIFO_inst.data[42]
CH_SPR_XPRTSize_Wr[43] => LessThan0.IN85
CH_SPR_XPRTSize_Wr[43] => PDFIFO:PDFIFO_inst.data[43]
CH_SPR_XPRTSize_Wr[44] => LessThan0.IN84
CH_SPR_XPRTSize_Wr[44] => PDFIFO:PDFIFO_inst.data[44]
CH_SPR_XPRTSize_Wr[45] => LessThan0.IN83
CH_SPR_XPRTSize_Wr[45] => PDFIFO:PDFIFO_inst.data[45]
CH_SPR_XPRTSize_Wr[46] => LessThan0.IN82
CH_SPR_XPRTSize_Wr[46] => PDFIFO:PDFIFO_inst.data[46]
CH_SPR_XPRTSize_Wr[47] => LessThan0.IN81
CH_SPR_XPRTSize_Wr[47] => PDFIFO:PDFIFO_inst.data[47]
CH_SPR_XPRTSize_Wr[48] => LessThan0.IN80
CH_SPR_XPRTSize_Wr[48] => PDFIFO:PDFIFO_inst.data[48]
CH_SPR_XPRTSize_Wr[49] => LessThan0.IN79
CH_SPR_XPRTSize_Wr[49] => PDFIFO:PDFIFO_inst.data[49]
CH_SPR_XPRTSize_Wr[50] => LessThan0.IN78
CH_SPR_XPRTSize_Wr[50] => PDFIFO:PDFIFO_inst.data[50]
CH_SPR_XPRTSize_Wr[51] => LessThan0.IN77
CH_SPR_XPRTSize_Wr[51] => PDFIFO:PDFIFO_inst.data[51]
CH_SPR_XPRTSize_Wr[52] => LessThan0.IN76
CH_SPR_XPRTSize_Wr[52] => PDFIFO:PDFIFO_inst.data[52]
CH_SPR_XPRTSize_Wr[53] => LessThan0.IN75
CH_SPR_XPRTSize_Wr[53] => PDFIFO:PDFIFO_inst.data[53]
CH_SPR_XPRTSize_Wr[54] => LessThan0.IN74
CH_SPR_XPRTSize_Wr[54] => PDFIFO:PDFIFO_inst.data[54]
CH_SPR_XPRTSize_Wr[55] => LessThan0.IN73
CH_SPR_XPRTSize_Wr[55] => PDFIFO:PDFIFO_inst.data[55]
CH_SPR_XPRTSize_Wr[56] => LessThan0.IN72
CH_SPR_XPRTSize_Wr[56] => PDFIFO:PDFIFO_inst.data[56]
CH_SPR_XPRTSize_Wr[57] => LessThan0.IN71
CH_SPR_XPRTSize_Wr[57] => PDFIFO:PDFIFO_inst.data[57]
CH_SPR_XPRTSize_Wr[58] => LessThan0.IN70
CH_SPR_XPRTSize_Wr[58] => PDFIFO:PDFIFO_inst.data[58]
CH_SPR_XPRTSize_Wr[59] => LessThan0.IN69
CH_SPR_XPRTSize_Wr[59] => PDFIFO:PDFIFO_inst.data[59]
CH_SPR_XPRTSize_Wr[60] => LessThan0.IN68
CH_SPR_XPRTSize_Wr[60] => PDFIFO:PDFIFO_inst.data[60]
CH_SPR_XPRTSize_Wr[61] => LessThan0.IN67
CH_SPR_XPRTSize_Wr[61] => PDFIFO:PDFIFO_inst.data[61]
CH_SPR_XPRTSize_Wr[62] => LessThan0.IN66
CH_SPR_XPRTSize_Wr[62] => PDFIFO:PDFIFO_inst.data[62]
CH_SPR_XPRTSize_Wr[63] => LessThan0.IN65
CH_SPR_XPRTSize_Wr[63] => PDFIFO:PDFIFO_inst.data[63]
PD_FIFO_alfull <= PDFIFO:PDFIFO_inst.almost_full
PD_FIFO_empty <= PDFIFO:PDFIFO_inst.empty
empty_error <= empty_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR_XRawCoor[0] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[0] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[0] => Add0.IN128
SPR_XRawCoor[1] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[1] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[1] => Add0.IN127
SPR_XRawCoor[2] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[2] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[2] => Add0.IN126
SPR_XRawCoor[3] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[3] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[3] => Add0.IN125
SPR_XRawCoor[4] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[4] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[4] => Add0.IN124
SPR_XRawCoor[5] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[5] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[5] => Add0.IN123
SPR_XRawCoor[6] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[6] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[6] => Add0.IN122
SPR_XRawCoor[7] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[7] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[7] => Add0.IN121
SPR_XRawCoor[8] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[8] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[8] => Add0.IN120
SPR_XRawCoor[9] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[9] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[9] => Add0.IN119
SPR_XRawCoor[10] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[10] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[10] => Add0.IN118
SPR_XRawCoor[11] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[11] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[11] => Add0.IN117
SPR_XRawCoor[12] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[12] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[12] => Add0.IN116
SPR_XRawCoor[13] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[13] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[13] => Add0.IN115
SPR_XRawCoor[14] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[14] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[14] => Add0.IN114
SPR_XRawCoor[15] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[15] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[15] => Add0.IN113
SPR_XRawCoor[16] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[16] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[16] => Add0.IN112
SPR_XRawCoor[17] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[17] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[17] => Add0.IN111
SPR_XRawCoor[18] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[18] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[18] => Add0.IN110
SPR_XRawCoor[19] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[19] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[19] => Add0.IN109
SPR_XRawCoor[20] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[20] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[20] => Add0.IN108
SPR_XRawCoor[21] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[21] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[21] => Add0.IN107
SPR_XRawCoor[22] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[22] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[22] => Add0.IN106
SPR_XRawCoor[23] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[23] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[23] => Add0.IN105
SPR_XRawCoor[24] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[24] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[24] => Add0.IN104
SPR_XRawCoor[25] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[25] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[25] => Add0.IN103
SPR_XRawCoor[26] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[26] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[26] => Add0.IN102
SPR_XRawCoor[27] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[27] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[27] => Add0.IN101
SPR_XRawCoor[28] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[28] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[28] => Add0.IN100
SPR_XRawCoor[29] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[29] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[29] => Add0.IN99
SPR_XRawCoor[30] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[30] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[30] => Add0.IN98
SPR_XRawCoor[31] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[31] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[31] => Add0.IN97
SPR_XRawCoor[32] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[32] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[32] => Add0.IN96
SPR_XRawCoor[33] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[33] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[33] => Add0.IN95
SPR_XRawCoor[34] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[34] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[34] => Add0.IN94
SPR_XRawCoor[35] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[35] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[35] => Add0.IN93
SPR_XRawCoor[36] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[36] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[36] => Add0.IN92
SPR_XRawCoor[37] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[37] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[37] => Add0.IN91
SPR_XRawCoor[38] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[38] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[38] => Add0.IN90
SPR_XRawCoor[39] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[39] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[39] => Add0.IN89
SPR_XRawCoor[40] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[40] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[40] => Add0.IN88
SPR_XRawCoor[41] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[41] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[41] => Add0.IN87
SPR_XRawCoor[42] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[42] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[42] => Add0.IN86
SPR_XRawCoor[43] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[43] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[43] => Add0.IN85
SPR_XRawCoor[44] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[44] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[44] => Add0.IN84
SPR_XRawCoor[45] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[45] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[45] => Add0.IN83
SPR_XRawCoor[46] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[46] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[46] => Add0.IN82
SPR_XRawCoor[47] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[47] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[47] => Add0.IN81
SPR_XRawCoor[48] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[48] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[48] => Add0.IN80
SPR_XRawCoor[49] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[49] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[49] => Add0.IN79
SPR_XRawCoor[50] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[50] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[50] => Add0.IN78
SPR_XRawCoor[51] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[51] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[51] => Add0.IN77
SPR_XRawCoor[52] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[52] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[52] => Add0.IN76
SPR_XRawCoor[53] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[53] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[53] => Add0.IN75
SPR_XRawCoor[54] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[54] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[54] => Add0.IN74
SPR_XRawCoor[55] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[55] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[55] => Add0.IN73
SPR_XRawCoor[56] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[56] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[56] => Add0.IN72
SPR_XRawCoor[57] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[57] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[57] => Add0.IN71
SPR_XRawCoor[58] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[58] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[58] => Add0.IN70
SPR_XRawCoor[59] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[59] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[59] => Add0.IN69
SPR_XRawCoor[60] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[60] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[60] => Add0.IN68
SPR_XRawCoor[61] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[61] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[61] => Add0.IN67
SPR_XRawCoor[62] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[62] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[62] => Add0.IN66
SPR_XRawCoor[63] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[63] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[63] => Add0.IN65
valid_edge <= valid_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_edge_f <= valid_edge_f~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[0] <= discard_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[1] <= discard_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[2] <= discard_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[3] <= discard_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[4] <= discard_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[5] <= discard_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[6] <= discard_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[7] <= discard_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
data[40] => scfifo:scfifo_component.data[40]
data[41] => scfifo:scfifo_component.data[41]
data[42] => scfifo:scfifo_component.data[42]
data[43] => scfifo:scfifo_component.data[43]
data[44] => scfifo:scfifo_component.data[44]
data[45] => scfifo:scfifo_component.data[45]
data[46] => scfifo:scfifo_component.data[46]
data[47] => scfifo:scfifo_component.data[47]
data[48] => scfifo:scfifo_component.data[48]
data[49] => scfifo:scfifo_component.data[49]
data[50] => scfifo:scfifo_component.data[50]
data[51] => scfifo:scfifo_component.data[51]
data[52] => scfifo:scfifo_component.data[52]
data[53] => scfifo:scfifo_component.data[53]
data[54] => scfifo:scfifo_component.data[54]
data[55] => scfifo:scfifo_component.data[55]
data[56] => scfifo:scfifo_component.data[56]
data[57] => scfifo:scfifo_component.data[57]
data[58] => scfifo:scfifo_component.data[58]
data[59] => scfifo:scfifo_component.data[59]
data[60] => scfifo:scfifo_component.data[60]
data[61] => scfifo:scfifo_component.data[61]
data[62] => scfifo:scfifo_component.data[62]
data[63] => scfifo:scfifo_component.data[63]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]
q[40] <= scfifo:scfifo_component.q[40]
q[41] <= scfifo:scfifo_component.q[41]
q[42] <= scfifo:scfifo_component.q[42]
q[43] <= scfifo:scfifo_component.q[43]
q[44] <= scfifo:scfifo_component.q[44]
q[45] <= scfifo:scfifo_component.q[45]
q[46] <= scfifo:scfifo_component.q[46]
q[47] <= scfifo:scfifo_component.q[47]
q[48] <= scfifo:scfifo_component.q[48]
q[49] <= scfifo:scfifo_component.q[49]
q[50] <= scfifo:scfifo_component.q[50]
q[51] <= scfifo:scfifo_component.q[51]
q[52] <= scfifo:scfifo_component.q[52]
q[53] <= scfifo:scfifo_component.q[53]
q[54] <= scfifo:scfifo_component.q[54]
q[55] <= scfifo:scfifo_component.q[55]
q[56] <= scfifo:scfifo_component.q[56]
q[57] <= scfifo:scfifo_component.q[57]
q[58] <= scfifo:scfifo_component.q[58]
q[59] <= scfifo:scfifo_component.q[59]
q[60] <= scfifo:scfifo_component.q[60]
q[61] <= scfifo:scfifo_component.q[61]
q[62] <= scfifo:scfifo_component.q[62]
q[63] <= scfifo:scfifo_component.q[63]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component
data[0] => scfifo_kq61:auto_generated.data[0]
data[1] => scfifo_kq61:auto_generated.data[1]
data[2] => scfifo_kq61:auto_generated.data[2]
data[3] => scfifo_kq61:auto_generated.data[3]
data[4] => scfifo_kq61:auto_generated.data[4]
data[5] => scfifo_kq61:auto_generated.data[5]
data[6] => scfifo_kq61:auto_generated.data[6]
data[7] => scfifo_kq61:auto_generated.data[7]
data[8] => scfifo_kq61:auto_generated.data[8]
data[9] => scfifo_kq61:auto_generated.data[9]
data[10] => scfifo_kq61:auto_generated.data[10]
data[11] => scfifo_kq61:auto_generated.data[11]
data[12] => scfifo_kq61:auto_generated.data[12]
data[13] => scfifo_kq61:auto_generated.data[13]
data[14] => scfifo_kq61:auto_generated.data[14]
data[15] => scfifo_kq61:auto_generated.data[15]
data[16] => scfifo_kq61:auto_generated.data[16]
data[17] => scfifo_kq61:auto_generated.data[17]
data[18] => scfifo_kq61:auto_generated.data[18]
data[19] => scfifo_kq61:auto_generated.data[19]
data[20] => scfifo_kq61:auto_generated.data[20]
data[21] => scfifo_kq61:auto_generated.data[21]
data[22] => scfifo_kq61:auto_generated.data[22]
data[23] => scfifo_kq61:auto_generated.data[23]
data[24] => scfifo_kq61:auto_generated.data[24]
data[25] => scfifo_kq61:auto_generated.data[25]
data[26] => scfifo_kq61:auto_generated.data[26]
data[27] => scfifo_kq61:auto_generated.data[27]
data[28] => scfifo_kq61:auto_generated.data[28]
data[29] => scfifo_kq61:auto_generated.data[29]
data[30] => scfifo_kq61:auto_generated.data[30]
data[31] => scfifo_kq61:auto_generated.data[31]
data[32] => scfifo_kq61:auto_generated.data[32]
data[33] => scfifo_kq61:auto_generated.data[33]
data[34] => scfifo_kq61:auto_generated.data[34]
data[35] => scfifo_kq61:auto_generated.data[35]
data[36] => scfifo_kq61:auto_generated.data[36]
data[37] => scfifo_kq61:auto_generated.data[37]
data[38] => scfifo_kq61:auto_generated.data[38]
data[39] => scfifo_kq61:auto_generated.data[39]
data[40] => scfifo_kq61:auto_generated.data[40]
data[41] => scfifo_kq61:auto_generated.data[41]
data[42] => scfifo_kq61:auto_generated.data[42]
data[43] => scfifo_kq61:auto_generated.data[43]
data[44] => scfifo_kq61:auto_generated.data[44]
data[45] => scfifo_kq61:auto_generated.data[45]
data[46] => scfifo_kq61:auto_generated.data[46]
data[47] => scfifo_kq61:auto_generated.data[47]
data[48] => scfifo_kq61:auto_generated.data[48]
data[49] => scfifo_kq61:auto_generated.data[49]
data[50] => scfifo_kq61:auto_generated.data[50]
data[51] => scfifo_kq61:auto_generated.data[51]
data[52] => scfifo_kq61:auto_generated.data[52]
data[53] => scfifo_kq61:auto_generated.data[53]
data[54] => scfifo_kq61:auto_generated.data[54]
data[55] => scfifo_kq61:auto_generated.data[55]
data[56] => scfifo_kq61:auto_generated.data[56]
data[57] => scfifo_kq61:auto_generated.data[57]
data[58] => scfifo_kq61:auto_generated.data[58]
data[59] => scfifo_kq61:auto_generated.data[59]
data[60] => scfifo_kq61:auto_generated.data[60]
data[61] => scfifo_kq61:auto_generated.data[61]
data[62] => scfifo_kq61:auto_generated.data[62]
data[63] => scfifo_kq61:auto_generated.data[63]
q[0] <= scfifo_kq61:auto_generated.q[0]
q[1] <= scfifo_kq61:auto_generated.q[1]
q[2] <= scfifo_kq61:auto_generated.q[2]
q[3] <= scfifo_kq61:auto_generated.q[3]
q[4] <= scfifo_kq61:auto_generated.q[4]
q[5] <= scfifo_kq61:auto_generated.q[5]
q[6] <= scfifo_kq61:auto_generated.q[6]
q[7] <= scfifo_kq61:auto_generated.q[7]
q[8] <= scfifo_kq61:auto_generated.q[8]
q[9] <= scfifo_kq61:auto_generated.q[9]
q[10] <= scfifo_kq61:auto_generated.q[10]
q[11] <= scfifo_kq61:auto_generated.q[11]
q[12] <= scfifo_kq61:auto_generated.q[12]
q[13] <= scfifo_kq61:auto_generated.q[13]
q[14] <= scfifo_kq61:auto_generated.q[14]
q[15] <= scfifo_kq61:auto_generated.q[15]
q[16] <= scfifo_kq61:auto_generated.q[16]
q[17] <= scfifo_kq61:auto_generated.q[17]
q[18] <= scfifo_kq61:auto_generated.q[18]
q[19] <= scfifo_kq61:auto_generated.q[19]
q[20] <= scfifo_kq61:auto_generated.q[20]
q[21] <= scfifo_kq61:auto_generated.q[21]
q[22] <= scfifo_kq61:auto_generated.q[22]
q[23] <= scfifo_kq61:auto_generated.q[23]
q[24] <= scfifo_kq61:auto_generated.q[24]
q[25] <= scfifo_kq61:auto_generated.q[25]
q[26] <= scfifo_kq61:auto_generated.q[26]
q[27] <= scfifo_kq61:auto_generated.q[27]
q[28] <= scfifo_kq61:auto_generated.q[28]
q[29] <= scfifo_kq61:auto_generated.q[29]
q[30] <= scfifo_kq61:auto_generated.q[30]
q[31] <= scfifo_kq61:auto_generated.q[31]
q[32] <= scfifo_kq61:auto_generated.q[32]
q[33] <= scfifo_kq61:auto_generated.q[33]
q[34] <= scfifo_kq61:auto_generated.q[34]
q[35] <= scfifo_kq61:auto_generated.q[35]
q[36] <= scfifo_kq61:auto_generated.q[36]
q[37] <= scfifo_kq61:auto_generated.q[37]
q[38] <= scfifo_kq61:auto_generated.q[38]
q[39] <= scfifo_kq61:auto_generated.q[39]
q[40] <= scfifo_kq61:auto_generated.q[40]
q[41] <= scfifo_kq61:auto_generated.q[41]
q[42] <= scfifo_kq61:auto_generated.q[42]
q[43] <= scfifo_kq61:auto_generated.q[43]
q[44] <= scfifo_kq61:auto_generated.q[44]
q[45] <= scfifo_kq61:auto_generated.q[45]
q[46] <= scfifo_kq61:auto_generated.q[46]
q[47] <= scfifo_kq61:auto_generated.q[47]
q[48] <= scfifo_kq61:auto_generated.q[48]
q[49] <= scfifo_kq61:auto_generated.q[49]
q[50] <= scfifo_kq61:auto_generated.q[50]
q[51] <= scfifo_kq61:auto_generated.q[51]
q[52] <= scfifo_kq61:auto_generated.q[52]
q[53] <= scfifo_kq61:auto_generated.q[53]
q[54] <= scfifo_kq61:auto_generated.q[54]
q[55] <= scfifo_kq61:auto_generated.q[55]
q[56] <= scfifo_kq61:auto_generated.q[56]
q[57] <= scfifo_kq61:auto_generated.q[57]
q[58] <= scfifo_kq61:auto_generated.q[58]
q[59] <= scfifo_kq61:auto_generated.q[59]
q[60] <= scfifo_kq61:auto_generated.q[60]
q[61] <= scfifo_kq61:auto_generated.q[61]
q[62] <= scfifo_kq61:auto_generated.q[62]
q[63] <= scfifo_kq61:auto_generated.q[63]
wrreq => scfifo_kq61:auto_generated.wrreq
rdreq => scfifo_kq61:auto_generated.rdreq
clock => scfifo_kq61:auto_generated.clock
aclr => scfifo_kq61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_kq61:auto_generated.empty
full <= scfifo_kq61:auto_generated.full
almost_full <= scfifo_kq61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_kq61:auto_generated.usedw[0]
usedw[1] <= scfifo_kq61:auto_generated.usedw[1]
usedw[2] <= scfifo_kq61:auto_generated.usedw[2]
usedw[3] <= scfifo_kq61:auto_generated.usedw[3]
usedw[4] <= scfifo_kq61:auto_generated.usedw[4]
usedw[5] <= scfifo_kq61:auto_generated.usedw[5]


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated
aclr => a_dpfifo_hr31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_hr31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_hr31:dpfifo.data[0]
data[1] => a_dpfifo_hr31:dpfifo.data[1]
data[2] => a_dpfifo_hr31:dpfifo.data[2]
data[3] => a_dpfifo_hr31:dpfifo.data[3]
data[4] => a_dpfifo_hr31:dpfifo.data[4]
data[5] => a_dpfifo_hr31:dpfifo.data[5]
data[6] => a_dpfifo_hr31:dpfifo.data[6]
data[7] => a_dpfifo_hr31:dpfifo.data[7]
data[8] => a_dpfifo_hr31:dpfifo.data[8]
data[9] => a_dpfifo_hr31:dpfifo.data[9]
data[10] => a_dpfifo_hr31:dpfifo.data[10]
data[11] => a_dpfifo_hr31:dpfifo.data[11]
data[12] => a_dpfifo_hr31:dpfifo.data[12]
data[13] => a_dpfifo_hr31:dpfifo.data[13]
data[14] => a_dpfifo_hr31:dpfifo.data[14]
data[15] => a_dpfifo_hr31:dpfifo.data[15]
data[16] => a_dpfifo_hr31:dpfifo.data[16]
data[17] => a_dpfifo_hr31:dpfifo.data[17]
data[18] => a_dpfifo_hr31:dpfifo.data[18]
data[19] => a_dpfifo_hr31:dpfifo.data[19]
data[20] => a_dpfifo_hr31:dpfifo.data[20]
data[21] => a_dpfifo_hr31:dpfifo.data[21]
data[22] => a_dpfifo_hr31:dpfifo.data[22]
data[23] => a_dpfifo_hr31:dpfifo.data[23]
data[24] => a_dpfifo_hr31:dpfifo.data[24]
data[25] => a_dpfifo_hr31:dpfifo.data[25]
data[26] => a_dpfifo_hr31:dpfifo.data[26]
data[27] => a_dpfifo_hr31:dpfifo.data[27]
data[28] => a_dpfifo_hr31:dpfifo.data[28]
data[29] => a_dpfifo_hr31:dpfifo.data[29]
data[30] => a_dpfifo_hr31:dpfifo.data[30]
data[31] => a_dpfifo_hr31:dpfifo.data[31]
data[32] => a_dpfifo_hr31:dpfifo.data[32]
data[33] => a_dpfifo_hr31:dpfifo.data[33]
data[34] => a_dpfifo_hr31:dpfifo.data[34]
data[35] => a_dpfifo_hr31:dpfifo.data[35]
data[36] => a_dpfifo_hr31:dpfifo.data[36]
data[37] => a_dpfifo_hr31:dpfifo.data[37]
data[38] => a_dpfifo_hr31:dpfifo.data[38]
data[39] => a_dpfifo_hr31:dpfifo.data[39]
data[40] => a_dpfifo_hr31:dpfifo.data[40]
data[41] => a_dpfifo_hr31:dpfifo.data[41]
data[42] => a_dpfifo_hr31:dpfifo.data[42]
data[43] => a_dpfifo_hr31:dpfifo.data[43]
data[44] => a_dpfifo_hr31:dpfifo.data[44]
data[45] => a_dpfifo_hr31:dpfifo.data[45]
data[46] => a_dpfifo_hr31:dpfifo.data[46]
data[47] => a_dpfifo_hr31:dpfifo.data[47]
data[48] => a_dpfifo_hr31:dpfifo.data[48]
data[49] => a_dpfifo_hr31:dpfifo.data[49]
data[50] => a_dpfifo_hr31:dpfifo.data[50]
data[51] => a_dpfifo_hr31:dpfifo.data[51]
data[52] => a_dpfifo_hr31:dpfifo.data[52]
data[53] => a_dpfifo_hr31:dpfifo.data[53]
data[54] => a_dpfifo_hr31:dpfifo.data[54]
data[55] => a_dpfifo_hr31:dpfifo.data[55]
data[56] => a_dpfifo_hr31:dpfifo.data[56]
data[57] => a_dpfifo_hr31:dpfifo.data[57]
data[58] => a_dpfifo_hr31:dpfifo.data[58]
data[59] => a_dpfifo_hr31:dpfifo.data[59]
data[60] => a_dpfifo_hr31:dpfifo.data[60]
data[61] => a_dpfifo_hr31:dpfifo.data[61]
data[62] => a_dpfifo_hr31:dpfifo.data[62]
data[63] => a_dpfifo_hr31:dpfifo.data[63]
empty <= a_dpfifo_hr31:dpfifo.empty
full <= a_dpfifo_hr31:dpfifo.full
q[0] <= a_dpfifo_hr31:dpfifo.q[0]
q[1] <= a_dpfifo_hr31:dpfifo.q[1]
q[2] <= a_dpfifo_hr31:dpfifo.q[2]
q[3] <= a_dpfifo_hr31:dpfifo.q[3]
q[4] <= a_dpfifo_hr31:dpfifo.q[4]
q[5] <= a_dpfifo_hr31:dpfifo.q[5]
q[6] <= a_dpfifo_hr31:dpfifo.q[6]
q[7] <= a_dpfifo_hr31:dpfifo.q[7]
q[8] <= a_dpfifo_hr31:dpfifo.q[8]
q[9] <= a_dpfifo_hr31:dpfifo.q[9]
q[10] <= a_dpfifo_hr31:dpfifo.q[10]
q[11] <= a_dpfifo_hr31:dpfifo.q[11]
q[12] <= a_dpfifo_hr31:dpfifo.q[12]
q[13] <= a_dpfifo_hr31:dpfifo.q[13]
q[14] <= a_dpfifo_hr31:dpfifo.q[14]
q[15] <= a_dpfifo_hr31:dpfifo.q[15]
q[16] <= a_dpfifo_hr31:dpfifo.q[16]
q[17] <= a_dpfifo_hr31:dpfifo.q[17]
q[18] <= a_dpfifo_hr31:dpfifo.q[18]
q[19] <= a_dpfifo_hr31:dpfifo.q[19]
q[20] <= a_dpfifo_hr31:dpfifo.q[20]
q[21] <= a_dpfifo_hr31:dpfifo.q[21]
q[22] <= a_dpfifo_hr31:dpfifo.q[22]
q[23] <= a_dpfifo_hr31:dpfifo.q[23]
q[24] <= a_dpfifo_hr31:dpfifo.q[24]
q[25] <= a_dpfifo_hr31:dpfifo.q[25]
q[26] <= a_dpfifo_hr31:dpfifo.q[26]
q[27] <= a_dpfifo_hr31:dpfifo.q[27]
q[28] <= a_dpfifo_hr31:dpfifo.q[28]
q[29] <= a_dpfifo_hr31:dpfifo.q[29]
q[30] <= a_dpfifo_hr31:dpfifo.q[30]
q[31] <= a_dpfifo_hr31:dpfifo.q[31]
q[32] <= a_dpfifo_hr31:dpfifo.q[32]
q[33] <= a_dpfifo_hr31:dpfifo.q[33]
q[34] <= a_dpfifo_hr31:dpfifo.q[34]
q[35] <= a_dpfifo_hr31:dpfifo.q[35]
q[36] <= a_dpfifo_hr31:dpfifo.q[36]
q[37] <= a_dpfifo_hr31:dpfifo.q[37]
q[38] <= a_dpfifo_hr31:dpfifo.q[38]
q[39] <= a_dpfifo_hr31:dpfifo.q[39]
q[40] <= a_dpfifo_hr31:dpfifo.q[40]
q[41] <= a_dpfifo_hr31:dpfifo.q[41]
q[42] <= a_dpfifo_hr31:dpfifo.q[42]
q[43] <= a_dpfifo_hr31:dpfifo.q[43]
q[44] <= a_dpfifo_hr31:dpfifo.q[44]
q[45] <= a_dpfifo_hr31:dpfifo.q[45]
q[46] <= a_dpfifo_hr31:dpfifo.q[46]
q[47] <= a_dpfifo_hr31:dpfifo.q[47]
q[48] <= a_dpfifo_hr31:dpfifo.q[48]
q[49] <= a_dpfifo_hr31:dpfifo.q[49]
q[50] <= a_dpfifo_hr31:dpfifo.q[50]
q[51] <= a_dpfifo_hr31:dpfifo.q[51]
q[52] <= a_dpfifo_hr31:dpfifo.q[52]
q[53] <= a_dpfifo_hr31:dpfifo.q[53]
q[54] <= a_dpfifo_hr31:dpfifo.q[54]
q[55] <= a_dpfifo_hr31:dpfifo.q[55]
q[56] <= a_dpfifo_hr31:dpfifo.q[56]
q[57] <= a_dpfifo_hr31:dpfifo.q[57]
q[58] <= a_dpfifo_hr31:dpfifo.q[58]
q[59] <= a_dpfifo_hr31:dpfifo.q[59]
q[60] <= a_dpfifo_hr31:dpfifo.q[60]
q[61] <= a_dpfifo_hr31:dpfifo.q[61]
q[62] <= a_dpfifo_hr31:dpfifo.q[62]
q[63] <= a_dpfifo_hr31:dpfifo.q[63]
rdreq => a_dpfifo_hr31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
usedw[0] <= a_dpfifo_hr31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hr31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hr31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hr31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hr31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hr31:dpfifo.usedw[5]
wrreq => a_dpfifo_hr31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[5].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ob:rd_ptr_msb.aclr
aclr => cntr_do7:usedw_counter.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => altsyncram_je81:FIFOram.clock0
clock => cntr_0ob:rd_ptr_msb.clock
clock => cntr_do7:usedw_counter.clock
clock => cntr_1ob:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_je81:FIFOram.data_a[0]
data[1] => altsyncram_je81:FIFOram.data_a[1]
data[2] => altsyncram_je81:FIFOram.data_a[2]
data[3] => altsyncram_je81:FIFOram.data_a[3]
data[4] => altsyncram_je81:FIFOram.data_a[4]
data[5] => altsyncram_je81:FIFOram.data_a[5]
data[6] => altsyncram_je81:FIFOram.data_a[6]
data[7] => altsyncram_je81:FIFOram.data_a[7]
data[8] => altsyncram_je81:FIFOram.data_a[8]
data[9] => altsyncram_je81:FIFOram.data_a[9]
data[10] => altsyncram_je81:FIFOram.data_a[10]
data[11] => altsyncram_je81:FIFOram.data_a[11]
data[12] => altsyncram_je81:FIFOram.data_a[12]
data[13] => altsyncram_je81:FIFOram.data_a[13]
data[14] => altsyncram_je81:FIFOram.data_a[14]
data[15] => altsyncram_je81:FIFOram.data_a[15]
data[16] => altsyncram_je81:FIFOram.data_a[16]
data[17] => altsyncram_je81:FIFOram.data_a[17]
data[18] => altsyncram_je81:FIFOram.data_a[18]
data[19] => altsyncram_je81:FIFOram.data_a[19]
data[20] => altsyncram_je81:FIFOram.data_a[20]
data[21] => altsyncram_je81:FIFOram.data_a[21]
data[22] => altsyncram_je81:FIFOram.data_a[22]
data[23] => altsyncram_je81:FIFOram.data_a[23]
data[24] => altsyncram_je81:FIFOram.data_a[24]
data[25] => altsyncram_je81:FIFOram.data_a[25]
data[26] => altsyncram_je81:FIFOram.data_a[26]
data[27] => altsyncram_je81:FIFOram.data_a[27]
data[28] => altsyncram_je81:FIFOram.data_a[28]
data[29] => altsyncram_je81:FIFOram.data_a[29]
data[30] => altsyncram_je81:FIFOram.data_a[30]
data[31] => altsyncram_je81:FIFOram.data_a[31]
data[32] => altsyncram_je81:FIFOram.data_a[32]
data[33] => altsyncram_je81:FIFOram.data_a[33]
data[34] => altsyncram_je81:FIFOram.data_a[34]
data[35] => altsyncram_je81:FIFOram.data_a[35]
data[36] => altsyncram_je81:FIFOram.data_a[36]
data[37] => altsyncram_je81:FIFOram.data_a[37]
data[38] => altsyncram_je81:FIFOram.data_a[38]
data[39] => altsyncram_je81:FIFOram.data_a[39]
data[40] => altsyncram_je81:FIFOram.data_a[40]
data[41] => altsyncram_je81:FIFOram.data_a[41]
data[42] => altsyncram_je81:FIFOram.data_a[42]
data[43] => altsyncram_je81:FIFOram.data_a[43]
data[44] => altsyncram_je81:FIFOram.data_a[44]
data[45] => altsyncram_je81:FIFOram.data_a[45]
data[46] => altsyncram_je81:FIFOram.data_a[46]
data[47] => altsyncram_je81:FIFOram.data_a[47]
data[48] => altsyncram_je81:FIFOram.data_a[48]
data[49] => altsyncram_je81:FIFOram.data_a[49]
data[50] => altsyncram_je81:FIFOram.data_a[50]
data[51] => altsyncram_je81:FIFOram.data_a[51]
data[52] => altsyncram_je81:FIFOram.data_a[52]
data[53] => altsyncram_je81:FIFOram.data_a[53]
data[54] => altsyncram_je81:FIFOram.data_a[54]
data[55] => altsyncram_je81:FIFOram.data_a[55]
data[56] => altsyncram_je81:FIFOram.data_a[56]
data[57] => altsyncram_je81:FIFOram.data_a[57]
data[58] => altsyncram_je81:FIFOram.data_a[58]
data[59] => altsyncram_je81:FIFOram.data_a[59]
data[60] => altsyncram_je81:FIFOram.data_a[60]
data[61] => altsyncram_je81:FIFOram.data_a[61]
data[62] => altsyncram_je81:FIFOram.data_a[62]
data[63] => altsyncram_je81:FIFOram.data_a[63]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_je81:FIFOram.q_b[0]
q[1] <= altsyncram_je81:FIFOram.q_b[1]
q[2] <= altsyncram_je81:FIFOram.q_b[2]
q[3] <= altsyncram_je81:FIFOram.q_b[3]
q[4] <= altsyncram_je81:FIFOram.q_b[4]
q[5] <= altsyncram_je81:FIFOram.q_b[5]
q[6] <= altsyncram_je81:FIFOram.q_b[6]
q[7] <= altsyncram_je81:FIFOram.q_b[7]
q[8] <= altsyncram_je81:FIFOram.q_b[8]
q[9] <= altsyncram_je81:FIFOram.q_b[9]
q[10] <= altsyncram_je81:FIFOram.q_b[10]
q[11] <= altsyncram_je81:FIFOram.q_b[11]
q[12] <= altsyncram_je81:FIFOram.q_b[12]
q[13] <= altsyncram_je81:FIFOram.q_b[13]
q[14] <= altsyncram_je81:FIFOram.q_b[14]
q[15] <= altsyncram_je81:FIFOram.q_b[15]
q[16] <= altsyncram_je81:FIFOram.q_b[16]
q[17] <= altsyncram_je81:FIFOram.q_b[17]
q[18] <= altsyncram_je81:FIFOram.q_b[18]
q[19] <= altsyncram_je81:FIFOram.q_b[19]
q[20] <= altsyncram_je81:FIFOram.q_b[20]
q[21] <= altsyncram_je81:FIFOram.q_b[21]
q[22] <= altsyncram_je81:FIFOram.q_b[22]
q[23] <= altsyncram_je81:FIFOram.q_b[23]
q[24] <= altsyncram_je81:FIFOram.q_b[24]
q[25] <= altsyncram_je81:FIFOram.q_b[25]
q[26] <= altsyncram_je81:FIFOram.q_b[26]
q[27] <= altsyncram_je81:FIFOram.q_b[27]
q[28] <= altsyncram_je81:FIFOram.q_b[28]
q[29] <= altsyncram_je81:FIFOram.q_b[29]
q[30] <= altsyncram_je81:FIFOram.q_b[30]
q[31] <= altsyncram_je81:FIFOram.q_b[31]
q[32] <= altsyncram_je81:FIFOram.q_b[32]
q[33] <= altsyncram_je81:FIFOram.q_b[33]
q[34] <= altsyncram_je81:FIFOram.q_b[34]
q[35] <= altsyncram_je81:FIFOram.q_b[35]
q[36] <= altsyncram_je81:FIFOram.q_b[36]
q[37] <= altsyncram_je81:FIFOram.q_b[37]
q[38] <= altsyncram_je81:FIFOram.q_b[38]
q[39] <= altsyncram_je81:FIFOram.q_b[39]
q[40] <= altsyncram_je81:FIFOram.q_b[40]
q[41] <= altsyncram_je81:FIFOram.q_b[41]
q[42] <= altsyncram_je81:FIFOram.q_b[42]
q[43] <= altsyncram_je81:FIFOram.q_b[43]
q[44] <= altsyncram_je81:FIFOram.q_b[44]
q[45] <= altsyncram_je81:FIFOram.q_b[45]
q[46] <= altsyncram_je81:FIFOram.q_b[46]
q[47] <= altsyncram_je81:FIFOram.q_b[47]
q[48] <= altsyncram_je81:FIFOram.q_b[48]
q[49] <= altsyncram_je81:FIFOram.q_b[49]
q[50] <= altsyncram_je81:FIFOram.q_b[50]
q[51] <= altsyncram_je81:FIFOram.q_b[51]
q[52] <= altsyncram_je81:FIFOram.q_b[52]
q[53] <= altsyncram_je81:FIFOram.q_b[53]
q[54] <= altsyncram_je81:FIFOram.q_b[54]
q[55] <= altsyncram_je81:FIFOram.q_b[55]
q[56] <= altsyncram_je81:FIFOram.q_b[56]
q[57] <= altsyncram_je81:FIFOram.q_b[57]
q[58] <= altsyncram_je81:FIFOram.q_b[58]
q[59] <= altsyncram_je81:FIFOram.q_b[59]
q[60] <= altsyncram_je81:FIFOram.q_b[60]
q[61] <= altsyncram_je81:FIFOram.q_b[61]
q[62] <= altsyncram_je81:FIFOram.q_b[62]
q[63] <= altsyncram_je81:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ob:rd_ptr_msb.sclr
sclr => cntr_do7:usedw_counter.sclr
sclr => cntr_1ob:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_do7:usedw_counter.q[0]
usedw[1] <= cntr_do7:usedw_counter.q[1]
usedw[2] <= cntr_do7:usedw_counter.q[2]
usedw[3] <= cntr_do7:usedw_counter.q[3]
usedw[4] <= cntr_do7:usedw_counter.q[4]
usedw[5] <= cntr_do7:usedw_counter.q[5]
wreq => valid_wreq.IN0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2
nRST => sensor_sts.Enable.OUTPUTSELECT
nRST => sensor_sts.Waitting_F.OUTPUTSELECT
nRST => sensor_sts.Waitting_R.OUTPUTSELECT
nRST => sensor_sts.IDLE.OUTPUTSELECT
nRST => PD_FIFO_rdreq_1.ACLR
nRST => PD_FIFO_rdreq.ACLR
nRST => L2_sensor_in.ACLR
nRST => L1_sensor_in.ACLR
nRST => empty_error~reg0.ENA
nRST => discard_cnt[7]~reg0.ENA
nRST => discard_cnt[6]~reg0.ENA
nRST => discard_cnt[5]~reg0.ENA
nRST => discard_cnt[4]~reg0.ENA
nRST => discard_cnt[3]~reg0.ENA
nRST => discard_cnt[2]~reg0.ENA
nRST => discard_cnt[1]~reg0.ENA
nRST => discard_cnt[0]~reg0.ENA
nRST => valid_edge~reg0.ENA
nRST => valid_edge_f~reg0.ENA
nRST => pre_CH_SPR_XRawCoor[63].ENA
nRST => pre_CH_SPR_XRawCoor[62].ENA
nRST => pre_CH_SPR_XRawCoor[61].ENA
nRST => pre_CH_SPR_XRawCoor[60].ENA
nRST => pre_CH_SPR_XRawCoor[59].ENA
nRST => pre_CH_SPR_XRawCoor[58].ENA
nRST => pre_CH_SPR_XRawCoor[57].ENA
nRST => pre_CH_SPR_XRawCoor[56].ENA
nRST => pre_CH_SPR_XRawCoor[55].ENA
nRST => pre_CH_SPR_XRawCoor[54].ENA
nRST => pre_CH_SPR_XRawCoor[53].ENA
nRST => pre_CH_SPR_XRawCoor[52].ENA
nRST => pre_CH_SPR_XRawCoor[51].ENA
nRST => pre_CH_SPR_XRawCoor[50].ENA
nRST => pre_CH_SPR_XRawCoor[49].ENA
nRST => pre_CH_SPR_XRawCoor[48].ENA
nRST => pre_CH_SPR_XRawCoor[47].ENA
nRST => pre_CH_SPR_XRawCoor[46].ENA
nRST => pre_CH_SPR_XRawCoor[45].ENA
nRST => pre_CH_SPR_XRawCoor[44].ENA
nRST => pre_CH_SPR_XRawCoor[43].ENA
nRST => pre_CH_SPR_XRawCoor[42].ENA
nRST => pre_CH_SPR_XRawCoor[41].ENA
nRST => pre_CH_SPR_XRawCoor[40].ENA
nRST => pre_CH_SPR_XRawCoor[39].ENA
nRST => pre_CH_SPR_XRawCoor[38].ENA
nRST => pre_CH_SPR_XRawCoor[37].ENA
nRST => pre_CH_SPR_XRawCoor[36].ENA
nRST => pre_CH_SPR_XRawCoor[35].ENA
nRST => pre_CH_SPR_XRawCoor[34].ENA
nRST => pre_CH_SPR_XRawCoor[33].ENA
nRST => pre_CH_SPR_XRawCoor[32].ENA
nRST => pre_CH_SPR_XRawCoor[31].ENA
nRST => pre_CH_SPR_XRawCoor[30].ENA
nRST => pre_CH_SPR_XRawCoor[29].ENA
nRST => pre_CH_SPR_XRawCoor[28].ENA
nRST => pre_CH_SPR_XRawCoor[27].ENA
nRST => pre_CH_SPR_XRawCoor[26].ENA
nRST => pre_CH_SPR_XRawCoor[25].ENA
nRST => pre_CH_SPR_XRawCoor[24].ENA
nRST => pre_CH_SPR_XRawCoor[23].ENA
nRST => pre_CH_SPR_XRawCoor[22].ENA
nRST => pre_CH_SPR_XRawCoor[21].ENA
nRST => pre_CH_SPR_XRawCoor[20].ENA
nRST => pre_CH_SPR_XRawCoor[19].ENA
nRST => pre_CH_SPR_XRawCoor[18].ENA
nRST => pre_CH_SPR_XRawCoor[17].ENA
nRST => pre_CH_SPR_XRawCoor[16].ENA
nRST => pre_CH_SPR_XRawCoor[15].ENA
nRST => pre_CH_SPR_XRawCoor[14].ENA
nRST => pre_CH_SPR_XRawCoor[13].ENA
nRST => pre_CH_SPR_XRawCoor[12].ENA
nRST => pre_CH_SPR_XRawCoor[11].ENA
nRST => pre_CH_SPR_XRawCoor[10].ENA
nRST => pre_CH_SPR_XRawCoor[9].ENA
nRST => pre_CH_SPR_XRawCoor[8].ENA
nRST => pre_CH_SPR_XRawCoor[7].ENA
nRST => pre_CH_SPR_XRawCoor[6].ENA
nRST => pre_CH_SPR_XRawCoor[5].ENA
nRST => pre_CH_SPR_XRawCoor[4].ENA
nRST => pre_CH_SPR_XRawCoor[3].ENA
nRST => pre_CH_SPR_XRawCoor[2].ENA
nRST => pre_CH_SPR_XRawCoor[1].ENA
nRST => pre_CH_SPR_XRawCoor[0].ENA
nRST => Ch_SPR_XPRTSize_Rd[31].ENA
nRST => Ch_SPR_XPRTSize_Rd[30].ENA
nRST => Ch_SPR_XPRTSize_Rd[29].ENA
nRST => Ch_SPR_XPRTSize_Rd[28].ENA
nRST => Ch_SPR_XPRTSize_Rd[27].ENA
nRST => Ch_SPR_XPRTSize_Rd[26].ENA
nRST => Ch_SPR_XPRTSize_Rd[25].ENA
nRST => Ch_SPR_XPRTSize_Rd[24].ENA
nRST => Ch_SPR_XPRTSize_Rd[23].ENA
nRST => Ch_SPR_XPRTSize_Rd[22].ENA
nRST => Ch_SPR_XPRTSize_Rd[21].ENA
nRST => Ch_SPR_XPRTSize_Rd[20].ENA
nRST => Ch_SPR_XPRTSize_Rd[19].ENA
nRST => Ch_SPR_XPRTSize_Rd[18].ENA
nRST => Ch_SPR_XPRTSize_Rd[17].ENA
nRST => Ch_SPR_XPRTSize_Rd[16].ENA
nRST => Ch_SPR_XPRTSize_Rd[15].ENA
nRST => Ch_SPR_XPRTSize_Rd[14].ENA
nRST => Ch_SPR_XPRTSize_Rd[13].ENA
nRST => Ch_SPR_XPRTSize_Rd[12].ENA
nRST => Ch_SPR_XPRTSize_Rd[11].ENA
nRST => Ch_SPR_XPRTSize_Rd[10].ENA
nRST => Ch_SPR_XPRTSize_Rd[9].ENA
nRST => Ch_SPR_XPRTSize_Rd[8].ENA
nRST => Ch_SPR_XPRTSize_Rd[7].ENA
nRST => Ch_SPR_XPRTSize_Rd[6].ENA
nRST => Ch_SPR_XPRTSize_Rd[5].ENA
nRST => Ch_SPR_XPRTSize_Rd[4].ENA
nRST => Ch_SPR_XPRTSize_Rd[3].ENA
nRST => Ch_SPR_XPRTSize_Rd[2].ENA
nRST => Ch_SPR_XPRTSize_Rd[1].ENA
nRST => Ch_SPR_XPRTSize_Rd[0].ENA
clk => PDFIFO:PDFIFO_inst.clock
clk => empty_error~reg0.CLK
clk => Ch_SPR_XPRTSize_Rd[0].CLK
clk => Ch_SPR_XPRTSize_Rd[1].CLK
clk => Ch_SPR_XPRTSize_Rd[2].CLK
clk => Ch_SPR_XPRTSize_Rd[3].CLK
clk => Ch_SPR_XPRTSize_Rd[4].CLK
clk => Ch_SPR_XPRTSize_Rd[5].CLK
clk => Ch_SPR_XPRTSize_Rd[6].CLK
clk => Ch_SPR_XPRTSize_Rd[7].CLK
clk => Ch_SPR_XPRTSize_Rd[8].CLK
clk => Ch_SPR_XPRTSize_Rd[9].CLK
clk => Ch_SPR_XPRTSize_Rd[10].CLK
clk => Ch_SPR_XPRTSize_Rd[11].CLK
clk => Ch_SPR_XPRTSize_Rd[12].CLK
clk => Ch_SPR_XPRTSize_Rd[13].CLK
clk => Ch_SPR_XPRTSize_Rd[14].CLK
clk => Ch_SPR_XPRTSize_Rd[15].CLK
clk => Ch_SPR_XPRTSize_Rd[16].CLK
clk => Ch_SPR_XPRTSize_Rd[17].CLK
clk => Ch_SPR_XPRTSize_Rd[18].CLK
clk => Ch_SPR_XPRTSize_Rd[19].CLK
clk => Ch_SPR_XPRTSize_Rd[20].CLK
clk => Ch_SPR_XPRTSize_Rd[21].CLK
clk => Ch_SPR_XPRTSize_Rd[22].CLK
clk => Ch_SPR_XPRTSize_Rd[23].CLK
clk => Ch_SPR_XPRTSize_Rd[24].CLK
clk => Ch_SPR_XPRTSize_Rd[25].CLK
clk => Ch_SPR_XPRTSize_Rd[26].CLK
clk => Ch_SPR_XPRTSize_Rd[27].CLK
clk => Ch_SPR_XPRTSize_Rd[28].CLK
clk => Ch_SPR_XPRTSize_Rd[29].CLK
clk => Ch_SPR_XPRTSize_Rd[30].CLK
clk => Ch_SPR_XPRTSize_Rd[31].CLK
clk => pre_CH_SPR_XRawCoor[0].CLK
clk => pre_CH_SPR_XRawCoor[1].CLK
clk => pre_CH_SPR_XRawCoor[2].CLK
clk => pre_CH_SPR_XRawCoor[3].CLK
clk => pre_CH_SPR_XRawCoor[4].CLK
clk => pre_CH_SPR_XRawCoor[5].CLK
clk => pre_CH_SPR_XRawCoor[6].CLK
clk => pre_CH_SPR_XRawCoor[7].CLK
clk => pre_CH_SPR_XRawCoor[8].CLK
clk => pre_CH_SPR_XRawCoor[9].CLK
clk => pre_CH_SPR_XRawCoor[10].CLK
clk => pre_CH_SPR_XRawCoor[11].CLK
clk => pre_CH_SPR_XRawCoor[12].CLK
clk => pre_CH_SPR_XRawCoor[13].CLK
clk => pre_CH_SPR_XRawCoor[14].CLK
clk => pre_CH_SPR_XRawCoor[15].CLK
clk => pre_CH_SPR_XRawCoor[16].CLK
clk => pre_CH_SPR_XRawCoor[17].CLK
clk => pre_CH_SPR_XRawCoor[18].CLK
clk => pre_CH_SPR_XRawCoor[19].CLK
clk => pre_CH_SPR_XRawCoor[20].CLK
clk => pre_CH_SPR_XRawCoor[21].CLK
clk => pre_CH_SPR_XRawCoor[22].CLK
clk => pre_CH_SPR_XRawCoor[23].CLK
clk => pre_CH_SPR_XRawCoor[24].CLK
clk => pre_CH_SPR_XRawCoor[25].CLK
clk => pre_CH_SPR_XRawCoor[26].CLK
clk => pre_CH_SPR_XRawCoor[27].CLK
clk => pre_CH_SPR_XRawCoor[28].CLK
clk => pre_CH_SPR_XRawCoor[29].CLK
clk => pre_CH_SPR_XRawCoor[30].CLK
clk => pre_CH_SPR_XRawCoor[31].CLK
clk => pre_CH_SPR_XRawCoor[32].CLK
clk => pre_CH_SPR_XRawCoor[33].CLK
clk => pre_CH_SPR_XRawCoor[34].CLK
clk => pre_CH_SPR_XRawCoor[35].CLK
clk => pre_CH_SPR_XRawCoor[36].CLK
clk => pre_CH_SPR_XRawCoor[37].CLK
clk => pre_CH_SPR_XRawCoor[38].CLK
clk => pre_CH_SPR_XRawCoor[39].CLK
clk => pre_CH_SPR_XRawCoor[40].CLK
clk => pre_CH_SPR_XRawCoor[41].CLK
clk => pre_CH_SPR_XRawCoor[42].CLK
clk => pre_CH_SPR_XRawCoor[43].CLK
clk => pre_CH_SPR_XRawCoor[44].CLK
clk => pre_CH_SPR_XRawCoor[45].CLK
clk => pre_CH_SPR_XRawCoor[46].CLK
clk => pre_CH_SPR_XRawCoor[47].CLK
clk => pre_CH_SPR_XRawCoor[48].CLK
clk => pre_CH_SPR_XRawCoor[49].CLK
clk => pre_CH_SPR_XRawCoor[50].CLK
clk => pre_CH_SPR_XRawCoor[51].CLK
clk => pre_CH_SPR_XRawCoor[52].CLK
clk => pre_CH_SPR_XRawCoor[53].CLK
clk => pre_CH_SPR_XRawCoor[54].CLK
clk => pre_CH_SPR_XRawCoor[55].CLK
clk => pre_CH_SPR_XRawCoor[56].CLK
clk => pre_CH_SPR_XRawCoor[57].CLK
clk => pre_CH_SPR_XRawCoor[58].CLK
clk => pre_CH_SPR_XRawCoor[59].CLK
clk => pre_CH_SPR_XRawCoor[60].CLK
clk => pre_CH_SPR_XRawCoor[61].CLK
clk => pre_CH_SPR_XRawCoor[62].CLK
clk => pre_CH_SPR_XRawCoor[63].CLK
clk => valid_edge_f~reg0.CLK
clk => valid_edge~reg0.CLK
clk => discard_cnt[0]~reg0.CLK
clk => discard_cnt[1]~reg0.CLK
clk => discard_cnt[2]~reg0.CLK
clk => discard_cnt[3]~reg0.CLK
clk => discard_cnt[4]~reg0.CLK
clk => discard_cnt[5]~reg0.CLK
clk => discard_cnt[6]~reg0.CLK
clk => discard_cnt[7]~reg0.CLK
clk => PD_FIFO_rdreq_1.CLK
clk => PD_FIFO_rdreq.CLK
clk => L2_sensor_in.CLK
clk => L1_sensor_in.CLK
clk => sensor_sts~5.DATAIN
sensor_en => process_0.IN0
sensor_en => process_0.IN1
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sensor_en => valid_edge.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => valid_edge_f.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => sensor_sts.OUTPUTSELECT
sensor_en => PD_FIFO_rdreq_1.OUTPUTSELECT
sensor_en => empty_error.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => discard_cnt.OUTPUTSELECT
sensor_en => valid_edge.OUTPUTSELECT
sensor_en => Selector19.IN1
sensor_en => Selector19.IN2
dianyan_en => process_0.IN1
dianyan_en => process_0.IN1
dianyan_en => process_0.IN1
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => sensor_sts.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => discard_cnt.OUTPUTSELECT
accurate_eye_en => valid_edge.OUTPUTSELECT
accurate_eye_en => valid_edge_f.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => pre_CH_SPR_XRawCoor.OUTPUTSELECT
accurate_eye_en => PD_FIFO_rdreq_1.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
accurate_eye_en => empty_error.OUTPUTSELECT
sensor_in => L1_sensor_in.DATAIN
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => sensor_sts.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => discard_cnt.OUTPUTSELECT
sizefilter_mode => valid_edge.OUTPUTSELECT
sizefilter_mode => valid_edge_f.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => pre_CH_SPR_XRawCoor.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
sizefilter_mode => empty_error.OUTPUTSELECT
sizefilter_mode => PD_FIFO_rdreq_1.ENA
PDFIFO_aclr => PDFIFO:PDFIFO_inst.aclr
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => sensor_sts.OUTPUTSELECT
PDFIFO_aclr => PD_FIFO_rdreq_1.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => discard_cnt.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => Ch_SPR_XPRTSize_Rd.OUTPUTSELECT
PDFIFO_aclr => empty_error.OUTPUTSELECT
PDFIFO_aclr => valid_edge.OUTPUTSELECT
PDFIFO_aclr => valid_edge_f.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
PDFIFO_aclr => pre_CH_SPR_XRawCoor.OUTPUTSELECT
Ch_SPR_XPRTSize_Wr_en => PD_FIFO_wrreq.IN0
Ch_SPR_XPRTSize_Wr_en1 => PD_FIFO_wrreq.IN1
CH_SPR_XPRTSize_Wr[0] => LessThan0.IN128
CH_SPR_XPRTSize_Wr[0] => PDFIFO:PDFIFO_inst.data[0]
CH_SPR_XPRTSize_Wr[1] => LessThan0.IN127
CH_SPR_XPRTSize_Wr[1] => PDFIFO:PDFIFO_inst.data[1]
CH_SPR_XPRTSize_Wr[2] => LessThan0.IN126
CH_SPR_XPRTSize_Wr[2] => PDFIFO:PDFIFO_inst.data[2]
CH_SPR_XPRTSize_Wr[3] => LessThan0.IN125
CH_SPR_XPRTSize_Wr[3] => PDFIFO:PDFIFO_inst.data[3]
CH_SPR_XPRTSize_Wr[4] => LessThan0.IN124
CH_SPR_XPRTSize_Wr[4] => PDFIFO:PDFIFO_inst.data[4]
CH_SPR_XPRTSize_Wr[5] => LessThan0.IN123
CH_SPR_XPRTSize_Wr[5] => PDFIFO:PDFIFO_inst.data[5]
CH_SPR_XPRTSize_Wr[6] => LessThan0.IN122
CH_SPR_XPRTSize_Wr[6] => PDFIFO:PDFIFO_inst.data[6]
CH_SPR_XPRTSize_Wr[7] => LessThan0.IN121
CH_SPR_XPRTSize_Wr[7] => PDFIFO:PDFIFO_inst.data[7]
CH_SPR_XPRTSize_Wr[8] => LessThan0.IN120
CH_SPR_XPRTSize_Wr[8] => PDFIFO:PDFIFO_inst.data[8]
CH_SPR_XPRTSize_Wr[9] => LessThan0.IN119
CH_SPR_XPRTSize_Wr[9] => PDFIFO:PDFIFO_inst.data[9]
CH_SPR_XPRTSize_Wr[10] => LessThan0.IN118
CH_SPR_XPRTSize_Wr[10] => PDFIFO:PDFIFO_inst.data[10]
CH_SPR_XPRTSize_Wr[11] => LessThan0.IN117
CH_SPR_XPRTSize_Wr[11] => PDFIFO:PDFIFO_inst.data[11]
CH_SPR_XPRTSize_Wr[12] => LessThan0.IN116
CH_SPR_XPRTSize_Wr[12] => PDFIFO:PDFIFO_inst.data[12]
CH_SPR_XPRTSize_Wr[13] => LessThan0.IN115
CH_SPR_XPRTSize_Wr[13] => PDFIFO:PDFIFO_inst.data[13]
CH_SPR_XPRTSize_Wr[14] => LessThan0.IN114
CH_SPR_XPRTSize_Wr[14] => PDFIFO:PDFIFO_inst.data[14]
CH_SPR_XPRTSize_Wr[15] => LessThan0.IN113
CH_SPR_XPRTSize_Wr[15] => PDFIFO:PDFIFO_inst.data[15]
CH_SPR_XPRTSize_Wr[16] => LessThan0.IN112
CH_SPR_XPRTSize_Wr[16] => PDFIFO:PDFIFO_inst.data[16]
CH_SPR_XPRTSize_Wr[17] => LessThan0.IN111
CH_SPR_XPRTSize_Wr[17] => PDFIFO:PDFIFO_inst.data[17]
CH_SPR_XPRTSize_Wr[18] => LessThan0.IN110
CH_SPR_XPRTSize_Wr[18] => PDFIFO:PDFIFO_inst.data[18]
CH_SPR_XPRTSize_Wr[19] => LessThan0.IN109
CH_SPR_XPRTSize_Wr[19] => PDFIFO:PDFIFO_inst.data[19]
CH_SPR_XPRTSize_Wr[20] => LessThan0.IN108
CH_SPR_XPRTSize_Wr[20] => PDFIFO:PDFIFO_inst.data[20]
CH_SPR_XPRTSize_Wr[21] => LessThan0.IN107
CH_SPR_XPRTSize_Wr[21] => PDFIFO:PDFIFO_inst.data[21]
CH_SPR_XPRTSize_Wr[22] => LessThan0.IN106
CH_SPR_XPRTSize_Wr[22] => PDFIFO:PDFIFO_inst.data[22]
CH_SPR_XPRTSize_Wr[23] => LessThan0.IN105
CH_SPR_XPRTSize_Wr[23] => PDFIFO:PDFIFO_inst.data[23]
CH_SPR_XPRTSize_Wr[24] => LessThan0.IN104
CH_SPR_XPRTSize_Wr[24] => PDFIFO:PDFIFO_inst.data[24]
CH_SPR_XPRTSize_Wr[25] => LessThan0.IN103
CH_SPR_XPRTSize_Wr[25] => PDFIFO:PDFIFO_inst.data[25]
CH_SPR_XPRTSize_Wr[26] => LessThan0.IN102
CH_SPR_XPRTSize_Wr[26] => PDFIFO:PDFIFO_inst.data[26]
CH_SPR_XPRTSize_Wr[27] => LessThan0.IN101
CH_SPR_XPRTSize_Wr[27] => PDFIFO:PDFIFO_inst.data[27]
CH_SPR_XPRTSize_Wr[28] => LessThan0.IN100
CH_SPR_XPRTSize_Wr[28] => PDFIFO:PDFIFO_inst.data[28]
CH_SPR_XPRTSize_Wr[29] => LessThan0.IN99
CH_SPR_XPRTSize_Wr[29] => PDFIFO:PDFIFO_inst.data[29]
CH_SPR_XPRTSize_Wr[30] => LessThan0.IN98
CH_SPR_XPRTSize_Wr[30] => PDFIFO:PDFIFO_inst.data[30]
CH_SPR_XPRTSize_Wr[31] => LessThan0.IN97
CH_SPR_XPRTSize_Wr[31] => PDFIFO:PDFIFO_inst.data[31]
CH_SPR_XPRTSize_Wr[32] => LessThan0.IN96
CH_SPR_XPRTSize_Wr[32] => PDFIFO:PDFIFO_inst.data[32]
CH_SPR_XPRTSize_Wr[33] => LessThan0.IN95
CH_SPR_XPRTSize_Wr[33] => PDFIFO:PDFIFO_inst.data[33]
CH_SPR_XPRTSize_Wr[34] => LessThan0.IN94
CH_SPR_XPRTSize_Wr[34] => PDFIFO:PDFIFO_inst.data[34]
CH_SPR_XPRTSize_Wr[35] => LessThan0.IN93
CH_SPR_XPRTSize_Wr[35] => PDFIFO:PDFIFO_inst.data[35]
CH_SPR_XPRTSize_Wr[36] => LessThan0.IN92
CH_SPR_XPRTSize_Wr[36] => PDFIFO:PDFIFO_inst.data[36]
CH_SPR_XPRTSize_Wr[37] => LessThan0.IN91
CH_SPR_XPRTSize_Wr[37] => PDFIFO:PDFIFO_inst.data[37]
CH_SPR_XPRTSize_Wr[38] => LessThan0.IN90
CH_SPR_XPRTSize_Wr[38] => PDFIFO:PDFIFO_inst.data[38]
CH_SPR_XPRTSize_Wr[39] => LessThan0.IN89
CH_SPR_XPRTSize_Wr[39] => PDFIFO:PDFIFO_inst.data[39]
CH_SPR_XPRTSize_Wr[40] => LessThan0.IN88
CH_SPR_XPRTSize_Wr[40] => PDFIFO:PDFIFO_inst.data[40]
CH_SPR_XPRTSize_Wr[41] => LessThan0.IN87
CH_SPR_XPRTSize_Wr[41] => PDFIFO:PDFIFO_inst.data[41]
CH_SPR_XPRTSize_Wr[42] => LessThan0.IN86
CH_SPR_XPRTSize_Wr[42] => PDFIFO:PDFIFO_inst.data[42]
CH_SPR_XPRTSize_Wr[43] => LessThan0.IN85
CH_SPR_XPRTSize_Wr[43] => PDFIFO:PDFIFO_inst.data[43]
CH_SPR_XPRTSize_Wr[44] => LessThan0.IN84
CH_SPR_XPRTSize_Wr[44] => PDFIFO:PDFIFO_inst.data[44]
CH_SPR_XPRTSize_Wr[45] => LessThan0.IN83
CH_SPR_XPRTSize_Wr[45] => PDFIFO:PDFIFO_inst.data[45]
CH_SPR_XPRTSize_Wr[46] => LessThan0.IN82
CH_SPR_XPRTSize_Wr[46] => PDFIFO:PDFIFO_inst.data[46]
CH_SPR_XPRTSize_Wr[47] => LessThan0.IN81
CH_SPR_XPRTSize_Wr[47] => PDFIFO:PDFIFO_inst.data[47]
CH_SPR_XPRTSize_Wr[48] => LessThan0.IN80
CH_SPR_XPRTSize_Wr[48] => PDFIFO:PDFIFO_inst.data[48]
CH_SPR_XPRTSize_Wr[49] => LessThan0.IN79
CH_SPR_XPRTSize_Wr[49] => PDFIFO:PDFIFO_inst.data[49]
CH_SPR_XPRTSize_Wr[50] => LessThan0.IN78
CH_SPR_XPRTSize_Wr[50] => PDFIFO:PDFIFO_inst.data[50]
CH_SPR_XPRTSize_Wr[51] => LessThan0.IN77
CH_SPR_XPRTSize_Wr[51] => PDFIFO:PDFIFO_inst.data[51]
CH_SPR_XPRTSize_Wr[52] => LessThan0.IN76
CH_SPR_XPRTSize_Wr[52] => PDFIFO:PDFIFO_inst.data[52]
CH_SPR_XPRTSize_Wr[53] => LessThan0.IN75
CH_SPR_XPRTSize_Wr[53] => PDFIFO:PDFIFO_inst.data[53]
CH_SPR_XPRTSize_Wr[54] => LessThan0.IN74
CH_SPR_XPRTSize_Wr[54] => PDFIFO:PDFIFO_inst.data[54]
CH_SPR_XPRTSize_Wr[55] => LessThan0.IN73
CH_SPR_XPRTSize_Wr[55] => PDFIFO:PDFIFO_inst.data[55]
CH_SPR_XPRTSize_Wr[56] => LessThan0.IN72
CH_SPR_XPRTSize_Wr[56] => PDFIFO:PDFIFO_inst.data[56]
CH_SPR_XPRTSize_Wr[57] => LessThan0.IN71
CH_SPR_XPRTSize_Wr[57] => PDFIFO:PDFIFO_inst.data[57]
CH_SPR_XPRTSize_Wr[58] => LessThan0.IN70
CH_SPR_XPRTSize_Wr[58] => PDFIFO:PDFIFO_inst.data[58]
CH_SPR_XPRTSize_Wr[59] => LessThan0.IN69
CH_SPR_XPRTSize_Wr[59] => PDFIFO:PDFIFO_inst.data[59]
CH_SPR_XPRTSize_Wr[60] => LessThan0.IN68
CH_SPR_XPRTSize_Wr[60] => PDFIFO:PDFIFO_inst.data[60]
CH_SPR_XPRTSize_Wr[61] => LessThan0.IN67
CH_SPR_XPRTSize_Wr[61] => PDFIFO:PDFIFO_inst.data[61]
CH_SPR_XPRTSize_Wr[62] => LessThan0.IN66
CH_SPR_XPRTSize_Wr[62] => PDFIFO:PDFIFO_inst.data[62]
CH_SPR_XPRTSize_Wr[63] => LessThan0.IN65
CH_SPR_XPRTSize_Wr[63] => PDFIFO:PDFIFO_inst.data[63]
PD_FIFO_alfull <= PDFIFO:PDFIFO_inst.almost_full
PD_FIFO_empty <= PDFIFO:PDFIFO_inst.empty
empty_error <= empty_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR_XRawCoor[0] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[0] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[0] => Add0.IN128
SPR_XRawCoor[1] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[1] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[1] => Add0.IN127
SPR_XRawCoor[2] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[2] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[2] => Add0.IN126
SPR_XRawCoor[3] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[3] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[3] => Add0.IN125
SPR_XRawCoor[4] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[4] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[4] => Add0.IN124
SPR_XRawCoor[5] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[5] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[5] => Add0.IN123
SPR_XRawCoor[6] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[6] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[6] => Add0.IN122
SPR_XRawCoor[7] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[7] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[7] => Add0.IN121
SPR_XRawCoor[8] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[8] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[8] => Add0.IN120
SPR_XRawCoor[9] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[9] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[9] => Add0.IN119
SPR_XRawCoor[10] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[10] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[10] => Add0.IN118
SPR_XRawCoor[11] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[11] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[11] => Add0.IN117
SPR_XRawCoor[12] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[12] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[12] => Add0.IN116
SPR_XRawCoor[13] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[13] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[13] => Add0.IN115
SPR_XRawCoor[14] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[14] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[14] => Add0.IN114
SPR_XRawCoor[15] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[15] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[15] => Add0.IN113
SPR_XRawCoor[16] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[16] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[16] => Add0.IN112
SPR_XRawCoor[17] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[17] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[17] => Add0.IN111
SPR_XRawCoor[18] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[18] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[18] => Add0.IN110
SPR_XRawCoor[19] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[19] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[19] => Add0.IN109
SPR_XRawCoor[20] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[20] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[20] => Add0.IN108
SPR_XRawCoor[21] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[21] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[21] => Add0.IN107
SPR_XRawCoor[22] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[22] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[22] => Add0.IN106
SPR_XRawCoor[23] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[23] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[23] => Add0.IN105
SPR_XRawCoor[24] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[24] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[24] => Add0.IN104
SPR_XRawCoor[25] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[25] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[25] => Add0.IN103
SPR_XRawCoor[26] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[26] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[26] => Add0.IN102
SPR_XRawCoor[27] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[27] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[27] => Add0.IN101
SPR_XRawCoor[28] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[28] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[28] => Add0.IN100
SPR_XRawCoor[29] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[29] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[29] => Add0.IN99
SPR_XRawCoor[30] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[30] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[30] => Add0.IN98
SPR_XRawCoor[31] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[31] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[31] => Add0.IN97
SPR_XRawCoor[32] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[32] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[32] => Add0.IN96
SPR_XRawCoor[33] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[33] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[33] => Add0.IN95
SPR_XRawCoor[34] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[34] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[34] => Add0.IN94
SPR_XRawCoor[35] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[35] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[35] => Add0.IN93
SPR_XRawCoor[36] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[36] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[36] => Add0.IN92
SPR_XRawCoor[37] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[37] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[37] => Add0.IN91
SPR_XRawCoor[38] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[38] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[38] => Add0.IN90
SPR_XRawCoor[39] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[39] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[39] => Add0.IN89
SPR_XRawCoor[40] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[40] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[40] => Add0.IN88
SPR_XRawCoor[41] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[41] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[41] => Add0.IN87
SPR_XRawCoor[42] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[42] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[42] => Add0.IN86
SPR_XRawCoor[43] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[43] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[43] => Add0.IN85
SPR_XRawCoor[44] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[44] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[44] => Add0.IN84
SPR_XRawCoor[45] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[45] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[45] => Add0.IN83
SPR_XRawCoor[46] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[46] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[46] => Add0.IN82
SPR_XRawCoor[47] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[47] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[47] => Add0.IN81
SPR_XRawCoor[48] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[48] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[48] => Add0.IN80
SPR_XRawCoor[49] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[49] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[49] => Add0.IN79
SPR_XRawCoor[50] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[50] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[50] => Add0.IN78
SPR_XRawCoor[51] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[51] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[51] => Add0.IN77
SPR_XRawCoor[52] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[52] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[52] => Add0.IN76
SPR_XRawCoor[53] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[53] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[53] => Add0.IN75
SPR_XRawCoor[54] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[54] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[54] => Add0.IN74
SPR_XRawCoor[55] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[55] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[55] => Add0.IN73
SPR_XRawCoor[56] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[56] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[56] => Add0.IN72
SPR_XRawCoor[57] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[57] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[57] => Add0.IN71
SPR_XRawCoor[58] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[58] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[58] => Add0.IN70
SPR_XRawCoor[59] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[59] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[59] => Add0.IN69
SPR_XRawCoor[60] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[60] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[60] => Add0.IN68
SPR_XRawCoor[61] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[61] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[61] => Add0.IN67
SPR_XRawCoor[62] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[62] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[62] => Add0.IN66
SPR_XRawCoor[63] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[63] => pre_CH_SPR_XRawCoor.DATAB
SPR_XRawCoor[63] => Add0.IN65
valid_edge <= valid_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_edge_f <= valid_edge_f~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[0] <= discard_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[1] <= discard_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[2] <= discard_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[3] <= discard_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[4] <= discard_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[5] <= discard_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[6] <= discard_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_cnt[7] <= discard_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
data[40] => scfifo:scfifo_component.data[40]
data[41] => scfifo:scfifo_component.data[41]
data[42] => scfifo:scfifo_component.data[42]
data[43] => scfifo:scfifo_component.data[43]
data[44] => scfifo:scfifo_component.data[44]
data[45] => scfifo:scfifo_component.data[45]
data[46] => scfifo:scfifo_component.data[46]
data[47] => scfifo:scfifo_component.data[47]
data[48] => scfifo:scfifo_component.data[48]
data[49] => scfifo:scfifo_component.data[49]
data[50] => scfifo:scfifo_component.data[50]
data[51] => scfifo:scfifo_component.data[51]
data[52] => scfifo:scfifo_component.data[52]
data[53] => scfifo:scfifo_component.data[53]
data[54] => scfifo:scfifo_component.data[54]
data[55] => scfifo:scfifo_component.data[55]
data[56] => scfifo:scfifo_component.data[56]
data[57] => scfifo:scfifo_component.data[57]
data[58] => scfifo:scfifo_component.data[58]
data[59] => scfifo:scfifo_component.data[59]
data[60] => scfifo:scfifo_component.data[60]
data[61] => scfifo:scfifo_component.data[61]
data[62] => scfifo:scfifo_component.data[62]
data[63] => scfifo:scfifo_component.data[63]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]
q[40] <= scfifo:scfifo_component.q[40]
q[41] <= scfifo:scfifo_component.q[41]
q[42] <= scfifo:scfifo_component.q[42]
q[43] <= scfifo:scfifo_component.q[43]
q[44] <= scfifo:scfifo_component.q[44]
q[45] <= scfifo:scfifo_component.q[45]
q[46] <= scfifo:scfifo_component.q[46]
q[47] <= scfifo:scfifo_component.q[47]
q[48] <= scfifo:scfifo_component.q[48]
q[49] <= scfifo:scfifo_component.q[49]
q[50] <= scfifo:scfifo_component.q[50]
q[51] <= scfifo:scfifo_component.q[51]
q[52] <= scfifo:scfifo_component.q[52]
q[53] <= scfifo:scfifo_component.q[53]
q[54] <= scfifo:scfifo_component.q[54]
q[55] <= scfifo:scfifo_component.q[55]
q[56] <= scfifo:scfifo_component.q[56]
q[57] <= scfifo:scfifo_component.q[57]
q[58] <= scfifo:scfifo_component.q[58]
q[59] <= scfifo:scfifo_component.q[59]
q[60] <= scfifo:scfifo_component.q[60]
q[61] <= scfifo:scfifo_component.q[61]
q[62] <= scfifo:scfifo_component.q[62]
q[63] <= scfifo:scfifo_component.q[63]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component
data[0] => scfifo_kq61:auto_generated.data[0]
data[1] => scfifo_kq61:auto_generated.data[1]
data[2] => scfifo_kq61:auto_generated.data[2]
data[3] => scfifo_kq61:auto_generated.data[3]
data[4] => scfifo_kq61:auto_generated.data[4]
data[5] => scfifo_kq61:auto_generated.data[5]
data[6] => scfifo_kq61:auto_generated.data[6]
data[7] => scfifo_kq61:auto_generated.data[7]
data[8] => scfifo_kq61:auto_generated.data[8]
data[9] => scfifo_kq61:auto_generated.data[9]
data[10] => scfifo_kq61:auto_generated.data[10]
data[11] => scfifo_kq61:auto_generated.data[11]
data[12] => scfifo_kq61:auto_generated.data[12]
data[13] => scfifo_kq61:auto_generated.data[13]
data[14] => scfifo_kq61:auto_generated.data[14]
data[15] => scfifo_kq61:auto_generated.data[15]
data[16] => scfifo_kq61:auto_generated.data[16]
data[17] => scfifo_kq61:auto_generated.data[17]
data[18] => scfifo_kq61:auto_generated.data[18]
data[19] => scfifo_kq61:auto_generated.data[19]
data[20] => scfifo_kq61:auto_generated.data[20]
data[21] => scfifo_kq61:auto_generated.data[21]
data[22] => scfifo_kq61:auto_generated.data[22]
data[23] => scfifo_kq61:auto_generated.data[23]
data[24] => scfifo_kq61:auto_generated.data[24]
data[25] => scfifo_kq61:auto_generated.data[25]
data[26] => scfifo_kq61:auto_generated.data[26]
data[27] => scfifo_kq61:auto_generated.data[27]
data[28] => scfifo_kq61:auto_generated.data[28]
data[29] => scfifo_kq61:auto_generated.data[29]
data[30] => scfifo_kq61:auto_generated.data[30]
data[31] => scfifo_kq61:auto_generated.data[31]
data[32] => scfifo_kq61:auto_generated.data[32]
data[33] => scfifo_kq61:auto_generated.data[33]
data[34] => scfifo_kq61:auto_generated.data[34]
data[35] => scfifo_kq61:auto_generated.data[35]
data[36] => scfifo_kq61:auto_generated.data[36]
data[37] => scfifo_kq61:auto_generated.data[37]
data[38] => scfifo_kq61:auto_generated.data[38]
data[39] => scfifo_kq61:auto_generated.data[39]
data[40] => scfifo_kq61:auto_generated.data[40]
data[41] => scfifo_kq61:auto_generated.data[41]
data[42] => scfifo_kq61:auto_generated.data[42]
data[43] => scfifo_kq61:auto_generated.data[43]
data[44] => scfifo_kq61:auto_generated.data[44]
data[45] => scfifo_kq61:auto_generated.data[45]
data[46] => scfifo_kq61:auto_generated.data[46]
data[47] => scfifo_kq61:auto_generated.data[47]
data[48] => scfifo_kq61:auto_generated.data[48]
data[49] => scfifo_kq61:auto_generated.data[49]
data[50] => scfifo_kq61:auto_generated.data[50]
data[51] => scfifo_kq61:auto_generated.data[51]
data[52] => scfifo_kq61:auto_generated.data[52]
data[53] => scfifo_kq61:auto_generated.data[53]
data[54] => scfifo_kq61:auto_generated.data[54]
data[55] => scfifo_kq61:auto_generated.data[55]
data[56] => scfifo_kq61:auto_generated.data[56]
data[57] => scfifo_kq61:auto_generated.data[57]
data[58] => scfifo_kq61:auto_generated.data[58]
data[59] => scfifo_kq61:auto_generated.data[59]
data[60] => scfifo_kq61:auto_generated.data[60]
data[61] => scfifo_kq61:auto_generated.data[61]
data[62] => scfifo_kq61:auto_generated.data[62]
data[63] => scfifo_kq61:auto_generated.data[63]
q[0] <= scfifo_kq61:auto_generated.q[0]
q[1] <= scfifo_kq61:auto_generated.q[1]
q[2] <= scfifo_kq61:auto_generated.q[2]
q[3] <= scfifo_kq61:auto_generated.q[3]
q[4] <= scfifo_kq61:auto_generated.q[4]
q[5] <= scfifo_kq61:auto_generated.q[5]
q[6] <= scfifo_kq61:auto_generated.q[6]
q[7] <= scfifo_kq61:auto_generated.q[7]
q[8] <= scfifo_kq61:auto_generated.q[8]
q[9] <= scfifo_kq61:auto_generated.q[9]
q[10] <= scfifo_kq61:auto_generated.q[10]
q[11] <= scfifo_kq61:auto_generated.q[11]
q[12] <= scfifo_kq61:auto_generated.q[12]
q[13] <= scfifo_kq61:auto_generated.q[13]
q[14] <= scfifo_kq61:auto_generated.q[14]
q[15] <= scfifo_kq61:auto_generated.q[15]
q[16] <= scfifo_kq61:auto_generated.q[16]
q[17] <= scfifo_kq61:auto_generated.q[17]
q[18] <= scfifo_kq61:auto_generated.q[18]
q[19] <= scfifo_kq61:auto_generated.q[19]
q[20] <= scfifo_kq61:auto_generated.q[20]
q[21] <= scfifo_kq61:auto_generated.q[21]
q[22] <= scfifo_kq61:auto_generated.q[22]
q[23] <= scfifo_kq61:auto_generated.q[23]
q[24] <= scfifo_kq61:auto_generated.q[24]
q[25] <= scfifo_kq61:auto_generated.q[25]
q[26] <= scfifo_kq61:auto_generated.q[26]
q[27] <= scfifo_kq61:auto_generated.q[27]
q[28] <= scfifo_kq61:auto_generated.q[28]
q[29] <= scfifo_kq61:auto_generated.q[29]
q[30] <= scfifo_kq61:auto_generated.q[30]
q[31] <= scfifo_kq61:auto_generated.q[31]
q[32] <= scfifo_kq61:auto_generated.q[32]
q[33] <= scfifo_kq61:auto_generated.q[33]
q[34] <= scfifo_kq61:auto_generated.q[34]
q[35] <= scfifo_kq61:auto_generated.q[35]
q[36] <= scfifo_kq61:auto_generated.q[36]
q[37] <= scfifo_kq61:auto_generated.q[37]
q[38] <= scfifo_kq61:auto_generated.q[38]
q[39] <= scfifo_kq61:auto_generated.q[39]
q[40] <= scfifo_kq61:auto_generated.q[40]
q[41] <= scfifo_kq61:auto_generated.q[41]
q[42] <= scfifo_kq61:auto_generated.q[42]
q[43] <= scfifo_kq61:auto_generated.q[43]
q[44] <= scfifo_kq61:auto_generated.q[44]
q[45] <= scfifo_kq61:auto_generated.q[45]
q[46] <= scfifo_kq61:auto_generated.q[46]
q[47] <= scfifo_kq61:auto_generated.q[47]
q[48] <= scfifo_kq61:auto_generated.q[48]
q[49] <= scfifo_kq61:auto_generated.q[49]
q[50] <= scfifo_kq61:auto_generated.q[50]
q[51] <= scfifo_kq61:auto_generated.q[51]
q[52] <= scfifo_kq61:auto_generated.q[52]
q[53] <= scfifo_kq61:auto_generated.q[53]
q[54] <= scfifo_kq61:auto_generated.q[54]
q[55] <= scfifo_kq61:auto_generated.q[55]
q[56] <= scfifo_kq61:auto_generated.q[56]
q[57] <= scfifo_kq61:auto_generated.q[57]
q[58] <= scfifo_kq61:auto_generated.q[58]
q[59] <= scfifo_kq61:auto_generated.q[59]
q[60] <= scfifo_kq61:auto_generated.q[60]
q[61] <= scfifo_kq61:auto_generated.q[61]
q[62] <= scfifo_kq61:auto_generated.q[62]
q[63] <= scfifo_kq61:auto_generated.q[63]
wrreq => scfifo_kq61:auto_generated.wrreq
rdreq => scfifo_kq61:auto_generated.rdreq
clock => scfifo_kq61:auto_generated.clock
aclr => scfifo_kq61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_kq61:auto_generated.empty
full <= scfifo_kq61:auto_generated.full
almost_full <= scfifo_kq61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_kq61:auto_generated.usedw[0]
usedw[1] <= scfifo_kq61:auto_generated.usedw[1]
usedw[2] <= scfifo_kq61:auto_generated.usedw[2]
usedw[3] <= scfifo_kq61:auto_generated.usedw[3]
usedw[4] <= scfifo_kq61:auto_generated.usedw[4]
usedw[5] <= scfifo_kq61:auto_generated.usedw[5]


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated
aclr => a_dpfifo_hr31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_hr31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_hr31:dpfifo.data[0]
data[1] => a_dpfifo_hr31:dpfifo.data[1]
data[2] => a_dpfifo_hr31:dpfifo.data[2]
data[3] => a_dpfifo_hr31:dpfifo.data[3]
data[4] => a_dpfifo_hr31:dpfifo.data[4]
data[5] => a_dpfifo_hr31:dpfifo.data[5]
data[6] => a_dpfifo_hr31:dpfifo.data[6]
data[7] => a_dpfifo_hr31:dpfifo.data[7]
data[8] => a_dpfifo_hr31:dpfifo.data[8]
data[9] => a_dpfifo_hr31:dpfifo.data[9]
data[10] => a_dpfifo_hr31:dpfifo.data[10]
data[11] => a_dpfifo_hr31:dpfifo.data[11]
data[12] => a_dpfifo_hr31:dpfifo.data[12]
data[13] => a_dpfifo_hr31:dpfifo.data[13]
data[14] => a_dpfifo_hr31:dpfifo.data[14]
data[15] => a_dpfifo_hr31:dpfifo.data[15]
data[16] => a_dpfifo_hr31:dpfifo.data[16]
data[17] => a_dpfifo_hr31:dpfifo.data[17]
data[18] => a_dpfifo_hr31:dpfifo.data[18]
data[19] => a_dpfifo_hr31:dpfifo.data[19]
data[20] => a_dpfifo_hr31:dpfifo.data[20]
data[21] => a_dpfifo_hr31:dpfifo.data[21]
data[22] => a_dpfifo_hr31:dpfifo.data[22]
data[23] => a_dpfifo_hr31:dpfifo.data[23]
data[24] => a_dpfifo_hr31:dpfifo.data[24]
data[25] => a_dpfifo_hr31:dpfifo.data[25]
data[26] => a_dpfifo_hr31:dpfifo.data[26]
data[27] => a_dpfifo_hr31:dpfifo.data[27]
data[28] => a_dpfifo_hr31:dpfifo.data[28]
data[29] => a_dpfifo_hr31:dpfifo.data[29]
data[30] => a_dpfifo_hr31:dpfifo.data[30]
data[31] => a_dpfifo_hr31:dpfifo.data[31]
data[32] => a_dpfifo_hr31:dpfifo.data[32]
data[33] => a_dpfifo_hr31:dpfifo.data[33]
data[34] => a_dpfifo_hr31:dpfifo.data[34]
data[35] => a_dpfifo_hr31:dpfifo.data[35]
data[36] => a_dpfifo_hr31:dpfifo.data[36]
data[37] => a_dpfifo_hr31:dpfifo.data[37]
data[38] => a_dpfifo_hr31:dpfifo.data[38]
data[39] => a_dpfifo_hr31:dpfifo.data[39]
data[40] => a_dpfifo_hr31:dpfifo.data[40]
data[41] => a_dpfifo_hr31:dpfifo.data[41]
data[42] => a_dpfifo_hr31:dpfifo.data[42]
data[43] => a_dpfifo_hr31:dpfifo.data[43]
data[44] => a_dpfifo_hr31:dpfifo.data[44]
data[45] => a_dpfifo_hr31:dpfifo.data[45]
data[46] => a_dpfifo_hr31:dpfifo.data[46]
data[47] => a_dpfifo_hr31:dpfifo.data[47]
data[48] => a_dpfifo_hr31:dpfifo.data[48]
data[49] => a_dpfifo_hr31:dpfifo.data[49]
data[50] => a_dpfifo_hr31:dpfifo.data[50]
data[51] => a_dpfifo_hr31:dpfifo.data[51]
data[52] => a_dpfifo_hr31:dpfifo.data[52]
data[53] => a_dpfifo_hr31:dpfifo.data[53]
data[54] => a_dpfifo_hr31:dpfifo.data[54]
data[55] => a_dpfifo_hr31:dpfifo.data[55]
data[56] => a_dpfifo_hr31:dpfifo.data[56]
data[57] => a_dpfifo_hr31:dpfifo.data[57]
data[58] => a_dpfifo_hr31:dpfifo.data[58]
data[59] => a_dpfifo_hr31:dpfifo.data[59]
data[60] => a_dpfifo_hr31:dpfifo.data[60]
data[61] => a_dpfifo_hr31:dpfifo.data[61]
data[62] => a_dpfifo_hr31:dpfifo.data[62]
data[63] => a_dpfifo_hr31:dpfifo.data[63]
empty <= a_dpfifo_hr31:dpfifo.empty
full <= a_dpfifo_hr31:dpfifo.full
q[0] <= a_dpfifo_hr31:dpfifo.q[0]
q[1] <= a_dpfifo_hr31:dpfifo.q[1]
q[2] <= a_dpfifo_hr31:dpfifo.q[2]
q[3] <= a_dpfifo_hr31:dpfifo.q[3]
q[4] <= a_dpfifo_hr31:dpfifo.q[4]
q[5] <= a_dpfifo_hr31:dpfifo.q[5]
q[6] <= a_dpfifo_hr31:dpfifo.q[6]
q[7] <= a_dpfifo_hr31:dpfifo.q[7]
q[8] <= a_dpfifo_hr31:dpfifo.q[8]
q[9] <= a_dpfifo_hr31:dpfifo.q[9]
q[10] <= a_dpfifo_hr31:dpfifo.q[10]
q[11] <= a_dpfifo_hr31:dpfifo.q[11]
q[12] <= a_dpfifo_hr31:dpfifo.q[12]
q[13] <= a_dpfifo_hr31:dpfifo.q[13]
q[14] <= a_dpfifo_hr31:dpfifo.q[14]
q[15] <= a_dpfifo_hr31:dpfifo.q[15]
q[16] <= a_dpfifo_hr31:dpfifo.q[16]
q[17] <= a_dpfifo_hr31:dpfifo.q[17]
q[18] <= a_dpfifo_hr31:dpfifo.q[18]
q[19] <= a_dpfifo_hr31:dpfifo.q[19]
q[20] <= a_dpfifo_hr31:dpfifo.q[20]
q[21] <= a_dpfifo_hr31:dpfifo.q[21]
q[22] <= a_dpfifo_hr31:dpfifo.q[22]
q[23] <= a_dpfifo_hr31:dpfifo.q[23]
q[24] <= a_dpfifo_hr31:dpfifo.q[24]
q[25] <= a_dpfifo_hr31:dpfifo.q[25]
q[26] <= a_dpfifo_hr31:dpfifo.q[26]
q[27] <= a_dpfifo_hr31:dpfifo.q[27]
q[28] <= a_dpfifo_hr31:dpfifo.q[28]
q[29] <= a_dpfifo_hr31:dpfifo.q[29]
q[30] <= a_dpfifo_hr31:dpfifo.q[30]
q[31] <= a_dpfifo_hr31:dpfifo.q[31]
q[32] <= a_dpfifo_hr31:dpfifo.q[32]
q[33] <= a_dpfifo_hr31:dpfifo.q[33]
q[34] <= a_dpfifo_hr31:dpfifo.q[34]
q[35] <= a_dpfifo_hr31:dpfifo.q[35]
q[36] <= a_dpfifo_hr31:dpfifo.q[36]
q[37] <= a_dpfifo_hr31:dpfifo.q[37]
q[38] <= a_dpfifo_hr31:dpfifo.q[38]
q[39] <= a_dpfifo_hr31:dpfifo.q[39]
q[40] <= a_dpfifo_hr31:dpfifo.q[40]
q[41] <= a_dpfifo_hr31:dpfifo.q[41]
q[42] <= a_dpfifo_hr31:dpfifo.q[42]
q[43] <= a_dpfifo_hr31:dpfifo.q[43]
q[44] <= a_dpfifo_hr31:dpfifo.q[44]
q[45] <= a_dpfifo_hr31:dpfifo.q[45]
q[46] <= a_dpfifo_hr31:dpfifo.q[46]
q[47] <= a_dpfifo_hr31:dpfifo.q[47]
q[48] <= a_dpfifo_hr31:dpfifo.q[48]
q[49] <= a_dpfifo_hr31:dpfifo.q[49]
q[50] <= a_dpfifo_hr31:dpfifo.q[50]
q[51] <= a_dpfifo_hr31:dpfifo.q[51]
q[52] <= a_dpfifo_hr31:dpfifo.q[52]
q[53] <= a_dpfifo_hr31:dpfifo.q[53]
q[54] <= a_dpfifo_hr31:dpfifo.q[54]
q[55] <= a_dpfifo_hr31:dpfifo.q[55]
q[56] <= a_dpfifo_hr31:dpfifo.q[56]
q[57] <= a_dpfifo_hr31:dpfifo.q[57]
q[58] <= a_dpfifo_hr31:dpfifo.q[58]
q[59] <= a_dpfifo_hr31:dpfifo.q[59]
q[60] <= a_dpfifo_hr31:dpfifo.q[60]
q[61] <= a_dpfifo_hr31:dpfifo.q[61]
q[62] <= a_dpfifo_hr31:dpfifo.q[62]
q[63] <= a_dpfifo_hr31:dpfifo.q[63]
rdreq => a_dpfifo_hr31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
usedw[0] <= a_dpfifo_hr31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hr31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hr31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hr31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hr31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hr31:dpfifo.usedw[5]
wrreq => a_dpfifo_hr31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[5].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ob:rd_ptr_msb.aclr
aclr => cntr_do7:usedw_counter.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => altsyncram_je81:FIFOram.clock0
clock => cntr_0ob:rd_ptr_msb.clock
clock => cntr_do7:usedw_counter.clock
clock => cntr_1ob:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_je81:FIFOram.data_a[0]
data[1] => altsyncram_je81:FIFOram.data_a[1]
data[2] => altsyncram_je81:FIFOram.data_a[2]
data[3] => altsyncram_je81:FIFOram.data_a[3]
data[4] => altsyncram_je81:FIFOram.data_a[4]
data[5] => altsyncram_je81:FIFOram.data_a[5]
data[6] => altsyncram_je81:FIFOram.data_a[6]
data[7] => altsyncram_je81:FIFOram.data_a[7]
data[8] => altsyncram_je81:FIFOram.data_a[8]
data[9] => altsyncram_je81:FIFOram.data_a[9]
data[10] => altsyncram_je81:FIFOram.data_a[10]
data[11] => altsyncram_je81:FIFOram.data_a[11]
data[12] => altsyncram_je81:FIFOram.data_a[12]
data[13] => altsyncram_je81:FIFOram.data_a[13]
data[14] => altsyncram_je81:FIFOram.data_a[14]
data[15] => altsyncram_je81:FIFOram.data_a[15]
data[16] => altsyncram_je81:FIFOram.data_a[16]
data[17] => altsyncram_je81:FIFOram.data_a[17]
data[18] => altsyncram_je81:FIFOram.data_a[18]
data[19] => altsyncram_je81:FIFOram.data_a[19]
data[20] => altsyncram_je81:FIFOram.data_a[20]
data[21] => altsyncram_je81:FIFOram.data_a[21]
data[22] => altsyncram_je81:FIFOram.data_a[22]
data[23] => altsyncram_je81:FIFOram.data_a[23]
data[24] => altsyncram_je81:FIFOram.data_a[24]
data[25] => altsyncram_je81:FIFOram.data_a[25]
data[26] => altsyncram_je81:FIFOram.data_a[26]
data[27] => altsyncram_je81:FIFOram.data_a[27]
data[28] => altsyncram_je81:FIFOram.data_a[28]
data[29] => altsyncram_je81:FIFOram.data_a[29]
data[30] => altsyncram_je81:FIFOram.data_a[30]
data[31] => altsyncram_je81:FIFOram.data_a[31]
data[32] => altsyncram_je81:FIFOram.data_a[32]
data[33] => altsyncram_je81:FIFOram.data_a[33]
data[34] => altsyncram_je81:FIFOram.data_a[34]
data[35] => altsyncram_je81:FIFOram.data_a[35]
data[36] => altsyncram_je81:FIFOram.data_a[36]
data[37] => altsyncram_je81:FIFOram.data_a[37]
data[38] => altsyncram_je81:FIFOram.data_a[38]
data[39] => altsyncram_je81:FIFOram.data_a[39]
data[40] => altsyncram_je81:FIFOram.data_a[40]
data[41] => altsyncram_je81:FIFOram.data_a[41]
data[42] => altsyncram_je81:FIFOram.data_a[42]
data[43] => altsyncram_je81:FIFOram.data_a[43]
data[44] => altsyncram_je81:FIFOram.data_a[44]
data[45] => altsyncram_je81:FIFOram.data_a[45]
data[46] => altsyncram_je81:FIFOram.data_a[46]
data[47] => altsyncram_je81:FIFOram.data_a[47]
data[48] => altsyncram_je81:FIFOram.data_a[48]
data[49] => altsyncram_je81:FIFOram.data_a[49]
data[50] => altsyncram_je81:FIFOram.data_a[50]
data[51] => altsyncram_je81:FIFOram.data_a[51]
data[52] => altsyncram_je81:FIFOram.data_a[52]
data[53] => altsyncram_je81:FIFOram.data_a[53]
data[54] => altsyncram_je81:FIFOram.data_a[54]
data[55] => altsyncram_je81:FIFOram.data_a[55]
data[56] => altsyncram_je81:FIFOram.data_a[56]
data[57] => altsyncram_je81:FIFOram.data_a[57]
data[58] => altsyncram_je81:FIFOram.data_a[58]
data[59] => altsyncram_je81:FIFOram.data_a[59]
data[60] => altsyncram_je81:FIFOram.data_a[60]
data[61] => altsyncram_je81:FIFOram.data_a[61]
data[62] => altsyncram_je81:FIFOram.data_a[62]
data[63] => altsyncram_je81:FIFOram.data_a[63]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_je81:FIFOram.q_b[0]
q[1] <= altsyncram_je81:FIFOram.q_b[1]
q[2] <= altsyncram_je81:FIFOram.q_b[2]
q[3] <= altsyncram_je81:FIFOram.q_b[3]
q[4] <= altsyncram_je81:FIFOram.q_b[4]
q[5] <= altsyncram_je81:FIFOram.q_b[5]
q[6] <= altsyncram_je81:FIFOram.q_b[6]
q[7] <= altsyncram_je81:FIFOram.q_b[7]
q[8] <= altsyncram_je81:FIFOram.q_b[8]
q[9] <= altsyncram_je81:FIFOram.q_b[9]
q[10] <= altsyncram_je81:FIFOram.q_b[10]
q[11] <= altsyncram_je81:FIFOram.q_b[11]
q[12] <= altsyncram_je81:FIFOram.q_b[12]
q[13] <= altsyncram_je81:FIFOram.q_b[13]
q[14] <= altsyncram_je81:FIFOram.q_b[14]
q[15] <= altsyncram_je81:FIFOram.q_b[15]
q[16] <= altsyncram_je81:FIFOram.q_b[16]
q[17] <= altsyncram_je81:FIFOram.q_b[17]
q[18] <= altsyncram_je81:FIFOram.q_b[18]
q[19] <= altsyncram_je81:FIFOram.q_b[19]
q[20] <= altsyncram_je81:FIFOram.q_b[20]
q[21] <= altsyncram_je81:FIFOram.q_b[21]
q[22] <= altsyncram_je81:FIFOram.q_b[22]
q[23] <= altsyncram_je81:FIFOram.q_b[23]
q[24] <= altsyncram_je81:FIFOram.q_b[24]
q[25] <= altsyncram_je81:FIFOram.q_b[25]
q[26] <= altsyncram_je81:FIFOram.q_b[26]
q[27] <= altsyncram_je81:FIFOram.q_b[27]
q[28] <= altsyncram_je81:FIFOram.q_b[28]
q[29] <= altsyncram_je81:FIFOram.q_b[29]
q[30] <= altsyncram_je81:FIFOram.q_b[30]
q[31] <= altsyncram_je81:FIFOram.q_b[31]
q[32] <= altsyncram_je81:FIFOram.q_b[32]
q[33] <= altsyncram_je81:FIFOram.q_b[33]
q[34] <= altsyncram_je81:FIFOram.q_b[34]
q[35] <= altsyncram_je81:FIFOram.q_b[35]
q[36] <= altsyncram_je81:FIFOram.q_b[36]
q[37] <= altsyncram_je81:FIFOram.q_b[37]
q[38] <= altsyncram_je81:FIFOram.q_b[38]
q[39] <= altsyncram_je81:FIFOram.q_b[39]
q[40] <= altsyncram_je81:FIFOram.q_b[40]
q[41] <= altsyncram_je81:FIFOram.q_b[41]
q[42] <= altsyncram_je81:FIFOram.q_b[42]
q[43] <= altsyncram_je81:FIFOram.q_b[43]
q[44] <= altsyncram_je81:FIFOram.q_b[44]
q[45] <= altsyncram_je81:FIFOram.q_b[45]
q[46] <= altsyncram_je81:FIFOram.q_b[46]
q[47] <= altsyncram_je81:FIFOram.q_b[47]
q[48] <= altsyncram_je81:FIFOram.q_b[48]
q[49] <= altsyncram_je81:FIFOram.q_b[49]
q[50] <= altsyncram_je81:FIFOram.q_b[50]
q[51] <= altsyncram_je81:FIFOram.q_b[51]
q[52] <= altsyncram_je81:FIFOram.q_b[52]
q[53] <= altsyncram_je81:FIFOram.q_b[53]
q[54] <= altsyncram_je81:FIFOram.q_b[54]
q[55] <= altsyncram_je81:FIFOram.q_b[55]
q[56] <= altsyncram_je81:FIFOram.q_b[56]
q[57] <= altsyncram_je81:FIFOram.q_b[57]
q[58] <= altsyncram_je81:FIFOram.q_b[58]
q[59] <= altsyncram_je81:FIFOram.q_b[59]
q[60] <= altsyncram_je81:FIFOram.q_b[60]
q[61] <= altsyncram_je81:FIFOram.q_b[61]
q[62] <= altsyncram_je81:FIFOram.q_b[62]
q[63] <= altsyncram_je81:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ob:rd_ptr_msb.sclr
sclr => cntr_do7:usedw_counter.sclr
sclr => cntr_1ob:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_do7:usedw_counter.q[0]
usedw[1] <= cntr_do7:usedw_counter.q[1]
usedw[2] <= cntr_do7:usedw_counter.q[2]
usedw[3] <= cntr_do7:usedw_counter.q[3]
usedw[4] <= cntr_do7:usedw_counter.q[4]
usedw[5] <= cntr_do7:usedw_counter.q[5]
wreq => valid_wreq.IN0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst
nRST => SENSOR_SERIALIZE:Lorigin_serialize.nRST
nRST => size_origin3.ACLR
nRST => size_origin2.ACLR
nRST => size_origin1.ACLR
nRST => Lorigin_par[0].ENA
nRST => f_origin[23].ENA
nRST => f_origin[22].ENA
nRST => f_origin[21].ENA
nRST => f_origin[20].ENA
nRST => f_origin[19].ENA
nRST => f_origin[18].ENA
nRST => f_origin[17].ENA
nRST => f_origin[16].ENA
nRST => f_origin[15].ENA
nRST => f_origin[14].ENA
nRST => f_origin[13].ENA
nRST => f_origin[12].ENA
nRST => f_origin[11].ENA
nRST => f_origin[10].ENA
nRST => f_origin[9].ENA
nRST => f_origin[8].ENA
nRST => f_origin[7].ENA
nRST => f_origin[6].ENA
nRST => f_origin[5].ENA
nRST => f_origin[4].ENA
nRST => f_origin[3].ENA
nRST => f_origin[2].ENA
nRST => f_origin[1].ENA
nRST => f_origin[0].ENA
nRST => origin[23].ENA
nRST => origin[22].ENA
nRST => origin[21].ENA
nRST => origin[20].ENA
nRST => origin[19].ENA
nRST => origin[18].ENA
nRST => origin[17].ENA
nRST => origin[16].ENA
nRST => origin[15].ENA
nRST => origin[14].ENA
nRST => origin[13].ENA
nRST => origin[12].ENA
nRST => origin[11].ENA
nRST => origin[10].ENA
nRST => origin[9].ENA
nRST => origin[8].ENA
nRST => origin[7].ENA
nRST => origin[6].ENA
nRST => origin[5].ENA
nRST => origin[4].ENA
nRST => origin[3].ENA
nRST => origin[2].ENA
nRST => origin[1].ENA
nRST => origin[0].ENA
nRST => Lorigin[23]~reg0.ENA
nRST => Lorigin[22]~reg0.ENA
nRST => Lorigin[21]~reg0.ENA
nRST => Lorigin[20]~reg0.ENA
nRST => Lorigin[19]~reg0.ENA
nRST => Lorigin[18]~reg0.ENA
nRST => Lorigin[17]~reg0.ENA
nRST => Lorigin[16]~reg0.ENA
nRST => Lorigin[15]~reg0.ENA
nRST => Lorigin[14]~reg0.ENA
nRST => Lorigin[13]~reg0.ENA
nRST => Lorigin[12]~reg0.ENA
nRST => Lorigin[11]~reg0.ENA
nRST => Lorigin[10]~reg0.ENA
nRST => Lorigin[9]~reg0.ENA
nRST => Lorigin[8]~reg0.ENA
nRST => Lorigin[7]~reg0.ENA
nRST => Lorigin[6]~reg0.ENA
nRST => Lorigin[5]~reg0.ENA
nRST => Lorigin[4]~reg0.ENA
nRST => Lorigin[3]~reg0.ENA
nRST => Lorigin[2]~reg0.ENA
nRST => Lorigin[1]~reg0.ENA
nRST => Lorigin[0]~reg0.ENA
nRST => Lorigin_par[3].ENA
nRST => Lorigin_par[2].ENA
nRST => Lorigin_par[1].ENA
clk_100 => SENSOR_SERIALIZE:Lorigin_serialize.clk
clk_100 => Lorigin_par[0].CLK
clk_100 => Lorigin_par[1].CLK
clk_100 => Lorigin_par[2].CLK
clk_100 => Lorigin_par[3].CLK
clk_100 => Lorigin[0]~reg0.CLK
clk_100 => Lorigin[1]~reg0.CLK
clk_100 => Lorigin[2]~reg0.CLK
clk_100 => Lorigin[3]~reg0.CLK
clk_100 => Lorigin[4]~reg0.CLK
clk_100 => Lorigin[5]~reg0.CLK
clk_100 => Lorigin[6]~reg0.CLK
clk_100 => Lorigin[7]~reg0.CLK
clk_100 => Lorigin[8]~reg0.CLK
clk_100 => Lorigin[9]~reg0.CLK
clk_100 => Lorigin[10]~reg0.CLK
clk_100 => Lorigin[11]~reg0.CLK
clk_100 => Lorigin[12]~reg0.CLK
clk_100 => Lorigin[13]~reg0.CLK
clk_100 => Lorigin[14]~reg0.CLK
clk_100 => Lorigin[15]~reg0.CLK
clk_100 => Lorigin[16]~reg0.CLK
clk_100 => Lorigin[17]~reg0.CLK
clk_100 => Lorigin[18]~reg0.CLK
clk_100 => Lorigin[19]~reg0.CLK
clk_100 => Lorigin[20]~reg0.CLK
clk_100 => Lorigin[21]~reg0.CLK
clk_100 => Lorigin[22]~reg0.CLK
clk_100 => Lorigin[23]~reg0.CLK
clk_100 => origin[0].CLK
clk_100 => origin[1].CLK
clk_100 => origin[2].CLK
clk_100 => origin[3].CLK
clk_100 => origin[4].CLK
clk_100 => origin[5].CLK
clk_100 => origin[6].CLK
clk_100 => origin[7].CLK
clk_100 => origin[8].CLK
clk_100 => origin[9].CLK
clk_100 => origin[10].CLK
clk_100 => origin[11].CLK
clk_100 => origin[12].CLK
clk_100 => origin[13].CLK
clk_100 => origin[14].CLK
clk_100 => origin[15].CLK
clk_100 => origin[16].CLK
clk_100 => origin[17].CLK
clk_100 => origin[18].CLK
clk_100 => origin[19].CLK
clk_100 => origin[20].CLK
clk_100 => origin[21].CLK
clk_100 => origin[22].CLK
clk_100 => origin[23].CLK
clk_100 => f_origin[0].CLK
clk_100 => f_origin[1].CLK
clk_100 => f_origin[2].CLK
clk_100 => f_origin[3].CLK
clk_100 => f_origin[4].CLK
clk_100 => f_origin[5].CLK
clk_100 => f_origin[6].CLK
clk_100 => f_origin[7].CLK
clk_100 => f_origin[8].CLK
clk_100 => f_origin[9].CLK
clk_100 => f_origin[10].CLK
clk_100 => f_origin[11].CLK
clk_100 => f_origin[12].CLK
clk_100 => f_origin[13].CLK
clk_100 => f_origin[14].CLK
clk_100 => f_origin[15].CLK
clk_100 => f_origin[16].CLK
clk_100 => f_origin[17].CLK
clk_100 => f_origin[18].CLK
clk_100 => f_origin[19].CLK
clk_100 => f_origin[20].CLK
clk_100 => f_origin[21].CLK
clk_100 => f_origin[22].CLK
clk_100 => f_origin[23].CLK
clk_100 => size_origin3.CLK
clk_100 => size_origin2.CLK
clk_100 => size_origin1.CLK
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
printdye_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => SENSOR_SERIALIZE:Lorigin_serialize.sensor_4b5b_en
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_4b5b_en => Lorigin.OUTPUTSELECT
sensor_in1 => origin.DATAA
sensor_in1 => origin.DATAB
sensor_in1 => origin.DATAA
sensor_in1 => origin.DATAB
sensor_in1 => origin.DATAA
sensor_in1 => origin.DATAB
sensor_in1 => Lorigin_par.DATAB
sensor_in2 => origin.DATAB
sensor_in2 => origin.DATAB
sensor_in2 => origin.DATAB
sensor_in2 => Lorigin_par.DATAB
sensor_in3 => origin.DATAB
sensor_in3 => origin.DATAB
sensor_in3 => origin.DATAB
sensor_in3 => Lorigin_par.DATAB
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => Lorigin.DATAA
sensor_en1 => process_0.IN0
sensor_en2 => process_0.IN0
sensor_en3 => ~NO_FANOUT~
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin.OUTPUTSELECT
sizefilter_sw => Lorigin_par.OUTPUTSELECT
sizefilter_sw => Lorigin_par.OUTPUTSELECT
sizefilter_sw => Lorigin_par.OUTPUTSELECT
default_out => size_origin1.DATAB
default_out => size_origin2.DATAB
default_out => size_origin3.DATAIN
default_out => size_origin1.DATAB
default_out => size_origin2.DATAB
valid_edge1 => size_origin1.OUTPUTSELECT
valid_edge_f1 => process_0.IN1
valid_edge2 => size_origin2.OUTPUTSELECT
valid_edge_f2 => process_0.IN1
valid_edge3 => ~NO_FANOUT~
valid_edge_f3 => ~NO_FANOUT~
sensor_group1_sel[0] => Equal0.IN7
sensor_group1_sel[0] => Equal1.IN7
sensor_group1_sel[0] => Equal2.IN7
sensor_group1_sel[1] => Equal0.IN6
sensor_group1_sel[1] => Equal1.IN6
sensor_group1_sel[1] => Equal2.IN6
sensor_group1_sel[2] => Equal0.IN5
sensor_group1_sel[2] => Equal1.IN5
sensor_group1_sel[2] => Equal2.IN5
sensor_group1_sel[3] => Equal0.IN4
sensor_group1_sel[3] => Equal1.IN4
sensor_group1_sel[3] => Equal2.IN4
sensor_group2_sel[0] => Equal3.IN7
sensor_group2_sel[0] => Equal4.IN7
sensor_group2_sel[0] => Equal5.IN7
sensor_group2_sel[1] => Equal3.IN6
sensor_group2_sel[1] => Equal4.IN6
sensor_group2_sel[1] => Equal5.IN6
sensor_group2_sel[2] => Equal3.IN5
sensor_group2_sel[2] => Equal4.IN5
sensor_group2_sel[2] => Equal5.IN5
sensor_group2_sel[3] => Equal3.IN4
sensor_group2_sel[3] => Equal4.IN4
sensor_group2_sel[3] => Equal5.IN4
sensor_group3_sel[0] => Equal6.IN7
sensor_group3_sel[0] => Equal7.IN7
sensor_group3_sel[0] => Equal8.IN7
sensor_group3_sel[1] => Equal6.IN6
sensor_group3_sel[1] => Equal7.IN6
sensor_group3_sel[1] => Equal8.IN6
sensor_group3_sel[2] => Equal6.IN5
sensor_group3_sel[2] => Equal7.IN5
sensor_group3_sel[2] => Equal8.IN5
sensor_group3_sel[3] => Equal6.IN4
sensor_group3_sel[3] => Equal7.IN4
sensor_group3_sel[3] => Equal8.IN4
Lorigin[0] <= Lorigin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[1] <= Lorigin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[2] <= Lorigin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[3] <= Lorigin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[4] <= Lorigin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[5] <= Lorigin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[6] <= Lorigin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[7] <= Lorigin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[8] <= Lorigin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[9] <= Lorigin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[10] <= Lorigin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[11] <= Lorigin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[12] <= Lorigin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[13] <= Lorigin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[14] <= Lorigin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[15] <= Lorigin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[16] <= Lorigin[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[17] <= Lorigin[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[18] <= Lorigin[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[19] <= Lorigin[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[20] <= Lorigin[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[21] <= Lorigin[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[22] <= Lorigin[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lorigin[23] <= Lorigin[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize
clk => sig_ser_out~reg0.CLK
clk => rd_valid.CLK
clk => syn_cnt[0].CLK
clk => syn_cnt[1].CLK
clk => syn_cnt[2].CLK
clk => syn_cnt[3].CLK
clk => syn_cnt[4].CLK
clk => syn_cnt[5].CLK
clk => syn_cnt[6].CLK
clk => syn_cnt[7].CLK
clk => ser_data_cnt[0].CLK
clk => ser_data_cnt[1].CLK
clk => ser_data_cnt[2].CLK
clk => ser_data_cnt[3].CLK
clk => sig_par_5b[0].CLK
clk => sig_par_5b[1].CLK
clk => sig_par_5b[2].CLK
clk => sig_par_5b[3].CLK
clk => sig_par_5b[4].CLK
clk => send_valid.CLK
clk => send_clk_cnt[0].CLK
clk => send_clk_cnt[1].CLK
clk => send_clk_cnt[2].CLK
clk => send_clk_cnt[3].CLK
clk => send_clk_cnt[4].CLK
clk => send_clk_cnt[5].CLK
clk => send_clk_cnt[6].CLK
clk => send_clk_cnt[7].CLK
clk => sig_par_in_r2[0].CLK
clk => sig_par_in_r2[1].CLK
clk => sig_par_in_r2[2].CLK
clk => sig_par_in_r2[3].CLK
clk => sig_par_in_r1[0].CLK
clk => sig_par_in_r1[1].CLK
clk => sig_par_in_r1[2].CLK
clk => sig_par_in_r1[3].CLK
clk => serialize_fsm~4.DATAIN
nRST => sig_par_5b.OUTPUTSELECT
nRST => sig_par_5b.OUTPUTSELECT
nRST => sig_par_5b.OUTPUTSELECT
nRST => sig_par_5b.OUTPUTSELECT
nRST => sig_par_5b.OUTPUTSELECT
nRST => serialize_fsm.OUTPUTSELECT
nRST => serialize_fsm.OUTPUTSELECT
nRST => serialize_fsm.OUTPUTSELECT
nRST => ser_data_cnt.OUTPUTSELECT
nRST => ser_data_cnt.OUTPUTSELECT
nRST => ser_data_cnt.OUTPUTSELECT
nRST => ser_data_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => syn_cnt.OUTPUTSELECT
nRST => rd_valid.OUTPUTSELECT
nRST => sig_par_in_r1.OUTPUTSELECT
nRST => sig_par_in_r1.OUTPUTSELECT
nRST => sig_par_in_r1.OUTPUTSELECT
nRST => sig_par_in_r1.OUTPUTSELECT
nRST => sig_par_in_r2.OUTPUTSELECT
nRST => sig_par_in_r2.OUTPUTSELECT
nRST => sig_par_in_r2.OUTPUTSELECT
nRST => sig_par_in_r2.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_clk_cnt.OUTPUTSELECT
nRST => send_valid.OUTPUTSELECT
nRST => sig_ser_out~reg0.ENA
sig_par_in[0] => sig_par_in_r1.DATAA
sig_par_in[1] => sig_par_in_r1.DATAA
sig_par_in[2] => sig_par_in_r1.DATAA
sig_par_in[3] => sig_par_in_r1.DATAA
sensor_4b5b_en => Selector13.IN2
sensor_4b5b_en => serialize_fsm.OUTPUTSELECT
sensor_4b5b_en => serialize_fsm.OUTPUTSELECT
sensor_4b5b_en => serialize_fsm.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => sig_ser_out.OUTPUTSELECT
sensor_4b5b_en => rd_valid.OUTPUTSELECT
sensor_4b5b_en => serialize_fsm.OUTPUTSELECT
sensor_4b5b_en => serialize_fsm.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => syn_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => ser_data_cnt.OUTPUTSELECT
sensor_4b5b_en => sig_ser_out.OUTPUTSELECT
sensor_4b5b_en => rd_valid.OUTPUTSELECT
sensor_4b5b_en => Selector12.IN0
sig_ser_out <= sig_ser_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst
nRST => time_cnt[0].ACLR
nRST => time_cnt[1].ACLR
nRST => time_cnt[2].ACLR
nRST => time_cnt[3].ACLR
nRST => time_cnt[4].ACLR
nRST => time_cnt[5].ACLR
nRST => time_cnt[6].ACLR
nRST => time_cnt[7].ACLR
nRST => time_cnt[8].ACLR
nRST => time_cnt[9].ACLR
nRST => time_cnt[10].ACLR
nRST => time_cnt[11].ACLR
nRST => time_cnt[12].ACLR
nRST => time_cnt[13].ACLR
nRST => time_cnt[14].ACLR
nRST => time_cnt[15].ACLR
nRST => time_cnt[16].ACLR
nRST => time_cnt[17].ACLR
nRST => time_cnt[18].ACLR
nRST => time_cnt[19].ACLR
nRST => time_oldcoor[0].ACLR
nRST => time_oldcoor[1].ACLR
nRST => time_oldcoor[2].ACLR
nRST => time_oldcoor[3].ACLR
nRST => time_oldcoor[4].ACLR
nRST => time_oldcoor[5].ACLR
nRST => time_oldcoor[6].ACLR
nRST => time_oldcoor[7].ACLR
nRST => time_oldcoor[8].ACLR
nRST => time_oldcoor[9].ACLR
nRST => time_oldcoor[10].ACLR
nRST => time_oldcoor[11].ACLR
nRST => time_oldcoor[12].ACLR
nRST => time_oldcoor[13].ACLR
nRST => time_oldcoor[14].ACLR
nRST => time_oldcoor[15].ACLR
nRST => time_oldcoor[16].ACLR
nRST => time_oldcoor[17].ACLR
nRST => time_oldcoor[18].ACLR
nRST => time_oldcoor[19].ACLR
nRST => time_oldcoor[20].ACLR
nRST => time_oldcoor[21].ACLR
nRST => time_oldcoor[22].ACLR
nRST => time_oldcoor[23].ACLR
nRST => time_oldcoor[24].ACLR
nRST => time_oldcoor[25].ACLR
nRST => time_oldcoor[26].ACLR
nRST => time_oldcoor[27].ACLR
nRST => time_oldcoor[28].ACLR
nRST => time_oldcoor[29].ACLR
nRST => time_oldcoor[30].ACLR
nRST => time_oldcoor[31].ACLR
nRST => time_oldcoor[32].ACLR
nRST => time_oldcoor[33].ACLR
nRST => time_oldcoor[34].ACLR
nRST => time_oldcoor[35].ACLR
nRST => time_oldcoor[36].ACLR
nRST => time_oldcoor[37].ACLR
nRST => time_oldcoor[38].ACLR
nRST => time_oldcoor[39].ACLR
nRST => time_oldcoor[40].ACLR
nRST => time_oldcoor[41].ACLR
nRST => time_oldcoor[42].ACLR
nRST => time_oldcoor[43].ACLR
nRST => time_oldcoor[44].ACLR
nRST => time_oldcoor[45].ACLR
nRST => time_oldcoor[46].ACLR
nRST => time_oldcoor[47].ACLR
nRST => time_oldcoor[48].ACLR
nRST => time_oldcoor[49].ACLR
nRST => time_oldcoor[50].ACLR
nRST => time_oldcoor[51].ACLR
nRST => time_oldcoor[52].ACLR
nRST => time_oldcoor[53].ACLR
nRST => time_oldcoor[54].ACLR
nRST => time_oldcoor[55].ACLR
nRST => time_oldcoor[56].ACLR
nRST => time_oldcoor[57].ACLR
nRST => time_oldcoor[58].ACLR
nRST => time_oldcoor[59].ACLR
nRST => time_oldcoor[60].ACLR
nRST => time_oldcoor[61].ACLR
nRST => time_oldcoor[62].ACLR
nRST => time_oldcoor[63].ACLR
nRST => time_coor[0].ACLR
nRST => time_coor[1].ACLR
nRST => time_coor[2].ACLR
nRST => time_coor[3].ACLR
nRST => time_coor[4].ACLR
nRST => time_coor[5].ACLR
nRST => time_coor[6].ACLR
nRST => time_coor[7].ACLR
nRST => time_coor[8].ACLR
nRST => time_coor[9].ACLR
nRST => time_coor[10].ACLR
nRST => time_coor[11].ACLR
nRST => time_coor[12].ACLR
nRST => time_coor[13].ACLR
nRST => time_coor[14].ACLR
nRST => time_coor[15].ACLR
nRST => time_coor[16].ACLR
nRST => time_coor[17].ACLR
nRST => time_coor[18].ACLR
nRST => time_coor[19].ACLR
nRST => time_coor[20].ACLR
nRST => time_coor[21].ACLR
nRST => time_coor[22].ACLR
nRST => time_coor[23].ACLR
nRST => time_coor[24].ACLR
nRST => time_coor[25].ACLR
nRST => time_coor[26].ACLR
nRST => time_coor[27].ACLR
nRST => time_coor[28].ACLR
nRST => time_coor[29].ACLR
nRST => time_coor[30].ACLR
nRST => time_coor[31].ACLR
nRST => time_coor[32].ACLR
nRST => time_coor[33].ACLR
nRST => time_coor[34].ACLR
nRST => time_coor[35].ACLR
nRST => time_coor[36].ACLR
nRST => time_coor[37].ACLR
nRST => time_coor[38].ACLR
nRST => time_coor[39].ACLR
nRST => time_coor[40].ACLR
nRST => time_coor[41].ACLR
nRST => time_coor[42].ACLR
nRST => time_coor[43].ACLR
nRST => time_coor[44].ACLR
nRST => time_coor[45].ACLR
nRST => time_coor[46].ACLR
nRST => time_coor[47].ACLR
nRST => time_coor[48].ACLR
nRST => time_coor[49].ACLR
nRST => time_coor[50].ACLR
nRST => time_coor[51].ACLR
nRST => time_coor[52].ACLR
nRST => time_coor[53].ACLR
nRST => time_coor[54].ACLR
nRST => time_coor[55].ACLR
nRST => time_coor[56].ACLR
nRST => time_coor[57].ACLR
nRST => time_coor[58].ACLR
nRST => time_coor[59].ACLR
nRST => time_coor[60].ACLR
nRST => time_coor[61].ACLR
nRST => time_coor[62].ACLR
nRST => time_coor[63].ACLR
nRST => ms_sign.ACLR
nRST => ms_cnt[0].ACLR
nRST => ms_cnt[1].ACLR
nRST => ms_cnt[2].ACLR
nRST => ms_cnt[3].ACLR
nRST => ms_cnt[4].ACLR
nRST => ms_cnt[5].ACLR
nRST => ms_cnt[6].ACLR
nRST => ms_cnt[7].ACLR
nRST => ms_cnt[8].ACLR
nRST => ms_cnt[9].ACLR
nRST => ms_cnt[10].ACLR
nRST => ms_cnt[11].ACLR
nRST => ms_cnt[12].ACLR
nRST => ms_cnt[13].ACLR
nRST => ms_cnt[14].ACLR
nRST => ms_cnt[15].ACLR
nRST => ms_cnt[16].ACLR
nRST => ms_cnt[17].ACLR
nRST => ms_cnt[18].ACLR
nRST => ms_cnt[19].ACLR
nRST => dianyan_extra_rst.ACLR
nRST => dianyan_extra_r2[0].ACLR
nRST => dianyan_extra_r2[1].ACLR
nRST => dianyan_extra_r1[0].ACLR
nRST => dianyan_extra_r1[1].ACLR
nRST => process_1.IN1
clk_100 => TIMEFILTER:timeflt1.clk
clk_100 => control_coor[0].CLK
clk_100 => control_coor[1].CLK
clk_100 => control_coor[2].CLK
clk_100 => control_coor[3].CLK
clk_100 => control_coor[4].CLK
clk_100 => control_coor[5].CLK
clk_100 => control_coor[6].CLK
clk_100 => control_coor[7].CLK
clk_100 => control_coor[8].CLK
clk_100 => control_coor[9].CLK
clk_100 => control_coor[10].CLK
clk_100 => control_coor[11].CLK
clk_100 => control_coor[12].CLK
clk_100 => control_coor[13].CLK
clk_100 => control_coor[14].CLK
clk_100 => control_coor[15].CLK
clk_100 => control_coor[16].CLK
clk_100 => control_coor[17].CLK
clk_100 => control_coor[18].CLK
clk_100 => control_coor[19].CLK
clk_100 => control_coor[20].CLK
clk_100 => control_coor[21].CLK
clk_100 => control_coor[22].CLK
clk_100 => control_coor[23].CLK
clk_100 => control_coor[24].CLK
clk_100 => control_coor[25].CLK
clk_100 => control_coor[26].CLK
clk_100 => control_coor[27].CLK
clk_100 => control_coor[28].CLK
clk_100 => control_coor[29].CLK
clk_100 => control_coor[30].CLK
clk_100 => control_coor[31].CLK
clk_100 => control_coor[32].CLK
clk_100 => control_coor[33].CLK
clk_100 => control_coor[34].CLK
clk_100 => control_coor[35].CLK
clk_100 => control_coor[36].CLK
clk_100 => control_coor[37].CLK
clk_100 => control_coor[38].CLK
clk_100 => control_coor[39].CLK
clk_100 => control_coor[40].CLK
clk_100 => control_coor[41].CLK
clk_100 => control_coor[42].CLK
clk_100 => control_coor[43].CLK
clk_100 => control_coor[44].CLK
clk_100 => control_coor[45].CLK
clk_100 => control_coor[46].CLK
clk_100 => control_coor[47].CLK
clk_100 => control_coor[48].CLK
clk_100 => control_coor[49].CLK
clk_100 => control_coor[50].CLK
clk_100 => control_coor[51].CLK
clk_100 => control_coor[52].CLK
clk_100 => control_coor[53].CLK
clk_100 => control_coor[54].CLK
clk_100 => control_coor[55].CLK
clk_100 => control_coor[56].CLK
clk_100 => control_coor[57].CLK
clk_100 => control_coor[58].CLK
clk_100 => control_coor[59].CLK
clk_100 => control_coor[60].CLK
clk_100 => control_coor[61].CLK
clk_100 => control_coor[62].CLK
clk_100 => control_coor[63].CLK
clk_100 => terrace_en~reg0.CLK
clk_100 => dianyan_en2~reg0.CLK
clk_100 => dianyan_en1~reg0.CLK
clk_100 => dianyan_en~reg0.CLK
clk_100 => control_condition[0]~reg0.CLK
clk_100 => control_condition[1]~reg0.CLK
clk_100 => control_condition[2]~reg0.CLK
clk_100 => control_condition[3]~reg0.CLK
clk_100 => UV_condition[0].CLK
clk_100 => UV_condition[1].CLK
clk_100 => UV_condition[2].CLK
clk_100 => UV_condition[3].CLK
clk_100 => UV_coor[0].CLK
clk_100 => UV_coor[1].CLK
clk_100 => UV_coor[2].CLK
clk_100 => UV_coor[3].CLK
clk_100 => UV_coor[4].CLK
clk_100 => UV_coor[5].CLK
clk_100 => UV_coor[6].CLK
clk_100 => UV_coor[7].CLK
clk_100 => UV_coor[8].CLK
clk_100 => UV_coor[9].CLK
clk_100 => UV_coor[10].CLK
clk_100 => UV_coor[11].CLK
clk_100 => UV_coor[12].CLK
clk_100 => UV_coor[13].CLK
clk_100 => UV_coor[14].CLK
clk_100 => UV_coor[15].CLK
clk_100 => UV_coor[16].CLK
clk_100 => UV_coor[17].CLK
clk_100 => UV_coor[18].CLK
clk_100 => UV_coor[19].CLK
clk_100 => UV_coor[20].CLK
clk_100 => UV_coor[21].CLK
clk_100 => UV_coor[22].CLK
clk_100 => UV_coor[23].CLK
clk_100 => UV_coor[24].CLK
clk_100 => UV_coor[25].CLK
clk_100 => UV_coor[26].CLK
clk_100 => UV_coor[27].CLK
clk_100 => UV_coor[28].CLK
clk_100 => UV_coor[29].CLK
clk_100 => UV_coor[30].CLK
clk_100 => UV_coor[31].CLK
clk_100 => UV_coor[32].CLK
clk_100 => UV_coor[33].CLK
clk_100 => UV_coor[34].CLK
clk_100 => UV_coor[35].CLK
clk_100 => UV_coor[36].CLK
clk_100 => UV_coor[37].CLK
clk_100 => UV_coor[38].CLK
clk_100 => UV_coor[39].CLK
clk_100 => UV_coor[40].CLK
clk_100 => UV_coor[41].CLK
clk_100 => UV_coor[42].CLK
clk_100 => UV_coor[43].CLK
clk_100 => UV_coor[44].CLK
clk_100 => UV_coor[45].CLK
clk_100 => UV_coor[46].CLK
clk_100 => UV_coor[47].CLK
clk_100 => UV_coor[48].CLK
clk_100 => UV_coor[49].CLK
clk_100 => UV_coor[50].CLK
clk_100 => UV_coor[51].CLK
clk_100 => UV_coor[52].CLK
clk_100 => UV_coor[53].CLK
clk_100 => UV_coor[54].CLK
clk_100 => UV_coor[55].CLK
clk_100 => UV_coor[56].CLK
clk_100 => UV_coor[57].CLK
clk_100 => UV_coor[58].CLK
clk_100 => UV_coor[59].CLK
clk_100 => UV_coor[60].CLK
clk_100 => UV_coor[61].CLK
clk_100 => UV_coor[62].CLK
clk_100 => UV_coor[63].CLK
clk_100 => UV_OFF_TIME_cnt[0].CLK
clk_100 => UV_OFF_TIME_cnt[1].CLK
clk_100 => UV_OFF_TIME_cnt[2].CLK
clk_100 => UV_OFF_TIME_cnt[3].CLK
clk_100 => UV_OFF_TIME_cnt[4].CLK
clk_100 => UV_OFF_TIME_cnt[5].CLK
clk_100 => UV_OFF_TIME_cnt[6].CLK
clk_100 => UV_OFF_TIME_cnt[7].CLK
clk_100 => UV_OFF_TIME_cnt[8].CLK
clk_100 => UV_OFF_TIME_cnt[9].CLK
clk_100 => UV_OFF_TIME_cnt[10].CLK
clk_100 => UV_OFF_TIME_cnt[11].CLK
clk_100 => UV_OFF_TIME_cnt[12].CLK
clk_100 => UV_OFF_TIME_cnt[13].CLK
clk_100 => UV_OFF_TIME_cnt[14].CLK
clk_100 => UV_OFF_TIME_cnt[15].CLK
clk_100 => UV_en~reg0.CLK
clk_100 => time_cnt[0].CLK
clk_100 => time_cnt[1].CLK
clk_100 => time_cnt[2].CLK
clk_100 => time_cnt[3].CLK
clk_100 => time_cnt[4].CLK
clk_100 => time_cnt[5].CLK
clk_100 => time_cnt[6].CLK
clk_100 => time_cnt[7].CLK
clk_100 => time_cnt[8].CLK
clk_100 => time_cnt[9].CLK
clk_100 => time_cnt[10].CLK
clk_100 => time_cnt[11].CLK
clk_100 => time_cnt[12].CLK
clk_100 => time_cnt[13].CLK
clk_100 => time_cnt[14].CLK
clk_100 => time_cnt[15].CLK
clk_100 => time_cnt[16].CLK
clk_100 => time_cnt[17].CLK
clk_100 => time_cnt[18].CLK
clk_100 => time_cnt[19].CLK
clk_100 => time_oldcoor[0].CLK
clk_100 => time_oldcoor[1].CLK
clk_100 => time_oldcoor[2].CLK
clk_100 => time_oldcoor[3].CLK
clk_100 => time_oldcoor[4].CLK
clk_100 => time_oldcoor[5].CLK
clk_100 => time_oldcoor[6].CLK
clk_100 => time_oldcoor[7].CLK
clk_100 => time_oldcoor[8].CLK
clk_100 => time_oldcoor[9].CLK
clk_100 => time_oldcoor[10].CLK
clk_100 => time_oldcoor[11].CLK
clk_100 => time_oldcoor[12].CLK
clk_100 => time_oldcoor[13].CLK
clk_100 => time_oldcoor[14].CLK
clk_100 => time_oldcoor[15].CLK
clk_100 => time_oldcoor[16].CLK
clk_100 => time_oldcoor[17].CLK
clk_100 => time_oldcoor[18].CLK
clk_100 => time_oldcoor[19].CLK
clk_100 => time_oldcoor[20].CLK
clk_100 => time_oldcoor[21].CLK
clk_100 => time_oldcoor[22].CLK
clk_100 => time_oldcoor[23].CLK
clk_100 => time_oldcoor[24].CLK
clk_100 => time_oldcoor[25].CLK
clk_100 => time_oldcoor[26].CLK
clk_100 => time_oldcoor[27].CLK
clk_100 => time_oldcoor[28].CLK
clk_100 => time_oldcoor[29].CLK
clk_100 => time_oldcoor[30].CLK
clk_100 => time_oldcoor[31].CLK
clk_100 => time_oldcoor[32].CLK
clk_100 => time_oldcoor[33].CLK
clk_100 => time_oldcoor[34].CLK
clk_100 => time_oldcoor[35].CLK
clk_100 => time_oldcoor[36].CLK
clk_100 => time_oldcoor[37].CLK
clk_100 => time_oldcoor[38].CLK
clk_100 => time_oldcoor[39].CLK
clk_100 => time_oldcoor[40].CLK
clk_100 => time_oldcoor[41].CLK
clk_100 => time_oldcoor[42].CLK
clk_100 => time_oldcoor[43].CLK
clk_100 => time_oldcoor[44].CLK
clk_100 => time_oldcoor[45].CLK
clk_100 => time_oldcoor[46].CLK
clk_100 => time_oldcoor[47].CLK
clk_100 => time_oldcoor[48].CLK
clk_100 => time_oldcoor[49].CLK
clk_100 => time_oldcoor[50].CLK
clk_100 => time_oldcoor[51].CLK
clk_100 => time_oldcoor[52].CLK
clk_100 => time_oldcoor[53].CLK
clk_100 => time_oldcoor[54].CLK
clk_100 => time_oldcoor[55].CLK
clk_100 => time_oldcoor[56].CLK
clk_100 => time_oldcoor[57].CLK
clk_100 => time_oldcoor[58].CLK
clk_100 => time_oldcoor[59].CLK
clk_100 => time_oldcoor[60].CLK
clk_100 => time_oldcoor[61].CLK
clk_100 => time_oldcoor[62].CLK
clk_100 => time_oldcoor[63].CLK
clk_100 => time_coor[0].CLK
clk_100 => time_coor[1].CLK
clk_100 => time_coor[2].CLK
clk_100 => time_coor[3].CLK
clk_100 => time_coor[4].CLK
clk_100 => time_coor[5].CLK
clk_100 => time_coor[6].CLK
clk_100 => time_coor[7].CLK
clk_100 => time_coor[8].CLK
clk_100 => time_coor[9].CLK
clk_100 => time_coor[10].CLK
clk_100 => time_coor[11].CLK
clk_100 => time_coor[12].CLK
clk_100 => time_coor[13].CLK
clk_100 => time_coor[14].CLK
clk_100 => time_coor[15].CLK
clk_100 => time_coor[16].CLK
clk_100 => time_coor[17].CLK
clk_100 => time_coor[18].CLK
clk_100 => time_coor[19].CLK
clk_100 => time_coor[20].CLK
clk_100 => time_coor[21].CLK
clk_100 => time_coor[22].CLK
clk_100 => time_coor[23].CLK
clk_100 => time_coor[24].CLK
clk_100 => time_coor[25].CLK
clk_100 => time_coor[26].CLK
clk_100 => time_coor[27].CLK
clk_100 => time_coor[28].CLK
clk_100 => time_coor[29].CLK
clk_100 => time_coor[30].CLK
clk_100 => time_coor[31].CLK
clk_100 => time_coor[32].CLK
clk_100 => time_coor[33].CLK
clk_100 => time_coor[34].CLK
clk_100 => time_coor[35].CLK
clk_100 => time_coor[36].CLK
clk_100 => time_coor[37].CLK
clk_100 => time_coor[38].CLK
clk_100 => time_coor[39].CLK
clk_100 => time_coor[40].CLK
clk_100 => time_coor[41].CLK
clk_100 => time_coor[42].CLK
clk_100 => time_coor[43].CLK
clk_100 => time_coor[44].CLK
clk_100 => time_coor[45].CLK
clk_100 => time_coor[46].CLK
clk_100 => time_coor[47].CLK
clk_100 => time_coor[48].CLK
clk_100 => time_coor[49].CLK
clk_100 => time_coor[50].CLK
clk_100 => time_coor[51].CLK
clk_100 => time_coor[52].CLK
clk_100 => time_coor[53].CLK
clk_100 => time_coor[54].CLK
clk_100 => time_coor[55].CLK
clk_100 => time_coor[56].CLK
clk_100 => time_coor[57].CLK
clk_100 => time_coor[58].CLK
clk_100 => time_coor[59].CLK
clk_100 => time_coor[60].CLK
clk_100 => time_coor[61].CLK
clk_100 => time_coor[62].CLK
clk_100 => time_coor[63].CLK
clk_100 => ms_sign.CLK
clk_100 => ms_cnt[0].CLK
clk_100 => ms_cnt[1].CLK
clk_100 => ms_cnt[2].CLK
clk_100 => ms_cnt[3].CLK
clk_100 => ms_cnt[4].CLK
clk_100 => ms_cnt[5].CLK
clk_100 => ms_cnt[6].CLK
clk_100 => ms_cnt[7].CLK
clk_100 => ms_cnt[8].CLK
clk_100 => ms_cnt[9].CLK
clk_100 => ms_cnt[10].CLK
clk_100 => ms_cnt[11].CLK
clk_100 => ms_cnt[12].CLK
clk_100 => ms_cnt[13].CLK
clk_100 => ms_cnt[14].CLK
clk_100 => ms_cnt[15].CLK
clk_100 => ms_cnt[16].CLK
clk_100 => ms_cnt[17].CLK
clk_100 => ms_cnt[18].CLK
clk_100 => ms_cnt[19].CLK
clk_100 => label_signal_2~reg0.CLK
clk_100 => label_signal_1~reg0.CLK
clk_100 => terrace_signal~reg0.CLK
clk_100 => dianyan_extra_rst.CLK
clk_100 => dianyan_extra_r2[0].CLK
clk_100 => dianyan_extra_r2[1].CLK
clk_100 => dianyan_extra_r1[0].CLK
clk_100 => dianyan_extra_r1[1].CLK
clk_100 => TIMEFILTER:timeflt2.clk
clk_100 => TIMEFILTER:timeflt3.clk
dianyan_extra[0] => Equal0.IN1
dianyan_extra[0] => Equal1.IN3
dianyan_extra[0] => Equal2.IN3
dianyan_extra[0] => Equal6.IN3
dianyan_extra[0] => dianyan_extra_r1[0].DATAIN
dianyan_extra[1] => Equal0.IN0
dianyan_extra[1] => Equal1.IN2
dianyan_extra[1] => Equal2.IN2
dianyan_extra[1] => Equal6.IN2
dianyan_extra[1] => dianyan_extra_r1[1].DATAIN
F_GPIO_I[1] => ~NO_FANOUT~
F_GPIO_I[2] => ~NO_FANOUT~
F_GPIO_I[3] => ~NO_FANOUT~
F_GPIO_I[4] => TIMEFILTER:timeflt2.code_in
F_GPIO_I[5] => ~NO_FANOUT~
F_GPIO_I[6] => ~NO_FANOUT~
F_GPIO_I[7] => ~NO_FANOUT~
F_GPIO_I[8] => ~NO_FANOUT~
F_GPIO_I[9] => TIMEFILTER:timeflt1.code_in
F_GPIO_I[9] => TIMEFILTER:timeflt3.code_in
F_GPIO_I[10] => ~NO_FANOUT~
terrace_filter[0] => TIMEFILTER:timeflt1.Filter_Timer[1]
terrace_filter[1] => TIMEFILTER:timeflt1.Filter_Timer[2]
terrace_filter[2] => TIMEFILTER:timeflt1.Filter_Timer[3]
terrace_filter[3] => TIMEFILTER:timeflt1.Filter_Timer[4]
terrace_filter[4] => TIMEFILTER:timeflt1.Filter_Timer[5]
terrace_filter[5] => TIMEFILTER:timeflt1.Filter_Timer[6]
terrace_filter[6] => TIMEFILTER:timeflt1.Filter_Timer[7]
terrace_filter[7] => TIMEFILTER:timeflt1.Filter_Timer[8]
terrace_filter[8] => TIMEFILTER:timeflt1.Filter_Timer[9]
terrace_filter[9] => TIMEFILTER:timeflt1.Filter_Timer[10]
terrace_filter[10] => TIMEFILTER:timeflt1.Filter_Timer[11]
terrace_filter[11] => TIMEFILTER:timeflt1.Filter_Timer[12]
terrace_filter[12] => TIMEFILTER:timeflt1.Filter_Timer[13]
terrace_filter[13] => TIMEFILTER:timeflt1.Filter_Timer[14]
terrace_filter[14] => TIMEFILTER:timeflt1.Filter_Timer[15]
terrace_filter[15] => TIMEFILTER:timeflt1.Filter_Timer[16]
terrace_filter[16] => TIMEFILTER:timeflt1.Filter_Timer[17]
terrace_filter[17] => TIMEFILTER:timeflt1.Filter_Timer[18]
terrace_filter[18] => TIMEFILTER:timeflt1.Filter_Timer[19]
terrace_filter[19] => TIMEFILTER:timeflt1.Filter_Timer[20]
terrace_filter[20] => TIMEFILTER:timeflt1.Filter_Timer[21]
terrace_filter[21] => TIMEFILTER:timeflt1.Filter_Timer[22]
terrace_filter[22] => TIMEFILTER:timeflt1.Filter_Timer[23]
terrace_filter[23] => TIMEFILTER:timeflt1.Filter_Timer[24]
terrace_filter[24] => TIMEFILTER:timeflt1.Filter_Timer[25]
terrace_filter[25] => TIMEFILTER:timeflt1.Filter_Timer[26]
terrace_filter[26] => TIMEFILTER:timeflt1.Filter_Timer[27]
terrace_filter[27] => TIMEFILTER:timeflt1.Filter_Timer[28]
terrace_filter[28] => TIMEFILTER:timeflt1.Filter_Timer[29]
terrace_filter[29] => TIMEFILTER:timeflt1.Filter_Timer[30]
terrace_filter[30] => TIMEFILTER:timeflt1.Filter_Timer[31]
terrace_filter[31] => ~NO_FANOUT~
pass_dir => process_4.IN0
pass_dir => process_4.IN1
pass_dir => process_5.IN1
pass_dir => process_5.IN1
pass_dir => process_4.IN1
pass_dir => process_4.IN1
SPR_XRawCoor[0] => LessThan0.IN64
SPR_XRawCoor[0] => Add2.IN128
SPR_XRawCoor[0] => LessThan1.IN128
SPR_XRawCoor[0] => Mux63.IN14
SPR_XRawCoor[0] => control_coor.DATAB
SPR_XRawCoor[0] => LessThan7.IN64
SPR_XRawCoor[0] => LessThan8.IN64
SPR_XRawCoor[0] => LessThan10.IN128
SPR_XRawCoor[0] => LessThan11.IN128
SPR_XRawCoor[0] => LessThan12.IN128
SPR_XRawCoor[0] => LessThan13.IN128
SPR_XRawCoor[0] => Mux198.IN9
SPR_XRawCoor[0] => Mux198.IN10
SPR_XRawCoor[0] => Add1.IN64
SPR_XRawCoor[0] => time_oldcoor[0].DATAIN
SPR_XRawCoor[1] => LessThan0.IN63
SPR_XRawCoor[1] => Add2.IN127
SPR_XRawCoor[1] => LessThan1.IN127
SPR_XRawCoor[1] => Mux62.IN14
SPR_XRawCoor[1] => control_coor.DATAB
SPR_XRawCoor[1] => LessThan7.IN63
SPR_XRawCoor[1] => LessThan8.IN63
SPR_XRawCoor[1] => LessThan10.IN127
SPR_XRawCoor[1] => LessThan11.IN127
SPR_XRawCoor[1] => LessThan12.IN127
SPR_XRawCoor[1] => LessThan13.IN127
SPR_XRawCoor[1] => Mux197.IN9
SPR_XRawCoor[1] => Mux197.IN10
SPR_XRawCoor[1] => Add1.IN63
SPR_XRawCoor[1] => time_oldcoor[1].DATAIN
SPR_XRawCoor[2] => LessThan0.IN62
SPR_XRawCoor[2] => Add2.IN126
SPR_XRawCoor[2] => LessThan1.IN126
SPR_XRawCoor[2] => Mux61.IN14
SPR_XRawCoor[2] => control_coor.DATAB
SPR_XRawCoor[2] => LessThan7.IN62
SPR_XRawCoor[2] => LessThan8.IN62
SPR_XRawCoor[2] => LessThan10.IN126
SPR_XRawCoor[2] => LessThan11.IN126
SPR_XRawCoor[2] => LessThan12.IN126
SPR_XRawCoor[2] => LessThan13.IN126
SPR_XRawCoor[2] => Mux196.IN9
SPR_XRawCoor[2] => Mux196.IN10
SPR_XRawCoor[2] => Add1.IN62
SPR_XRawCoor[2] => time_oldcoor[2].DATAIN
SPR_XRawCoor[3] => LessThan0.IN61
SPR_XRawCoor[3] => Add2.IN125
SPR_XRawCoor[3] => LessThan1.IN125
SPR_XRawCoor[3] => Mux60.IN14
SPR_XRawCoor[3] => control_coor.DATAB
SPR_XRawCoor[3] => LessThan7.IN61
SPR_XRawCoor[3] => LessThan8.IN61
SPR_XRawCoor[3] => LessThan10.IN125
SPR_XRawCoor[3] => LessThan11.IN125
SPR_XRawCoor[3] => LessThan12.IN125
SPR_XRawCoor[3] => LessThan13.IN125
SPR_XRawCoor[3] => Mux195.IN9
SPR_XRawCoor[3] => Mux195.IN10
SPR_XRawCoor[3] => Add1.IN61
SPR_XRawCoor[3] => time_oldcoor[3].DATAIN
SPR_XRawCoor[4] => LessThan0.IN60
SPR_XRawCoor[4] => Add2.IN124
SPR_XRawCoor[4] => LessThan1.IN124
SPR_XRawCoor[4] => Mux59.IN14
SPR_XRawCoor[4] => control_coor.DATAB
SPR_XRawCoor[4] => LessThan7.IN60
SPR_XRawCoor[4] => LessThan8.IN60
SPR_XRawCoor[4] => LessThan10.IN124
SPR_XRawCoor[4] => LessThan11.IN124
SPR_XRawCoor[4] => LessThan12.IN124
SPR_XRawCoor[4] => LessThan13.IN124
SPR_XRawCoor[4] => Mux194.IN9
SPR_XRawCoor[4] => Mux194.IN10
SPR_XRawCoor[4] => Add1.IN60
SPR_XRawCoor[4] => time_oldcoor[4].DATAIN
SPR_XRawCoor[5] => LessThan0.IN59
SPR_XRawCoor[5] => Add2.IN123
SPR_XRawCoor[5] => LessThan1.IN123
SPR_XRawCoor[5] => Mux58.IN14
SPR_XRawCoor[5] => control_coor.DATAB
SPR_XRawCoor[5] => LessThan7.IN59
SPR_XRawCoor[5] => LessThan8.IN59
SPR_XRawCoor[5] => LessThan10.IN123
SPR_XRawCoor[5] => LessThan11.IN123
SPR_XRawCoor[5] => LessThan12.IN123
SPR_XRawCoor[5] => LessThan13.IN123
SPR_XRawCoor[5] => Mux193.IN9
SPR_XRawCoor[5] => Mux193.IN10
SPR_XRawCoor[5] => Add1.IN59
SPR_XRawCoor[5] => time_oldcoor[5].DATAIN
SPR_XRawCoor[6] => LessThan0.IN58
SPR_XRawCoor[6] => Add2.IN122
SPR_XRawCoor[6] => LessThan1.IN122
SPR_XRawCoor[6] => Mux57.IN14
SPR_XRawCoor[6] => control_coor.DATAB
SPR_XRawCoor[6] => LessThan7.IN58
SPR_XRawCoor[6] => LessThan8.IN58
SPR_XRawCoor[6] => LessThan10.IN122
SPR_XRawCoor[6] => LessThan11.IN122
SPR_XRawCoor[6] => LessThan12.IN122
SPR_XRawCoor[6] => LessThan13.IN122
SPR_XRawCoor[6] => Mux192.IN9
SPR_XRawCoor[6] => Mux192.IN10
SPR_XRawCoor[6] => Add1.IN58
SPR_XRawCoor[6] => time_oldcoor[6].DATAIN
SPR_XRawCoor[7] => LessThan0.IN57
SPR_XRawCoor[7] => Add2.IN121
SPR_XRawCoor[7] => LessThan1.IN121
SPR_XRawCoor[7] => Mux56.IN14
SPR_XRawCoor[7] => control_coor.DATAB
SPR_XRawCoor[7] => LessThan7.IN57
SPR_XRawCoor[7] => LessThan8.IN57
SPR_XRawCoor[7] => LessThan10.IN121
SPR_XRawCoor[7] => LessThan11.IN121
SPR_XRawCoor[7] => LessThan12.IN121
SPR_XRawCoor[7] => LessThan13.IN121
SPR_XRawCoor[7] => Mux191.IN9
SPR_XRawCoor[7] => Mux191.IN10
SPR_XRawCoor[7] => Add1.IN57
SPR_XRawCoor[7] => time_oldcoor[7].DATAIN
SPR_XRawCoor[8] => LessThan0.IN56
SPR_XRawCoor[8] => Add2.IN120
SPR_XRawCoor[8] => LessThan1.IN120
SPR_XRawCoor[8] => Mux55.IN14
SPR_XRawCoor[8] => control_coor.DATAB
SPR_XRawCoor[8] => LessThan7.IN56
SPR_XRawCoor[8] => LessThan8.IN56
SPR_XRawCoor[8] => LessThan10.IN120
SPR_XRawCoor[8] => LessThan11.IN120
SPR_XRawCoor[8] => LessThan12.IN120
SPR_XRawCoor[8] => LessThan13.IN120
SPR_XRawCoor[8] => Mux190.IN9
SPR_XRawCoor[8] => Mux190.IN10
SPR_XRawCoor[8] => Add1.IN56
SPR_XRawCoor[8] => time_oldcoor[8].DATAIN
SPR_XRawCoor[9] => LessThan0.IN55
SPR_XRawCoor[9] => Add2.IN119
SPR_XRawCoor[9] => LessThan1.IN119
SPR_XRawCoor[9] => Mux54.IN14
SPR_XRawCoor[9] => control_coor.DATAB
SPR_XRawCoor[9] => LessThan7.IN55
SPR_XRawCoor[9] => LessThan8.IN55
SPR_XRawCoor[9] => LessThan10.IN119
SPR_XRawCoor[9] => LessThan11.IN119
SPR_XRawCoor[9] => LessThan12.IN119
SPR_XRawCoor[9] => LessThan13.IN119
SPR_XRawCoor[9] => Mux189.IN9
SPR_XRawCoor[9] => Mux189.IN10
SPR_XRawCoor[9] => Add1.IN55
SPR_XRawCoor[9] => time_oldcoor[9].DATAIN
SPR_XRawCoor[10] => LessThan0.IN54
SPR_XRawCoor[10] => Add2.IN118
SPR_XRawCoor[10] => LessThan1.IN118
SPR_XRawCoor[10] => Mux53.IN14
SPR_XRawCoor[10] => control_coor.DATAB
SPR_XRawCoor[10] => LessThan7.IN54
SPR_XRawCoor[10] => LessThan8.IN54
SPR_XRawCoor[10] => LessThan10.IN118
SPR_XRawCoor[10] => LessThan11.IN118
SPR_XRawCoor[10] => LessThan12.IN118
SPR_XRawCoor[10] => LessThan13.IN118
SPR_XRawCoor[10] => Mux188.IN9
SPR_XRawCoor[10] => Mux188.IN10
SPR_XRawCoor[10] => Add1.IN54
SPR_XRawCoor[10] => time_oldcoor[10].DATAIN
SPR_XRawCoor[11] => LessThan0.IN53
SPR_XRawCoor[11] => Add2.IN117
SPR_XRawCoor[11] => LessThan1.IN117
SPR_XRawCoor[11] => Mux52.IN14
SPR_XRawCoor[11] => control_coor.DATAB
SPR_XRawCoor[11] => LessThan7.IN53
SPR_XRawCoor[11] => LessThan8.IN53
SPR_XRawCoor[11] => LessThan10.IN117
SPR_XRawCoor[11] => LessThan11.IN117
SPR_XRawCoor[11] => LessThan12.IN117
SPR_XRawCoor[11] => LessThan13.IN117
SPR_XRawCoor[11] => Mux187.IN9
SPR_XRawCoor[11] => Mux187.IN10
SPR_XRawCoor[11] => Add1.IN53
SPR_XRawCoor[11] => time_oldcoor[11].DATAIN
SPR_XRawCoor[12] => LessThan0.IN52
SPR_XRawCoor[12] => Add2.IN116
SPR_XRawCoor[12] => LessThan1.IN116
SPR_XRawCoor[12] => Mux51.IN14
SPR_XRawCoor[12] => control_coor.DATAB
SPR_XRawCoor[12] => LessThan7.IN52
SPR_XRawCoor[12] => LessThan8.IN52
SPR_XRawCoor[12] => LessThan10.IN116
SPR_XRawCoor[12] => LessThan11.IN116
SPR_XRawCoor[12] => LessThan12.IN116
SPR_XRawCoor[12] => LessThan13.IN116
SPR_XRawCoor[12] => Mux186.IN9
SPR_XRawCoor[12] => Mux186.IN10
SPR_XRawCoor[12] => Add1.IN52
SPR_XRawCoor[12] => time_oldcoor[12].DATAIN
SPR_XRawCoor[13] => LessThan0.IN51
SPR_XRawCoor[13] => Add2.IN115
SPR_XRawCoor[13] => LessThan1.IN115
SPR_XRawCoor[13] => Mux50.IN14
SPR_XRawCoor[13] => control_coor.DATAB
SPR_XRawCoor[13] => LessThan7.IN51
SPR_XRawCoor[13] => LessThan8.IN51
SPR_XRawCoor[13] => LessThan10.IN115
SPR_XRawCoor[13] => LessThan11.IN115
SPR_XRawCoor[13] => LessThan12.IN115
SPR_XRawCoor[13] => LessThan13.IN115
SPR_XRawCoor[13] => Mux185.IN9
SPR_XRawCoor[13] => Mux185.IN10
SPR_XRawCoor[13] => Add1.IN51
SPR_XRawCoor[13] => time_oldcoor[13].DATAIN
SPR_XRawCoor[14] => LessThan0.IN50
SPR_XRawCoor[14] => Add2.IN114
SPR_XRawCoor[14] => LessThan1.IN114
SPR_XRawCoor[14] => Mux49.IN14
SPR_XRawCoor[14] => control_coor.DATAB
SPR_XRawCoor[14] => LessThan7.IN50
SPR_XRawCoor[14] => LessThan8.IN50
SPR_XRawCoor[14] => LessThan10.IN114
SPR_XRawCoor[14] => LessThan11.IN114
SPR_XRawCoor[14] => LessThan12.IN114
SPR_XRawCoor[14] => LessThan13.IN114
SPR_XRawCoor[14] => Mux184.IN9
SPR_XRawCoor[14] => Mux184.IN10
SPR_XRawCoor[14] => Add1.IN50
SPR_XRawCoor[14] => time_oldcoor[14].DATAIN
SPR_XRawCoor[15] => LessThan0.IN49
SPR_XRawCoor[15] => Add2.IN113
SPR_XRawCoor[15] => LessThan1.IN113
SPR_XRawCoor[15] => Mux48.IN14
SPR_XRawCoor[15] => control_coor.DATAB
SPR_XRawCoor[15] => LessThan7.IN49
SPR_XRawCoor[15] => LessThan8.IN49
SPR_XRawCoor[15] => LessThan10.IN113
SPR_XRawCoor[15] => LessThan11.IN113
SPR_XRawCoor[15] => LessThan12.IN113
SPR_XRawCoor[15] => LessThan13.IN113
SPR_XRawCoor[15] => Mux183.IN9
SPR_XRawCoor[15] => Mux183.IN10
SPR_XRawCoor[15] => Add1.IN49
SPR_XRawCoor[15] => time_oldcoor[15].DATAIN
SPR_XRawCoor[16] => LessThan0.IN48
SPR_XRawCoor[16] => Add2.IN112
SPR_XRawCoor[16] => LessThan1.IN112
SPR_XRawCoor[16] => Mux47.IN14
SPR_XRawCoor[16] => control_coor.DATAB
SPR_XRawCoor[16] => LessThan7.IN48
SPR_XRawCoor[16] => LessThan8.IN48
SPR_XRawCoor[16] => LessThan10.IN112
SPR_XRawCoor[16] => LessThan11.IN112
SPR_XRawCoor[16] => LessThan12.IN112
SPR_XRawCoor[16] => LessThan13.IN112
SPR_XRawCoor[16] => Mux182.IN9
SPR_XRawCoor[16] => Mux182.IN10
SPR_XRawCoor[16] => Add1.IN48
SPR_XRawCoor[16] => time_oldcoor[16].DATAIN
SPR_XRawCoor[17] => LessThan0.IN47
SPR_XRawCoor[17] => Add2.IN111
SPR_XRawCoor[17] => LessThan1.IN111
SPR_XRawCoor[17] => Mux46.IN14
SPR_XRawCoor[17] => control_coor.DATAB
SPR_XRawCoor[17] => LessThan7.IN47
SPR_XRawCoor[17] => LessThan8.IN47
SPR_XRawCoor[17] => LessThan10.IN111
SPR_XRawCoor[17] => LessThan11.IN111
SPR_XRawCoor[17] => LessThan12.IN111
SPR_XRawCoor[17] => LessThan13.IN111
SPR_XRawCoor[17] => Mux181.IN9
SPR_XRawCoor[17] => Mux181.IN10
SPR_XRawCoor[17] => Add1.IN47
SPR_XRawCoor[17] => time_oldcoor[17].DATAIN
SPR_XRawCoor[18] => LessThan0.IN46
SPR_XRawCoor[18] => Add2.IN110
SPR_XRawCoor[18] => LessThan1.IN110
SPR_XRawCoor[18] => Mux45.IN14
SPR_XRawCoor[18] => control_coor.DATAB
SPR_XRawCoor[18] => LessThan7.IN46
SPR_XRawCoor[18] => LessThan8.IN46
SPR_XRawCoor[18] => LessThan10.IN110
SPR_XRawCoor[18] => LessThan11.IN110
SPR_XRawCoor[18] => LessThan12.IN110
SPR_XRawCoor[18] => LessThan13.IN110
SPR_XRawCoor[18] => Mux180.IN9
SPR_XRawCoor[18] => Mux180.IN10
SPR_XRawCoor[18] => Add1.IN46
SPR_XRawCoor[18] => time_oldcoor[18].DATAIN
SPR_XRawCoor[19] => LessThan0.IN45
SPR_XRawCoor[19] => Add2.IN109
SPR_XRawCoor[19] => LessThan1.IN109
SPR_XRawCoor[19] => Mux44.IN14
SPR_XRawCoor[19] => control_coor.DATAB
SPR_XRawCoor[19] => LessThan7.IN45
SPR_XRawCoor[19] => LessThan8.IN45
SPR_XRawCoor[19] => LessThan10.IN109
SPR_XRawCoor[19] => LessThan11.IN109
SPR_XRawCoor[19] => LessThan12.IN109
SPR_XRawCoor[19] => LessThan13.IN109
SPR_XRawCoor[19] => Mux179.IN9
SPR_XRawCoor[19] => Mux179.IN10
SPR_XRawCoor[19] => Add1.IN45
SPR_XRawCoor[19] => time_oldcoor[19].DATAIN
SPR_XRawCoor[20] => LessThan0.IN44
SPR_XRawCoor[20] => Add2.IN108
SPR_XRawCoor[20] => LessThan1.IN108
SPR_XRawCoor[20] => Mux43.IN14
SPR_XRawCoor[20] => control_coor.DATAB
SPR_XRawCoor[20] => LessThan7.IN44
SPR_XRawCoor[20] => LessThan8.IN44
SPR_XRawCoor[20] => LessThan10.IN108
SPR_XRawCoor[20] => LessThan11.IN108
SPR_XRawCoor[20] => LessThan12.IN108
SPR_XRawCoor[20] => LessThan13.IN108
SPR_XRawCoor[20] => Mux178.IN9
SPR_XRawCoor[20] => Mux178.IN10
SPR_XRawCoor[20] => Add1.IN44
SPR_XRawCoor[20] => time_oldcoor[20].DATAIN
SPR_XRawCoor[21] => LessThan0.IN43
SPR_XRawCoor[21] => Add2.IN107
SPR_XRawCoor[21] => LessThan1.IN107
SPR_XRawCoor[21] => Mux42.IN14
SPR_XRawCoor[21] => control_coor.DATAB
SPR_XRawCoor[21] => LessThan7.IN43
SPR_XRawCoor[21] => LessThan8.IN43
SPR_XRawCoor[21] => LessThan10.IN107
SPR_XRawCoor[21] => LessThan11.IN107
SPR_XRawCoor[21] => LessThan12.IN107
SPR_XRawCoor[21] => LessThan13.IN107
SPR_XRawCoor[21] => Mux177.IN9
SPR_XRawCoor[21] => Mux177.IN10
SPR_XRawCoor[21] => Add1.IN43
SPR_XRawCoor[21] => time_oldcoor[21].DATAIN
SPR_XRawCoor[22] => LessThan0.IN42
SPR_XRawCoor[22] => Add2.IN106
SPR_XRawCoor[22] => LessThan1.IN106
SPR_XRawCoor[22] => Mux41.IN14
SPR_XRawCoor[22] => control_coor.DATAB
SPR_XRawCoor[22] => LessThan7.IN42
SPR_XRawCoor[22] => LessThan8.IN42
SPR_XRawCoor[22] => LessThan10.IN106
SPR_XRawCoor[22] => LessThan11.IN106
SPR_XRawCoor[22] => LessThan12.IN106
SPR_XRawCoor[22] => LessThan13.IN106
SPR_XRawCoor[22] => Mux176.IN9
SPR_XRawCoor[22] => Mux176.IN10
SPR_XRawCoor[22] => Add1.IN42
SPR_XRawCoor[22] => time_oldcoor[22].DATAIN
SPR_XRawCoor[23] => LessThan0.IN41
SPR_XRawCoor[23] => Add2.IN105
SPR_XRawCoor[23] => LessThan1.IN105
SPR_XRawCoor[23] => Mux40.IN14
SPR_XRawCoor[23] => control_coor.DATAB
SPR_XRawCoor[23] => LessThan7.IN41
SPR_XRawCoor[23] => LessThan8.IN41
SPR_XRawCoor[23] => LessThan10.IN105
SPR_XRawCoor[23] => LessThan11.IN105
SPR_XRawCoor[23] => LessThan12.IN105
SPR_XRawCoor[23] => LessThan13.IN105
SPR_XRawCoor[23] => Mux175.IN9
SPR_XRawCoor[23] => Mux175.IN10
SPR_XRawCoor[23] => Add1.IN41
SPR_XRawCoor[23] => time_oldcoor[23].DATAIN
SPR_XRawCoor[24] => LessThan0.IN40
SPR_XRawCoor[24] => Add2.IN104
SPR_XRawCoor[24] => LessThan1.IN104
SPR_XRawCoor[24] => Mux39.IN14
SPR_XRawCoor[24] => control_coor.DATAB
SPR_XRawCoor[24] => LessThan7.IN40
SPR_XRawCoor[24] => LessThan8.IN40
SPR_XRawCoor[24] => LessThan10.IN104
SPR_XRawCoor[24] => LessThan11.IN104
SPR_XRawCoor[24] => LessThan12.IN104
SPR_XRawCoor[24] => LessThan13.IN104
SPR_XRawCoor[24] => Mux174.IN9
SPR_XRawCoor[24] => Mux174.IN10
SPR_XRawCoor[24] => Add1.IN40
SPR_XRawCoor[24] => time_oldcoor[24].DATAIN
SPR_XRawCoor[25] => LessThan0.IN39
SPR_XRawCoor[25] => Add2.IN103
SPR_XRawCoor[25] => LessThan1.IN103
SPR_XRawCoor[25] => Mux38.IN14
SPR_XRawCoor[25] => control_coor.DATAB
SPR_XRawCoor[25] => LessThan7.IN39
SPR_XRawCoor[25] => LessThan8.IN39
SPR_XRawCoor[25] => LessThan10.IN103
SPR_XRawCoor[25] => LessThan11.IN103
SPR_XRawCoor[25] => LessThan12.IN103
SPR_XRawCoor[25] => LessThan13.IN103
SPR_XRawCoor[25] => Mux173.IN9
SPR_XRawCoor[25] => Mux173.IN10
SPR_XRawCoor[25] => Add1.IN39
SPR_XRawCoor[25] => time_oldcoor[25].DATAIN
SPR_XRawCoor[26] => LessThan0.IN38
SPR_XRawCoor[26] => Add2.IN102
SPR_XRawCoor[26] => LessThan1.IN102
SPR_XRawCoor[26] => Mux37.IN14
SPR_XRawCoor[26] => control_coor.DATAB
SPR_XRawCoor[26] => LessThan7.IN38
SPR_XRawCoor[26] => LessThan8.IN38
SPR_XRawCoor[26] => LessThan10.IN102
SPR_XRawCoor[26] => LessThan11.IN102
SPR_XRawCoor[26] => LessThan12.IN102
SPR_XRawCoor[26] => LessThan13.IN102
SPR_XRawCoor[26] => Mux172.IN9
SPR_XRawCoor[26] => Mux172.IN10
SPR_XRawCoor[26] => Add1.IN38
SPR_XRawCoor[26] => time_oldcoor[26].DATAIN
SPR_XRawCoor[27] => LessThan0.IN37
SPR_XRawCoor[27] => Add2.IN101
SPR_XRawCoor[27] => LessThan1.IN101
SPR_XRawCoor[27] => Mux36.IN14
SPR_XRawCoor[27] => control_coor.DATAB
SPR_XRawCoor[27] => LessThan7.IN37
SPR_XRawCoor[27] => LessThan8.IN37
SPR_XRawCoor[27] => LessThan10.IN101
SPR_XRawCoor[27] => LessThan11.IN101
SPR_XRawCoor[27] => LessThan12.IN101
SPR_XRawCoor[27] => LessThan13.IN101
SPR_XRawCoor[27] => Mux171.IN9
SPR_XRawCoor[27] => Mux171.IN10
SPR_XRawCoor[27] => Add1.IN37
SPR_XRawCoor[27] => time_oldcoor[27].DATAIN
SPR_XRawCoor[28] => LessThan0.IN36
SPR_XRawCoor[28] => Add2.IN100
SPR_XRawCoor[28] => LessThan1.IN100
SPR_XRawCoor[28] => Mux35.IN14
SPR_XRawCoor[28] => control_coor.DATAB
SPR_XRawCoor[28] => LessThan7.IN36
SPR_XRawCoor[28] => LessThan8.IN36
SPR_XRawCoor[28] => LessThan10.IN100
SPR_XRawCoor[28] => LessThan11.IN100
SPR_XRawCoor[28] => LessThan12.IN100
SPR_XRawCoor[28] => LessThan13.IN100
SPR_XRawCoor[28] => Mux170.IN9
SPR_XRawCoor[28] => Mux170.IN10
SPR_XRawCoor[28] => Add1.IN36
SPR_XRawCoor[28] => time_oldcoor[28].DATAIN
SPR_XRawCoor[29] => LessThan0.IN35
SPR_XRawCoor[29] => Add2.IN99
SPR_XRawCoor[29] => LessThan1.IN99
SPR_XRawCoor[29] => Mux34.IN14
SPR_XRawCoor[29] => control_coor.DATAB
SPR_XRawCoor[29] => LessThan7.IN35
SPR_XRawCoor[29] => LessThan8.IN35
SPR_XRawCoor[29] => LessThan10.IN99
SPR_XRawCoor[29] => LessThan11.IN99
SPR_XRawCoor[29] => LessThan12.IN99
SPR_XRawCoor[29] => LessThan13.IN99
SPR_XRawCoor[29] => Mux169.IN9
SPR_XRawCoor[29] => Mux169.IN10
SPR_XRawCoor[29] => Add1.IN35
SPR_XRawCoor[29] => time_oldcoor[29].DATAIN
SPR_XRawCoor[30] => LessThan0.IN34
SPR_XRawCoor[30] => Add2.IN98
SPR_XRawCoor[30] => LessThan1.IN98
SPR_XRawCoor[30] => Mux33.IN14
SPR_XRawCoor[30] => control_coor.DATAB
SPR_XRawCoor[30] => LessThan7.IN34
SPR_XRawCoor[30] => LessThan8.IN34
SPR_XRawCoor[30] => LessThan10.IN98
SPR_XRawCoor[30] => LessThan11.IN98
SPR_XRawCoor[30] => LessThan12.IN98
SPR_XRawCoor[30] => LessThan13.IN98
SPR_XRawCoor[30] => Mux168.IN9
SPR_XRawCoor[30] => Mux168.IN10
SPR_XRawCoor[30] => Add1.IN34
SPR_XRawCoor[30] => time_oldcoor[30].DATAIN
SPR_XRawCoor[31] => LessThan0.IN33
SPR_XRawCoor[31] => Add2.IN97
SPR_XRawCoor[31] => LessThan1.IN97
SPR_XRawCoor[31] => Mux32.IN14
SPR_XRawCoor[31] => control_coor.DATAB
SPR_XRawCoor[31] => LessThan7.IN33
SPR_XRawCoor[31] => LessThan8.IN33
SPR_XRawCoor[31] => LessThan10.IN97
SPR_XRawCoor[31] => LessThan11.IN97
SPR_XRawCoor[31] => LessThan12.IN97
SPR_XRawCoor[31] => LessThan13.IN97
SPR_XRawCoor[31] => Mux167.IN9
SPR_XRawCoor[31] => Mux167.IN10
SPR_XRawCoor[31] => Add1.IN33
SPR_XRawCoor[31] => time_oldcoor[31].DATAIN
SPR_XRawCoor[32] => LessThan0.IN32
SPR_XRawCoor[32] => Add2.IN96
SPR_XRawCoor[32] => LessThan1.IN96
SPR_XRawCoor[32] => Mux31.IN14
SPR_XRawCoor[32] => control_coor.DATAB
SPR_XRawCoor[32] => LessThan7.IN32
SPR_XRawCoor[32] => LessThan8.IN32
SPR_XRawCoor[32] => LessThan10.IN96
SPR_XRawCoor[32] => LessThan11.IN96
SPR_XRawCoor[32] => LessThan12.IN96
SPR_XRawCoor[32] => LessThan13.IN96
SPR_XRawCoor[32] => Mux166.IN9
SPR_XRawCoor[32] => Mux166.IN10
SPR_XRawCoor[32] => Add1.IN32
SPR_XRawCoor[32] => time_oldcoor[32].DATAIN
SPR_XRawCoor[33] => LessThan0.IN31
SPR_XRawCoor[33] => Add2.IN95
SPR_XRawCoor[33] => LessThan1.IN95
SPR_XRawCoor[33] => Mux30.IN14
SPR_XRawCoor[33] => control_coor.DATAB
SPR_XRawCoor[33] => LessThan7.IN31
SPR_XRawCoor[33] => LessThan8.IN31
SPR_XRawCoor[33] => LessThan10.IN95
SPR_XRawCoor[33] => LessThan11.IN95
SPR_XRawCoor[33] => LessThan12.IN95
SPR_XRawCoor[33] => LessThan13.IN95
SPR_XRawCoor[33] => Mux165.IN9
SPR_XRawCoor[33] => Mux165.IN10
SPR_XRawCoor[33] => Add1.IN31
SPR_XRawCoor[33] => time_oldcoor[33].DATAIN
SPR_XRawCoor[34] => LessThan0.IN30
SPR_XRawCoor[34] => Add2.IN94
SPR_XRawCoor[34] => LessThan1.IN94
SPR_XRawCoor[34] => Mux29.IN14
SPR_XRawCoor[34] => control_coor.DATAB
SPR_XRawCoor[34] => LessThan7.IN30
SPR_XRawCoor[34] => LessThan8.IN30
SPR_XRawCoor[34] => LessThan10.IN94
SPR_XRawCoor[34] => LessThan11.IN94
SPR_XRawCoor[34] => LessThan12.IN94
SPR_XRawCoor[34] => LessThan13.IN94
SPR_XRawCoor[34] => Mux164.IN9
SPR_XRawCoor[34] => Mux164.IN10
SPR_XRawCoor[34] => Add1.IN30
SPR_XRawCoor[34] => time_oldcoor[34].DATAIN
SPR_XRawCoor[35] => LessThan0.IN29
SPR_XRawCoor[35] => Add2.IN93
SPR_XRawCoor[35] => LessThan1.IN93
SPR_XRawCoor[35] => Mux28.IN14
SPR_XRawCoor[35] => control_coor.DATAB
SPR_XRawCoor[35] => LessThan7.IN29
SPR_XRawCoor[35] => LessThan8.IN29
SPR_XRawCoor[35] => LessThan10.IN93
SPR_XRawCoor[35] => LessThan11.IN93
SPR_XRawCoor[35] => LessThan12.IN93
SPR_XRawCoor[35] => LessThan13.IN93
SPR_XRawCoor[35] => Mux163.IN9
SPR_XRawCoor[35] => Mux163.IN10
SPR_XRawCoor[35] => Add1.IN29
SPR_XRawCoor[35] => time_oldcoor[35].DATAIN
SPR_XRawCoor[36] => LessThan0.IN28
SPR_XRawCoor[36] => Add2.IN92
SPR_XRawCoor[36] => LessThan1.IN92
SPR_XRawCoor[36] => Mux27.IN14
SPR_XRawCoor[36] => control_coor.DATAB
SPR_XRawCoor[36] => LessThan7.IN28
SPR_XRawCoor[36] => LessThan8.IN28
SPR_XRawCoor[36] => LessThan10.IN92
SPR_XRawCoor[36] => LessThan11.IN92
SPR_XRawCoor[36] => LessThan12.IN92
SPR_XRawCoor[36] => LessThan13.IN92
SPR_XRawCoor[36] => Mux162.IN9
SPR_XRawCoor[36] => Mux162.IN10
SPR_XRawCoor[36] => Add1.IN28
SPR_XRawCoor[36] => time_oldcoor[36].DATAIN
SPR_XRawCoor[37] => LessThan0.IN27
SPR_XRawCoor[37] => Add2.IN91
SPR_XRawCoor[37] => LessThan1.IN91
SPR_XRawCoor[37] => Mux26.IN14
SPR_XRawCoor[37] => control_coor.DATAB
SPR_XRawCoor[37] => LessThan7.IN27
SPR_XRawCoor[37] => LessThan8.IN27
SPR_XRawCoor[37] => LessThan10.IN91
SPR_XRawCoor[37] => LessThan11.IN91
SPR_XRawCoor[37] => LessThan12.IN91
SPR_XRawCoor[37] => LessThan13.IN91
SPR_XRawCoor[37] => Mux161.IN9
SPR_XRawCoor[37] => Mux161.IN10
SPR_XRawCoor[37] => Add1.IN27
SPR_XRawCoor[37] => time_oldcoor[37].DATAIN
SPR_XRawCoor[38] => LessThan0.IN26
SPR_XRawCoor[38] => Add2.IN90
SPR_XRawCoor[38] => LessThan1.IN90
SPR_XRawCoor[38] => Mux25.IN14
SPR_XRawCoor[38] => control_coor.DATAB
SPR_XRawCoor[38] => LessThan7.IN26
SPR_XRawCoor[38] => LessThan8.IN26
SPR_XRawCoor[38] => LessThan10.IN90
SPR_XRawCoor[38] => LessThan11.IN90
SPR_XRawCoor[38] => LessThan12.IN90
SPR_XRawCoor[38] => LessThan13.IN90
SPR_XRawCoor[38] => Mux160.IN9
SPR_XRawCoor[38] => Mux160.IN10
SPR_XRawCoor[38] => Add1.IN26
SPR_XRawCoor[38] => time_oldcoor[38].DATAIN
SPR_XRawCoor[39] => LessThan0.IN25
SPR_XRawCoor[39] => Add2.IN89
SPR_XRawCoor[39] => LessThan1.IN89
SPR_XRawCoor[39] => Mux24.IN14
SPR_XRawCoor[39] => control_coor.DATAB
SPR_XRawCoor[39] => LessThan7.IN25
SPR_XRawCoor[39] => LessThan8.IN25
SPR_XRawCoor[39] => LessThan10.IN89
SPR_XRawCoor[39] => LessThan11.IN89
SPR_XRawCoor[39] => LessThan12.IN89
SPR_XRawCoor[39] => LessThan13.IN89
SPR_XRawCoor[39] => Mux159.IN9
SPR_XRawCoor[39] => Mux159.IN10
SPR_XRawCoor[39] => Add1.IN25
SPR_XRawCoor[39] => time_oldcoor[39].DATAIN
SPR_XRawCoor[40] => LessThan0.IN24
SPR_XRawCoor[40] => Add2.IN88
SPR_XRawCoor[40] => LessThan1.IN88
SPR_XRawCoor[40] => Mux23.IN14
SPR_XRawCoor[40] => control_coor.DATAB
SPR_XRawCoor[40] => LessThan7.IN24
SPR_XRawCoor[40] => LessThan8.IN24
SPR_XRawCoor[40] => LessThan10.IN88
SPR_XRawCoor[40] => LessThan11.IN88
SPR_XRawCoor[40] => LessThan12.IN88
SPR_XRawCoor[40] => LessThan13.IN88
SPR_XRawCoor[40] => Mux158.IN9
SPR_XRawCoor[40] => Mux158.IN10
SPR_XRawCoor[40] => Add1.IN24
SPR_XRawCoor[40] => time_oldcoor[40].DATAIN
SPR_XRawCoor[41] => LessThan0.IN23
SPR_XRawCoor[41] => Add2.IN87
SPR_XRawCoor[41] => LessThan1.IN87
SPR_XRawCoor[41] => Mux22.IN14
SPR_XRawCoor[41] => control_coor.DATAB
SPR_XRawCoor[41] => LessThan7.IN23
SPR_XRawCoor[41] => LessThan8.IN23
SPR_XRawCoor[41] => LessThan10.IN87
SPR_XRawCoor[41] => LessThan11.IN87
SPR_XRawCoor[41] => LessThan12.IN87
SPR_XRawCoor[41] => LessThan13.IN87
SPR_XRawCoor[41] => Mux157.IN9
SPR_XRawCoor[41] => Mux157.IN10
SPR_XRawCoor[41] => Add1.IN23
SPR_XRawCoor[41] => time_oldcoor[41].DATAIN
SPR_XRawCoor[42] => LessThan0.IN22
SPR_XRawCoor[42] => Add2.IN86
SPR_XRawCoor[42] => LessThan1.IN86
SPR_XRawCoor[42] => Mux21.IN14
SPR_XRawCoor[42] => control_coor.DATAB
SPR_XRawCoor[42] => LessThan7.IN22
SPR_XRawCoor[42] => LessThan8.IN22
SPR_XRawCoor[42] => LessThan10.IN86
SPR_XRawCoor[42] => LessThan11.IN86
SPR_XRawCoor[42] => LessThan12.IN86
SPR_XRawCoor[42] => LessThan13.IN86
SPR_XRawCoor[42] => Mux156.IN9
SPR_XRawCoor[42] => Mux156.IN10
SPR_XRawCoor[42] => Add1.IN22
SPR_XRawCoor[42] => time_oldcoor[42].DATAIN
SPR_XRawCoor[43] => LessThan0.IN21
SPR_XRawCoor[43] => Add2.IN85
SPR_XRawCoor[43] => LessThan1.IN85
SPR_XRawCoor[43] => Mux20.IN14
SPR_XRawCoor[43] => control_coor.DATAB
SPR_XRawCoor[43] => LessThan7.IN21
SPR_XRawCoor[43] => LessThan8.IN21
SPR_XRawCoor[43] => LessThan10.IN85
SPR_XRawCoor[43] => LessThan11.IN85
SPR_XRawCoor[43] => LessThan12.IN85
SPR_XRawCoor[43] => LessThan13.IN85
SPR_XRawCoor[43] => Mux155.IN9
SPR_XRawCoor[43] => Mux155.IN10
SPR_XRawCoor[43] => Add1.IN21
SPR_XRawCoor[43] => time_oldcoor[43].DATAIN
SPR_XRawCoor[44] => LessThan0.IN20
SPR_XRawCoor[44] => Add2.IN84
SPR_XRawCoor[44] => LessThan1.IN84
SPR_XRawCoor[44] => Mux19.IN14
SPR_XRawCoor[44] => control_coor.DATAB
SPR_XRawCoor[44] => LessThan7.IN20
SPR_XRawCoor[44] => LessThan8.IN20
SPR_XRawCoor[44] => LessThan10.IN84
SPR_XRawCoor[44] => LessThan11.IN84
SPR_XRawCoor[44] => LessThan12.IN84
SPR_XRawCoor[44] => LessThan13.IN84
SPR_XRawCoor[44] => Mux154.IN9
SPR_XRawCoor[44] => Mux154.IN10
SPR_XRawCoor[44] => Add1.IN20
SPR_XRawCoor[44] => time_oldcoor[44].DATAIN
SPR_XRawCoor[45] => LessThan0.IN19
SPR_XRawCoor[45] => Add2.IN83
SPR_XRawCoor[45] => LessThan1.IN83
SPR_XRawCoor[45] => Mux18.IN14
SPR_XRawCoor[45] => control_coor.DATAB
SPR_XRawCoor[45] => LessThan7.IN19
SPR_XRawCoor[45] => LessThan8.IN19
SPR_XRawCoor[45] => LessThan10.IN83
SPR_XRawCoor[45] => LessThan11.IN83
SPR_XRawCoor[45] => LessThan12.IN83
SPR_XRawCoor[45] => LessThan13.IN83
SPR_XRawCoor[45] => Mux153.IN9
SPR_XRawCoor[45] => Mux153.IN10
SPR_XRawCoor[45] => Add1.IN19
SPR_XRawCoor[45] => time_oldcoor[45].DATAIN
SPR_XRawCoor[46] => LessThan0.IN18
SPR_XRawCoor[46] => Add2.IN82
SPR_XRawCoor[46] => LessThan1.IN82
SPR_XRawCoor[46] => Mux17.IN14
SPR_XRawCoor[46] => control_coor.DATAB
SPR_XRawCoor[46] => LessThan7.IN18
SPR_XRawCoor[46] => LessThan8.IN18
SPR_XRawCoor[46] => LessThan10.IN82
SPR_XRawCoor[46] => LessThan11.IN82
SPR_XRawCoor[46] => LessThan12.IN82
SPR_XRawCoor[46] => LessThan13.IN82
SPR_XRawCoor[46] => Mux152.IN9
SPR_XRawCoor[46] => Mux152.IN10
SPR_XRawCoor[46] => Add1.IN18
SPR_XRawCoor[46] => time_oldcoor[46].DATAIN
SPR_XRawCoor[47] => LessThan0.IN17
SPR_XRawCoor[47] => Add2.IN81
SPR_XRawCoor[47] => LessThan1.IN81
SPR_XRawCoor[47] => Mux16.IN14
SPR_XRawCoor[47] => control_coor.DATAB
SPR_XRawCoor[47] => LessThan7.IN17
SPR_XRawCoor[47] => LessThan8.IN17
SPR_XRawCoor[47] => LessThan10.IN81
SPR_XRawCoor[47] => LessThan11.IN81
SPR_XRawCoor[47] => LessThan12.IN81
SPR_XRawCoor[47] => LessThan13.IN81
SPR_XRawCoor[47] => Mux151.IN9
SPR_XRawCoor[47] => Mux151.IN10
SPR_XRawCoor[47] => Add1.IN17
SPR_XRawCoor[47] => time_oldcoor[47].DATAIN
SPR_XRawCoor[48] => LessThan0.IN16
SPR_XRawCoor[48] => Add2.IN80
SPR_XRawCoor[48] => LessThan1.IN80
SPR_XRawCoor[48] => Mux15.IN14
SPR_XRawCoor[48] => control_coor.DATAB
SPR_XRawCoor[48] => LessThan7.IN16
SPR_XRawCoor[48] => LessThan8.IN16
SPR_XRawCoor[48] => LessThan10.IN80
SPR_XRawCoor[48] => LessThan11.IN80
SPR_XRawCoor[48] => LessThan12.IN80
SPR_XRawCoor[48] => LessThan13.IN80
SPR_XRawCoor[48] => Mux150.IN9
SPR_XRawCoor[48] => Mux150.IN10
SPR_XRawCoor[48] => Add1.IN16
SPR_XRawCoor[48] => time_oldcoor[48].DATAIN
SPR_XRawCoor[49] => LessThan0.IN15
SPR_XRawCoor[49] => Add2.IN79
SPR_XRawCoor[49] => LessThan1.IN79
SPR_XRawCoor[49] => Mux14.IN14
SPR_XRawCoor[49] => control_coor.DATAB
SPR_XRawCoor[49] => LessThan7.IN15
SPR_XRawCoor[49] => LessThan8.IN15
SPR_XRawCoor[49] => LessThan10.IN79
SPR_XRawCoor[49] => LessThan11.IN79
SPR_XRawCoor[49] => LessThan12.IN79
SPR_XRawCoor[49] => LessThan13.IN79
SPR_XRawCoor[49] => Mux149.IN9
SPR_XRawCoor[49] => Mux149.IN10
SPR_XRawCoor[49] => Add1.IN15
SPR_XRawCoor[49] => time_oldcoor[49].DATAIN
SPR_XRawCoor[50] => LessThan0.IN14
SPR_XRawCoor[50] => Add2.IN78
SPR_XRawCoor[50] => LessThan1.IN78
SPR_XRawCoor[50] => Mux13.IN14
SPR_XRawCoor[50] => control_coor.DATAB
SPR_XRawCoor[50] => LessThan7.IN14
SPR_XRawCoor[50] => LessThan8.IN14
SPR_XRawCoor[50] => LessThan10.IN78
SPR_XRawCoor[50] => LessThan11.IN78
SPR_XRawCoor[50] => LessThan12.IN78
SPR_XRawCoor[50] => LessThan13.IN78
SPR_XRawCoor[50] => Mux148.IN9
SPR_XRawCoor[50] => Mux148.IN10
SPR_XRawCoor[50] => Add1.IN14
SPR_XRawCoor[50] => time_oldcoor[50].DATAIN
SPR_XRawCoor[51] => LessThan0.IN13
SPR_XRawCoor[51] => Add2.IN77
SPR_XRawCoor[51] => LessThan1.IN77
SPR_XRawCoor[51] => Mux12.IN14
SPR_XRawCoor[51] => control_coor.DATAB
SPR_XRawCoor[51] => LessThan7.IN13
SPR_XRawCoor[51] => LessThan8.IN13
SPR_XRawCoor[51] => LessThan10.IN77
SPR_XRawCoor[51] => LessThan11.IN77
SPR_XRawCoor[51] => LessThan12.IN77
SPR_XRawCoor[51] => LessThan13.IN77
SPR_XRawCoor[51] => Mux147.IN9
SPR_XRawCoor[51] => Mux147.IN10
SPR_XRawCoor[51] => Add1.IN13
SPR_XRawCoor[51] => time_oldcoor[51].DATAIN
SPR_XRawCoor[52] => LessThan0.IN12
SPR_XRawCoor[52] => Add2.IN76
SPR_XRawCoor[52] => LessThan1.IN76
SPR_XRawCoor[52] => Mux11.IN14
SPR_XRawCoor[52] => control_coor.DATAB
SPR_XRawCoor[52] => LessThan7.IN12
SPR_XRawCoor[52] => LessThan8.IN12
SPR_XRawCoor[52] => LessThan10.IN76
SPR_XRawCoor[52] => LessThan11.IN76
SPR_XRawCoor[52] => LessThan12.IN76
SPR_XRawCoor[52] => LessThan13.IN76
SPR_XRawCoor[52] => Mux146.IN9
SPR_XRawCoor[52] => Mux146.IN10
SPR_XRawCoor[52] => Add1.IN12
SPR_XRawCoor[52] => time_oldcoor[52].DATAIN
SPR_XRawCoor[53] => LessThan0.IN11
SPR_XRawCoor[53] => Add2.IN75
SPR_XRawCoor[53] => LessThan1.IN75
SPR_XRawCoor[53] => Mux10.IN14
SPR_XRawCoor[53] => control_coor.DATAB
SPR_XRawCoor[53] => LessThan7.IN11
SPR_XRawCoor[53] => LessThan8.IN11
SPR_XRawCoor[53] => LessThan10.IN75
SPR_XRawCoor[53] => LessThan11.IN75
SPR_XRawCoor[53] => LessThan12.IN75
SPR_XRawCoor[53] => LessThan13.IN75
SPR_XRawCoor[53] => Mux145.IN9
SPR_XRawCoor[53] => Mux145.IN10
SPR_XRawCoor[53] => Add1.IN11
SPR_XRawCoor[53] => time_oldcoor[53].DATAIN
SPR_XRawCoor[54] => LessThan0.IN10
SPR_XRawCoor[54] => Add2.IN74
SPR_XRawCoor[54] => LessThan1.IN74
SPR_XRawCoor[54] => Mux9.IN14
SPR_XRawCoor[54] => control_coor.DATAB
SPR_XRawCoor[54] => LessThan7.IN10
SPR_XRawCoor[54] => LessThan8.IN10
SPR_XRawCoor[54] => LessThan10.IN74
SPR_XRawCoor[54] => LessThan11.IN74
SPR_XRawCoor[54] => LessThan12.IN74
SPR_XRawCoor[54] => LessThan13.IN74
SPR_XRawCoor[54] => Mux144.IN9
SPR_XRawCoor[54] => Mux144.IN10
SPR_XRawCoor[54] => Add1.IN10
SPR_XRawCoor[54] => time_oldcoor[54].DATAIN
SPR_XRawCoor[55] => LessThan0.IN9
SPR_XRawCoor[55] => Add2.IN73
SPR_XRawCoor[55] => LessThan1.IN73
SPR_XRawCoor[55] => Mux8.IN14
SPR_XRawCoor[55] => control_coor.DATAB
SPR_XRawCoor[55] => LessThan7.IN9
SPR_XRawCoor[55] => LessThan8.IN9
SPR_XRawCoor[55] => LessThan10.IN73
SPR_XRawCoor[55] => LessThan11.IN73
SPR_XRawCoor[55] => LessThan12.IN73
SPR_XRawCoor[55] => LessThan13.IN73
SPR_XRawCoor[55] => Mux143.IN9
SPR_XRawCoor[55] => Mux143.IN10
SPR_XRawCoor[55] => Add1.IN9
SPR_XRawCoor[55] => time_oldcoor[55].DATAIN
SPR_XRawCoor[56] => LessThan0.IN8
SPR_XRawCoor[56] => Add2.IN72
SPR_XRawCoor[56] => LessThan1.IN72
SPR_XRawCoor[56] => Mux7.IN14
SPR_XRawCoor[56] => control_coor.DATAB
SPR_XRawCoor[56] => LessThan7.IN8
SPR_XRawCoor[56] => LessThan8.IN8
SPR_XRawCoor[56] => LessThan10.IN72
SPR_XRawCoor[56] => LessThan11.IN72
SPR_XRawCoor[56] => LessThan12.IN72
SPR_XRawCoor[56] => LessThan13.IN72
SPR_XRawCoor[56] => Mux142.IN9
SPR_XRawCoor[56] => Mux142.IN10
SPR_XRawCoor[56] => Add1.IN8
SPR_XRawCoor[56] => time_oldcoor[56].DATAIN
SPR_XRawCoor[57] => LessThan0.IN7
SPR_XRawCoor[57] => Add2.IN71
SPR_XRawCoor[57] => LessThan1.IN71
SPR_XRawCoor[57] => Mux6.IN14
SPR_XRawCoor[57] => control_coor.DATAB
SPR_XRawCoor[57] => LessThan7.IN7
SPR_XRawCoor[57] => LessThan8.IN7
SPR_XRawCoor[57] => LessThan10.IN71
SPR_XRawCoor[57] => LessThan11.IN71
SPR_XRawCoor[57] => LessThan12.IN71
SPR_XRawCoor[57] => LessThan13.IN71
SPR_XRawCoor[57] => Mux141.IN9
SPR_XRawCoor[57] => Mux141.IN10
SPR_XRawCoor[57] => Add1.IN7
SPR_XRawCoor[57] => time_oldcoor[57].DATAIN
SPR_XRawCoor[58] => LessThan0.IN6
SPR_XRawCoor[58] => Add2.IN70
SPR_XRawCoor[58] => LessThan1.IN70
SPR_XRawCoor[58] => Mux5.IN14
SPR_XRawCoor[58] => control_coor.DATAB
SPR_XRawCoor[58] => LessThan7.IN6
SPR_XRawCoor[58] => LessThan8.IN6
SPR_XRawCoor[58] => LessThan10.IN70
SPR_XRawCoor[58] => LessThan11.IN70
SPR_XRawCoor[58] => LessThan12.IN70
SPR_XRawCoor[58] => LessThan13.IN70
SPR_XRawCoor[58] => Mux140.IN9
SPR_XRawCoor[58] => Mux140.IN10
SPR_XRawCoor[58] => Add1.IN6
SPR_XRawCoor[58] => time_oldcoor[58].DATAIN
SPR_XRawCoor[59] => LessThan0.IN5
SPR_XRawCoor[59] => Add2.IN69
SPR_XRawCoor[59] => LessThan1.IN69
SPR_XRawCoor[59] => Mux4.IN14
SPR_XRawCoor[59] => control_coor.DATAB
SPR_XRawCoor[59] => LessThan7.IN5
SPR_XRawCoor[59] => LessThan8.IN5
SPR_XRawCoor[59] => LessThan10.IN69
SPR_XRawCoor[59] => LessThan11.IN69
SPR_XRawCoor[59] => LessThan12.IN69
SPR_XRawCoor[59] => LessThan13.IN69
SPR_XRawCoor[59] => Mux139.IN9
SPR_XRawCoor[59] => Mux139.IN10
SPR_XRawCoor[59] => Add1.IN5
SPR_XRawCoor[59] => time_oldcoor[59].DATAIN
SPR_XRawCoor[60] => LessThan0.IN4
SPR_XRawCoor[60] => Add2.IN68
SPR_XRawCoor[60] => LessThan1.IN68
SPR_XRawCoor[60] => Mux3.IN14
SPR_XRawCoor[60] => control_coor.DATAB
SPR_XRawCoor[60] => LessThan7.IN4
SPR_XRawCoor[60] => LessThan8.IN4
SPR_XRawCoor[60] => LessThan10.IN68
SPR_XRawCoor[60] => LessThan11.IN68
SPR_XRawCoor[60] => LessThan12.IN68
SPR_XRawCoor[60] => LessThan13.IN68
SPR_XRawCoor[60] => Mux138.IN9
SPR_XRawCoor[60] => Mux138.IN10
SPR_XRawCoor[60] => Add1.IN4
SPR_XRawCoor[60] => time_oldcoor[60].DATAIN
SPR_XRawCoor[61] => LessThan0.IN3
SPR_XRawCoor[61] => Add2.IN67
SPR_XRawCoor[61] => LessThan1.IN67
SPR_XRawCoor[61] => Mux2.IN14
SPR_XRawCoor[61] => control_coor.DATAB
SPR_XRawCoor[61] => LessThan7.IN3
SPR_XRawCoor[61] => LessThan8.IN3
SPR_XRawCoor[61] => LessThan10.IN67
SPR_XRawCoor[61] => LessThan11.IN67
SPR_XRawCoor[61] => LessThan12.IN67
SPR_XRawCoor[61] => LessThan13.IN67
SPR_XRawCoor[61] => Mux137.IN9
SPR_XRawCoor[61] => Mux137.IN10
SPR_XRawCoor[61] => Add1.IN3
SPR_XRawCoor[61] => time_oldcoor[61].DATAIN
SPR_XRawCoor[62] => LessThan0.IN2
SPR_XRawCoor[62] => Add2.IN66
SPR_XRawCoor[62] => LessThan1.IN66
SPR_XRawCoor[62] => Mux1.IN14
SPR_XRawCoor[62] => control_coor.DATAB
SPR_XRawCoor[62] => LessThan7.IN2
SPR_XRawCoor[62] => LessThan8.IN2
SPR_XRawCoor[62] => LessThan10.IN66
SPR_XRawCoor[62] => LessThan11.IN66
SPR_XRawCoor[62] => LessThan12.IN66
SPR_XRawCoor[62] => LessThan13.IN66
SPR_XRawCoor[62] => Mux136.IN9
SPR_XRawCoor[62] => Mux136.IN10
SPR_XRawCoor[62] => Add1.IN2
SPR_XRawCoor[62] => time_oldcoor[62].DATAIN
SPR_XRawCoor[63] => LessThan0.IN1
SPR_XRawCoor[63] => Add2.IN65
SPR_XRawCoor[63] => LessThan1.IN65
SPR_XRawCoor[63] => Mux0.IN14
SPR_XRawCoor[63] => control_coor.DATAB
SPR_XRawCoor[63] => LessThan7.IN1
SPR_XRawCoor[63] => LessThan8.IN1
SPR_XRawCoor[63] => LessThan10.IN65
SPR_XRawCoor[63] => LessThan11.IN65
SPR_XRawCoor[63] => LessThan12.IN65
SPR_XRawCoor[63] => LessThan13.IN65
SPR_XRawCoor[63] => Mux135.IN9
SPR_XRawCoor[63] => Mux135.IN10
SPR_XRawCoor[63] => Add1.IN1
SPR_XRawCoor[63] => time_oldcoor[63].DATAIN
sensor_en1 => process_4.IN1
sensor_en1 => UV_condition.DATAA
sensor_en1 => Mux65.IN15
sensor_en1 => Mux66.IN15
sensor_en1 => process_4.IN1
sensor_en1 => Mux68.IN15
sensor_en1 => Mux69.IN15
sensor_en1 => Mux70.IN15
sensor_en1 => dianyan_en.IN1
sensor_en1 => dianyan_en.IN1
sensor_en1 => terrace_en.DATAA
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => dianyan_en.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_condition.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => control_coor.OUTPUTSELECT
sensor_en1 => process_4.IN1
sensor_en1 => UV_condition.DATAA
UV_on_coor[0] => LessThan2.IN64
UV_on_coor[1] => LessThan2.IN63
UV_on_coor[2] => LessThan2.IN62
UV_on_coor[3] => LessThan2.IN61
UV_on_coor[4] => LessThan2.IN60
UV_on_coor[5] => LessThan2.IN59
UV_on_coor[6] => LessThan2.IN58
UV_on_coor[7] => LessThan2.IN57
UV_on_coor[8] => LessThan2.IN56
UV_on_coor[9] => LessThan2.IN55
UV_on_coor[10] => LessThan2.IN54
UV_on_coor[11] => LessThan2.IN53
UV_on_coor[12] => LessThan2.IN52
UV_on_coor[13] => LessThan2.IN51
UV_on_coor[14] => LessThan2.IN50
UV_on_coor[15] => LessThan2.IN49
UV_on_coor[16] => LessThan2.IN48
UV_on_coor[17] => LessThan2.IN47
UV_on_coor[18] => LessThan2.IN46
UV_on_coor[19] => LessThan2.IN45
UV_on_coor[20] => LessThan2.IN44
UV_on_coor[21] => LessThan2.IN43
UV_on_coor[22] => LessThan2.IN42
UV_on_coor[23] => LessThan2.IN41
UV_on_coor[24] => LessThan2.IN40
UV_on_coor[25] => LessThan2.IN39
UV_on_coor[26] => LessThan2.IN38
UV_on_coor[27] => LessThan2.IN37
UV_on_coor[28] => LessThan2.IN36
UV_on_coor[29] => LessThan2.IN35
UV_on_coor[30] => LessThan2.IN34
UV_on_coor[31] => LessThan2.IN33
UV_off_coor[0] => LessThan3.IN64
UV_off_coor[1] => LessThan3.IN63
UV_off_coor[2] => LessThan3.IN62
UV_off_coor[3] => LessThan3.IN61
UV_off_coor[4] => LessThan3.IN60
UV_off_coor[5] => LessThan3.IN59
UV_off_coor[6] => LessThan3.IN58
UV_off_coor[7] => LessThan3.IN57
UV_off_coor[8] => LessThan3.IN56
UV_off_coor[9] => LessThan3.IN55
UV_off_coor[10] => LessThan3.IN54
UV_off_coor[11] => LessThan3.IN53
UV_off_coor[12] => LessThan3.IN52
UV_off_coor[13] => LessThan3.IN51
UV_off_coor[14] => LessThan3.IN50
UV_off_coor[15] => LessThan3.IN49
UV_off_coor[16] => LessThan3.IN48
UV_off_coor[17] => LessThan3.IN47
UV_off_coor[18] => LessThan3.IN46
UV_off_coor[19] => LessThan3.IN45
UV_off_coor[20] => LessThan3.IN44
UV_off_coor[21] => LessThan3.IN43
UV_off_coor[22] => LessThan3.IN42
UV_off_coor[23] => LessThan3.IN41
UV_off_coor[24] => LessThan3.IN40
UV_off_coor[25] => LessThan3.IN39
UV_off_coor[26] => LessThan3.IN38
UV_off_coor[27] => LessThan3.IN37
UV_off_coor[28] => LessThan3.IN36
UV_off_coor[29] => LessThan3.IN35
UV_off_coor[30] => LessThan3.IN34
UV_off_coor[31] => LessThan3.IN33
UV_OFF_TIME[0] => LessThan4.IN16
UV_OFF_TIME[1] => LessThan4.IN15
UV_OFF_TIME[2] => LessThan4.IN14
UV_OFF_TIME[3] => LessThan4.IN13
UV_OFF_TIME[4] => LessThan4.IN12
UV_OFF_TIME[5] => LessThan4.IN11
UV_OFF_TIME[6] => LessThan4.IN10
UV_OFF_TIME[7] => LessThan4.IN9
UV_OFF_TIME[8] => LessThan4.IN8
UV_OFF_TIME[9] => LessThan4.IN7
UV_OFF_TIME[10] => LessThan4.IN6
UV_OFF_TIME[11] => LessThan4.IN5
UV_OFF_TIME[12] => LessThan4.IN4
UV_OFF_TIME[13] => LessThan4.IN3
UV_OFF_TIME[14] => LessThan4.IN2
UV_OFF_TIME[15] => LessThan4.IN1
UV_over_coor[0] => Add4.IN64
UV_over_coor[1] => Add4.IN63
UV_over_coor[2] => Add4.IN62
UV_over_coor[3] => Add4.IN61
UV_over_coor[4] => Add4.IN60
UV_over_coor[5] => Add4.IN59
UV_over_coor[6] => Add4.IN58
UV_over_coor[7] => Add4.IN57
UV_over_coor[8] => Add4.IN56
UV_over_coor[9] => Add4.IN55
UV_over_coor[10] => Add4.IN54
UV_over_coor[11] => Add4.IN53
UV_over_coor[12] => Add4.IN52
UV_over_coor[13] => Add4.IN51
UV_over_coor[14] => Add4.IN50
UV_over_coor[15] => Add4.IN49
UV_over_coor[16] => Add4.IN48
UV_over_coor[17] => Add4.IN47
UV_over_coor[18] => Add4.IN46
UV_over_coor[19] => Add4.IN45
UV_over_coor[20] => Add4.IN44
UV_over_coor[21] => Add4.IN43
UV_over_coor[22] => Add4.IN42
UV_over_coor[23] => Add4.IN41
UV_over_coor[24] => Add4.IN40
UV_over_coor[25] => Add4.IN39
UV_over_coor[26] => Add4.IN38
UV_over_coor[27] => Add4.IN37
UV_over_coor[28] => Add4.IN36
UV_over_coor[29] => Add4.IN35
UV_over_coor[30] => Add4.IN34
UV_over_coor[31] => Add4.IN33
dianyan_on_coor[0] => LessThan5.IN64
dianyan_on_coor[0] => Equal7.IN63
dianyan_on_coor[1] => LessThan5.IN63
dianyan_on_coor[1] => Equal7.IN62
dianyan_on_coor[2] => LessThan5.IN62
dianyan_on_coor[2] => Equal7.IN61
dianyan_on_coor[3] => LessThan5.IN61
dianyan_on_coor[3] => Equal7.IN60
dianyan_on_coor[4] => LessThan5.IN60
dianyan_on_coor[4] => Equal7.IN59
dianyan_on_coor[5] => LessThan5.IN59
dianyan_on_coor[5] => Equal7.IN58
dianyan_on_coor[6] => LessThan5.IN58
dianyan_on_coor[6] => Equal7.IN57
dianyan_on_coor[7] => LessThan5.IN57
dianyan_on_coor[7] => Equal7.IN56
dianyan_on_coor[8] => LessThan5.IN56
dianyan_on_coor[8] => Equal7.IN55
dianyan_on_coor[9] => LessThan5.IN55
dianyan_on_coor[9] => Equal7.IN54
dianyan_on_coor[10] => LessThan5.IN54
dianyan_on_coor[10] => Equal7.IN53
dianyan_on_coor[11] => LessThan5.IN53
dianyan_on_coor[11] => Equal7.IN52
dianyan_on_coor[12] => LessThan5.IN52
dianyan_on_coor[12] => Equal7.IN51
dianyan_on_coor[13] => LessThan5.IN51
dianyan_on_coor[13] => Equal7.IN50
dianyan_on_coor[14] => LessThan5.IN50
dianyan_on_coor[14] => Equal7.IN49
dianyan_on_coor[15] => LessThan5.IN49
dianyan_on_coor[15] => Equal7.IN48
dianyan_on_coor[16] => LessThan5.IN48
dianyan_on_coor[16] => Equal7.IN47
dianyan_on_coor[17] => LessThan5.IN47
dianyan_on_coor[17] => Equal7.IN46
dianyan_on_coor[18] => LessThan5.IN46
dianyan_on_coor[18] => Equal7.IN45
dianyan_on_coor[19] => LessThan5.IN45
dianyan_on_coor[19] => Equal7.IN44
dianyan_on_coor[20] => LessThan5.IN44
dianyan_on_coor[20] => Equal7.IN43
dianyan_on_coor[21] => LessThan5.IN43
dianyan_on_coor[21] => Equal7.IN42
dianyan_on_coor[22] => LessThan5.IN42
dianyan_on_coor[22] => Equal7.IN41
dianyan_on_coor[23] => LessThan5.IN41
dianyan_on_coor[23] => Equal7.IN40
dianyan_on_coor[24] => LessThan5.IN40
dianyan_on_coor[24] => Equal7.IN39
dianyan_on_coor[25] => LessThan5.IN39
dianyan_on_coor[25] => Equal7.IN38
dianyan_on_coor[26] => LessThan5.IN38
dianyan_on_coor[26] => Equal7.IN37
dianyan_on_coor[27] => LessThan5.IN37
dianyan_on_coor[27] => Equal7.IN36
dianyan_on_coor[28] => LessThan5.IN36
dianyan_on_coor[28] => Equal7.IN35
dianyan_on_coor[29] => LessThan5.IN35
dianyan_on_coor[29] => Equal7.IN34
dianyan_on_coor[30] => LessThan5.IN34
dianyan_on_coor[30] => Equal7.IN33
dianyan_on_coor[31] => LessThan5.IN33
dianyan_on_coor[31] => Equal7.IN32
dianyan_off_coor[0] => LessThan6.IN64
dianyan_off_coor[1] => LessThan6.IN63
dianyan_off_coor[2] => LessThan6.IN62
dianyan_off_coor[3] => LessThan6.IN61
dianyan_off_coor[4] => LessThan6.IN60
dianyan_off_coor[5] => LessThan6.IN59
dianyan_off_coor[6] => LessThan6.IN58
dianyan_off_coor[7] => LessThan6.IN57
dianyan_off_coor[8] => LessThan6.IN56
dianyan_off_coor[9] => LessThan6.IN55
dianyan_off_coor[10] => LessThan6.IN54
dianyan_off_coor[11] => LessThan6.IN53
dianyan_off_coor[12] => LessThan6.IN52
dianyan_off_coor[13] => LessThan6.IN51
dianyan_off_coor[14] => LessThan6.IN50
dianyan_off_coor[15] => LessThan6.IN49
dianyan_off_coor[16] => LessThan6.IN48
dianyan_off_coor[17] => LessThan6.IN47
dianyan_off_coor[18] => LessThan6.IN46
dianyan_off_coor[19] => LessThan6.IN45
dianyan_off_coor[20] => LessThan6.IN44
dianyan_off_coor[21] => LessThan6.IN43
dianyan_off_coor[22] => LessThan6.IN42
dianyan_off_coor[23] => LessThan6.IN41
dianyan_off_coor[24] => LessThan6.IN40
dianyan_off_coor[25] => LessThan6.IN39
dianyan_off_coor[26] => LessThan6.IN38
dianyan_off_coor[27] => LessThan6.IN37
dianyan_off_coor[28] => LessThan6.IN36
dianyan_off_coor[29] => LessThan6.IN35
dianyan_off_coor[30] => LessThan6.IN34
dianyan_off_coor[31] => LessThan6.IN33
terrace_eye_coor[0] => LessThan9.IN64
terrace_eye_coor[1] => LessThan9.IN63
terrace_eye_coor[2] => LessThan9.IN62
terrace_eye_coor[3] => LessThan9.IN61
terrace_eye_coor[4] => LessThan9.IN60
terrace_eye_coor[5] => LessThan9.IN59
terrace_eye_coor[6] => LessThan9.IN58
terrace_eye_coor[7] => LessThan9.IN57
terrace_eye_coor[8] => LessThan9.IN56
terrace_eye_coor[9] => LessThan9.IN55
terrace_eye_coor[10] => LessThan9.IN54
terrace_eye_coor[11] => LessThan9.IN53
terrace_eye_coor[12] => LessThan9.IN52
terrace_eye_coor[13] => LessThan9.IN51
terrace_eye_coor[14] => LessThan9.IN50
terrace_eye_coor[15] => LessThan9.IN49
terrace_eye_coor[16] => LessThan9.IN48
terrace_eye_coor[17] => LessThan9.IN47
terrace_eye_coor[18] => LessThan9.IN46
terrace_eye_coor[19] => LessThan9.IN45
terrace_eye_coor[20] => LessThan9.IN44
terrace_eye_coor[21] => LessThan9.IN43
terrace_eye_coor[22] => LessThan9.IN42
terrace_eye_coor[23] => LessThan9.IN41
terrace_eye_coor[24] => LessThan9.IN40
terrace_eye_coor[25] => LessThan9.IN39
terrace_eye_coor[26] => LessThan9.IN38
terrace_eye_coor[27] => LessThan9.IN37
terrace_eye_coor[28] => LessThan9.IN36
terrace_eye_coor[29] => LessThan9.IN35
terrace_eye_coor[30] => LessThan9.IN34
terrace_eye_coor[31] => LessThan9.IN33
terrace_front_do_coor[0] => Add7.IN64
terrace_front_do_coor[1] => Add7.IN63
terrace_front_do_coor[2] => Add7.IN62
terrace_front_do_coor[3] => Add7.IN61
terrace_front_do_coor[4] => Add7.IN60
terrace_front_do_coor[5] => Add7.IN59
terrace_front_do_coor[6] => Add7.IN58
terrace_front_do_coor[7] => Add7.IN57
terrace_front_do_coor[8] => Add7.IN56
terrace_front_do_coor[9] => Add7.IN55
terrace_front_do_coor[10] => Add7.IN54
terrace_front_do_coor[11] => Add7.IN53
terrace_front_do_coor[12] => Add7.IN52
terrace_front_do_coor[13] => Add7.IN51
terrace_front_do_coor[14] => Add7.IN50
terrace_front_do_coor[15] => Add7.IN49
terrace_front_do_coor[16] => Add7.IN48
terrace_front_do_coor[17] => Add7.IN47
terrace_front_do_coor[18] => Add7.IN46
terrace_front_do_coor[19] => Add7.IN45
terrace_front_do_coor[20] => Add7.IN44
terrace_front_do_coor[21] => Add7.IN43
terrace_front_do_coor[22] => Add7.IN42
terrace_front_do_coor[23] => Add7.IN41
terrace_front_do_coor[24] => Add7.IN40
terrace_front_do_coor[25] => Add7.IN39
terrace_front_do_coor[26] => Add7.IN38
terrace_front_do_coor[27] => Add7.IN37
terrace_front_do_coor[28] => Add7.IN36
terrace_front_do_coor[29] => Add7.IN35
terrace_front_do_coor[30] => Add7.IN34
terrace_front_do_coor[31] => Add7.IN33
terrace_after_do_coor[0] => Add8.IN64
terrace_after_do_coor[1] => Add8.IN63
terrace_after_do_coor[2] => Add8.IN62
terrace_after_do_coor[3] => Add8.IN61
terrace_after_do_coor[4] => Add8.IN60
terrace_after_do_coor[5] => Add8.IN59
terrace_after_do_coor[6] => Add8.IN58
terrace_after_do_coor[7] => Add8.IN57
terrace_after_do_coor[8] => Add8.IN56
terrace_after_do_coor[9] => Add8.IN55
terrace_after_do_coor[10] => Add8.IN54
terrace_after_do_coor[11] => Add8.IN53
terrace_after_do_coor[12] => Add8.IN52
terrace_after_do_coor[13] => Add8.IN51
terrace_after_do_coor[14] => Add8.IN50
terrace_after_do_coor[15] => Add8.IN49
terrace_after_do_coor[16] => Add8.IN48
terrace_after_do_coor[17] => Add8.IN47
terrace_after_do_coor[18] => Add8.IN46
terrace_after_do_coor[19] => Add8.IN45
terrace_after_do_coor[20] => Add8.IN44
terrace_after_do_coor[21] => Add8.IN43
terrace_after_do_coor[22] => Add8.IN42
terrace_after_do_coor[23] => Add8.IN41
terrace_after_do_coor[24] => Add8.IN40
terrace_after_do_coor[25] => Add8.IN39
terrace_after_do_coor[26] => Add8.IN38
terrace_after_do_coor[27] => Add8.IN37
terrace_after_do_coor[28] => Add8.IN36
terrace_after_do_coor[29] => Add8.IN35
terrace_after_do_coor[30] => Add8.IN34
terrace_after_do_coor[31] => Add8.IN33
terrace_front_eye_coor[0] => Add6.IN64
terrace_front_eye_coor[1] => Add6.IN63
terrace_front_eye_coor[2] => Add6.IN62
terrace_front_eye_coor[3] => Add6.IN61
terrace_front_eye_coor[4] => Add6.IN60
terrace_front_eye_coor[5] => Add6.IN59
terrace_front_eye_coor[6] => Add6.IN58
terrace_front_eye_coor[7] => Add6.IN57
terrace_front_eye_coor[8] => Add6.IN56
terrace_front_eye_coor[9] => Add6.IN55
terrace_front_eye_coor[10] => Add6.IN54
terrace_front_eye_coor[11] => Add6.IN53
terrace_front_eye_coor[12] => Add6.IN52
terrace_front_eye_coor[13] => Add6.IN51
terrace_front_eye_coor[14] => Add6.IN50
terrace_front_eye_coor[15] => Add6.IN49
terrace_front_eye_coor[16] => Add6.IN48
terrace_front_eye_coor[17] => Add6.IN47
terrace_front_eye_coor[18] => Add6.IN46
terrace_front_eye_coor[19] => Add6.IN45
terrace_front_eye_coor[20] => Add6.IN44
terrace_front_eye_coor[21] => Add6.IN43
terrace_front_eye_coor[22] => Add6.IN42
terrace_front_eye_coor[23] => Add6.IN41
terrace_front_eye_coor[24] => Add6.IN40
terrace_front_eye_coor[25] => Add6.IN39
terrace_front_eye_coor[26] => Add6.IN38
terrace_front_eye_coor[27] => Add6.IN37
terrace_front_eye_coor[28] => Add6.IN36
terrace_front_eye_coor[29] => Add6.IN35
terrace_front_eye_coor[30] => Add6.IN34
terrace_front_eye_coor[31] => Add6.IN33
terrace_after_eye_coor[0] => Add9.IN64
terrace_after_eye_coor[1] => Add9.IN63
terrace_after_eye_coor[2] => Add9.IN62
terrace_after_eye_coor[3] => Add9.IN61
terrace_after_eye_coor[4] => Add9.IN60
terrace_after_eye_coor[5] => Add9.IN59
terrace_after_eye_coor[6] => Add9.IN58
terrace_after_eye_coor[7] => Add9.IN57
terrace_after_eye_coor[8] => Add9.IN56
terrace_after_eye_coor[9] => Add9.IN55
terrace_after_eye_coor[10] => Add9.IN54
terrace_after_eye_coor[11] => Add9.IN53
terrace_after_eye_coor[12] => Add9.IN52
terrace_after_eye_coor[13] => Add9.IN51
terrace_after_eye_coor[14] => Add9.IN50
terrace_after_eye_coor[15] => Add9.IN49
terrace_after_eye_coor[16] => Add9.IN48
terrace_after_eye_coor[17] => Add9.IN47
terrace_after_eye_coor[18] => Add9.IN46
terrace_after_eye_coor[19] => Add9.IN45
terrace_after_eye_coor[20] => Add9.IN44
terrace_after_eye_coor[21] => Add9.IN43
terrace_after_eye_coor[22] => Add9.IN42
terrace_after_eye_coor[23] => Add9.IN41
terrace_after_eye_coor[24] => Add9.IN40
terrace_after_eye_coor[25] => Add9.IN39
terrace_after_eye_coor[26] => Add9.IN38
terrace_after_eye_coor[27] => Add9.IN37
terrace_after_eye_coor[28] => Add9.IN36
terrace_after_eye_coor[29] => Add9.IN35
terrace_after_eye_coor[30] => Add9.IN34
terrace_after_eye_coor[31] => Add9.IN33
label_signal_1 <= label_signal_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
label_signal_2 <= label_signal_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_en <= dianyan_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_en1 <= dianyan_en1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dianyan_en2 <= dianyan_en2~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_en <= terrace_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_condition[0] <= control_condition[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_condition[1] <= control_condition[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_condition[2] <= control_condition[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_condition[3] <= control_condition[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UV_en <= UV_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
terrace_signal <= terrace_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1
Clk => Filter_Timer_cnt[0].CLK
Clk => Filter_Timer_cnt[1].CLK
Clk => Filter_Timer_cnt[2].CLK
Clk => Filter_Timer_cnt[3].CLK
Clk => Filter_Timer_cnt[4].CLK
Clk => Filter_Timer_cnt[5].CLK
Clk => Filter_Timer_cnt[6].CLK
Clk => Filter_Timer_cnt[7].CLK
Clk => Filter_Timer_cnt[8].CLK
Clk => Filter_Timer_cnt[9].CLK
Clk => Filter_Timer_cnt[10].CLK
Clk => Filter_Timer_cnt[11].CLK
Clk => Filter_Timer_cnt[12].CLK
Clk => Filter_Timer_cnt[13].CLK
Clk => Filter_Timer_cnt[14].CLK
Clk => Filter_Timer_cnt[15].CLK
Clk => Filter_Timer_cnt[16].CLK
Clk => Filter_Timer_cnt[17].CLK
Clk => Filter_Timer_cnt[18].CLK
Clk => Filter_Timer_cnt[19].CLK
Clk => Filter_Timer_cnt[20].CLK
Clk => Filter_Timer_cnt[21].CLK
Clk => Filter_Timer_cnt[22].CLK
Clk => Filter_Timer_cnt[23].CLK
Clk => Filter_Timer_cnt[24].CLK
Clk => Filter_Timer_cnt[25].CLK
Clk => Filter_Timer_cnt[26].CLK
Clk => Filter_Timer_cnt[27].CLK
Clk => Filter_Timer_cnt[28].CLK
Clk => Filter_Timer_cnt[29].CLK
Clk => Filter_Timer_cnt[30].CLK
Clk => Filter_Timer_cnt[31].CLK
Clk => code_out~reg0.CLK
Clk => ready~reg0.CLK
Filter_Timer[0] => LessThan0.IN32
Filter_Timer[1] => LessThan0.IN31
Filter_Timer[2] => LessThan0.IN30
Filter_Timer[3] => LessThan0.IN29
Filter_Timer[4] => LessThan0.IN28
Filter_Timer[5] => LessThan0.IN27
Filter_Timer[6] => LessThan0.IN26
Filter_Timer[7] => LessThan0.IN25
Filter_Timer[8] => LessThan0.IN24
Filter_Timer[9] => LessThan0.IN23
Filter_Timer[10] => LessThan0.IN22
Filter_Timer[11] => LessThan0.IN21
Filter_Timer[12] => LessThan0.IN20
Filter_Timer[13] => LessThan0.IN19
Filter_Timer[14] => LessThan0.IN18
Filter_Timer[15] => LessThan0.IN17
Filter_Timer[16] => LessThan0.IN16
Filter_Timer[17] => LessThan0.IN15
Filter_Timer[18] => LessThan0.IN14
Filter_Timer[19] => LessThan0.IN13
Filter_Timer[20] => LessThan0.IN12
Filter_Timer[21] => LessThan0.IN11
Filter_Timer[22] => LessThan0.IN10
Filter_Timer[23] => LessThan0.IN9
Filter_Timer[24] => LessThan0.IN8
Filter_Timer[25] => LessThan0.IN7
Filter_Timer[26] => LessThan0.IN6
Filter_Timer[27] => LessThan0.IN5
Filter_Timer[28] => LessThan0.IN4
Filter_Timer[29] => LessThan0.IN3
Filter_Timer[30] => LessThan0.IN2
Filter_Timer[31] => LessThan0.IN1
code_in => always0.IN1
code_in => code_out.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_out <= code_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2
Clk => Filter_Timer_cnt[0].CLK
Clk => Filter_Timer_cnt[1].CLK
Clk => Filter_Timer_cnt[2].CLK
Clk => Filter_Timer_cnt[3].CLK
Clk => Filter_Timer_cnt[4].CLK
Clk => Filter_Timer_cnt[5].CLK
Clk => Filter_Timer_cnt[6].CLK
Clk => Filter_Timer_cnt[7].CLK
Clk => Filter_Timer_cnt[8].CLK
Clk => Filter_Timer_cnt[9].CLK
Clk => Filter_Timer_cnt[10].CLK
Clk => Filter_Timer_cnt[11].CLK
Clk => Filter_Timer_cnt[12].CLK
Clk => Filter_Timer_cnt[13].CLK
Clk => Filter_Timer_cnt[14].CLK
Clk => Filter_Timer_cnt[15].CLK
Clk => Filter_Timer_cnt[16].CLK
Clk => Filter_Timer_cnt[17].CLK
Clk => Filter_Timer_cnt[18].CLK
Clk => Filter_Timer_cnt[19].CLK
Clk => Filter_Timer_cnt[20].CLK
Clk => Filter_Timer_cnt[21].CLK
Clk => Filter_Timer_cnt[22].CLK
Clk => Filter_Timer_cnt[23].CLK
Clk => Filter_Timer_cnt[24].CLK
Clk => Filter_Timer_cnt[25].CLK
Clk => Filter_Timer_cnt[26].CLK
Clk => Filter_Timer_cnt[27].CLK
Clk => Filter_Timer_cnt[28].CLK
Clk => Filter_Timer_cnt[29].CLK
Clk => Filter_Timer_cnt[30].CLK
Clk => Filter_Timer_cnt[31].CLK
Clk => code_out~reg0.CLK
Clk => ready~reg0.CLK
Filter_Timer[0] => LessThan0.IN32
Filter_Timer[1] => LessThan0.IN31
Filter_Timer[2] => LessThan0.IN30
Filter_Timer[3] => LessThan0.IN29
Filter_Timer[4] => LessThan0.IN28
Filter_Timer[5] => LessThan0.IN27
Filter_Timer[6] => LessThan0.IN26
Filter_Timer[7] => LessThan0.IN25
Filter_Timer[8] => LessThan0.IN24
Filter_Timer[9] => LessThan0.IN23
Filter_Timer[10] => LessThan0.IN22
Filter_Timer[11] => LessThan0.IN21
Filter_Timer[12] => LessThan0.IN20
Filter_Timer[13] => LessThan0.IN19
Filter_Timer[14] => LessThan0.IN18
Filter_Timer[15] => LessThan0.IN17
Filter_Timer[16] => LessThan0.IN16
Filter_Timer[17] => LessThan0.IN15
Filter_Timer[18] => LessThan0.IN14
Filter_Timer[19] => LessThan0.IN13
Filter_Timer[20] => LessThan0.IN12
Filter_Timer[21] => LessThan0.IN11
Filter_Timer[22] => LessThan0.IN10
Filter_Timer[23] => LessThan0.IN9
Filter_Timer[24] => LessThan0.IN8
Filter_Timer[25] => LessThan0.IN7
Filter_Timer[26] => LessThan0.IN6
Filter_Timer[27] => LessThan0.IN5
Filter_Timer[28] => LessThan0.IN4
Filter_Timer[29] => LessThan0.IN3
Filter_Timer[30] => LessThan0.IN2
Filter_Timer[31] => LessThan0.IN1
code_in => always0.IN1
code_in => code_out.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_out <= code_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3
Clk => Filter_Timer_cnt[0].CLK
Clk => Filter_Timer_cnt[1].CLK
Clk => Filter_Timer_cnt[2].CLK
Clk => Filter_Timer_cnt[3].CLK
Clk => Filter_Timer_cnt[4].CLK
Clk => Filter_Timer_cnt[5].CLK
Clk => Filter_Timer_cnt[6].CLK
Clk => Filter_Timer_cnt[7].CLK
Clk => Filter_Timer_cnt[8].CLK
Clk => Filter_Timer_cnt[9].CLK
Clk => Filter_Timer_cnt[10].CLK
Clk => Filter_Timer_cnt[11].CLK
Clk => Filter_Timer_cnt[12].CLK
Clk => Filter_Timer_cnt[13].CLK
Clk => Filter_Timer_cnt[14].CLK
Clk => Filter_Timer_cnt[15].CLK
Clk => Filter_Timer_cnt[16].CLK
Clk => Filter_Timer_cnt[17].CLK
Clk => Filter_Timer_cnt[18].CLK
Clk => Filter_Timer_cnt[19].CLK
Clk => Filter_Timer_cnt[20].CLK
Clk => Filter_Timer_cnt[21].CLK
Clk => Filter_Timer_cnt[22].CLK
Clk => Filter_Timer_cnt[23].CLK
Clk => Filter_Timer_cnt[24].CLK
Clk => Filter_Timer_cnt[25].CLK
Clk => Filter_Timer_cnt[26].CLK
Clk => Filter_Timer_cnt[27].CLK
Clk => Filter_Timer_cnt[28].CLK
Clk => Filter_Timer_cnt[29].CLK
Clk => Filter_Timer_cnt[30].CLK
Clk => Filter_Timer_cnt[31].CLK
Clk => code_out~reg0.CLK
Clk => ready~reg0.CLK
Filter_Timer[0] => LessThan0.IN32
Filter_Timer[1] => LessThan0.IN31
Filter_Timer[2] => LessThan0.IN30
Filter_Timer[3] => LessThan0.IN29
Filter_Timer[4] => LessThan0.IN28
Filter_Timer[5] => LessThan0.IN27
Filter_Timer[6] => LessThan0.IN26
Filter_Timer[7] => LessThan0.IN25
Filter_Timer[8] => LessThan0.IN24
Filter_Timer[9] => LessThan0.IN23
Filter_Timer[10] => LessThan0.IN22
Filter_Timer[11] => LessThan0.IN21
Filter_Timer[12] => LessThan0.IN20
Filter_Timer[13] => LessThan0.IN19
Filter_Timer[14] => LessThan0.IN18
Filter_Timer[15] => LessThan0.IN17
Filter_Timer[16] => LessThan0.IN16
Filter_Timer[17] => LessThan0.IN15
Filter_Timer[18] => LessThan0.IN14
Filter_Timer[19] => LessThan0.IN13
Filter_Timer[20] => LessThan0.IN12
Filter_Timer[21] => LessThan0.IN11
Filter_Timer[22] => LessThan0.IN10
Filter_Timer[23] => LessThan0.IN9
Filter_Timer[24] => LessThan0.IN8
Filter_Timer[25] => LessThan0.IN7
Filter_Timer[26] => LessThan0.IN6
Filter_Timer[27] => LessThan0.IN5
Filter_Timer[28] => LessThan0.IN4
Filter_Timer[29] => LessThan0.IN3
Filter_Timer[30] => LessThan0.IN2
Filter_Timer[31] => LessThan0.IN1
code_in => always0.IN1
code_in => code_out.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_out <= code_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


