0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_i2c.sv,1734698603,systemVerilog,,,,tb_i2c,,uvm,,,,,,
D:/GitHub/verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv,1734699057,systemVerilog,,D:/GitHub/verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_i2c.sv,,I2C_Master;MASTER;edge_detector;manual_clk,,uvm,,,,,,
