library ieee;
use ieee.std_logic_1164.all;

entity word_subBytes is
	port(
	
	);
end entity;

architecture rlt of word_subBytes is 

begin


end rtl;