Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 19 04:24:39 2023
| Host         : boon running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ahd_6463_risc_v_timing_summary_routed.rpt -pb ahd_6463_risc_v_timing_summary_routed.pb -rpx ahd_6463_risc_v_timing_summary_routed.rpx -warn_on_violation
| Design       : ahd_6463_risc_v
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  256         
TIMING-18  Warning   Missing input or output delay                              17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.554        0.000                      0                14030        0.078        0.000                      0                14030        3.950        0.000                       0                  2525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.554        0.000                      0                14030        0.078        0.000                      0                14030        3.950        0.000                       0                  2525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.795ns (24.418%)  route 5.556ns (75.582%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.284     5.746    MEM_INST/memory_cell_reg_0_255_23_23/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.843 r  MEM_INST/memory_cell_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.843    MEM_INST/memory_cell_reg_0_255_23_23/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.182     6.025 r  MEM_INST/memory_cell_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000     6.025    MEM_INST/memory_cell_reg_0_255_23_23/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.075     6.100 r  MEM_INST/memory_cell_reg_0_255_23_23/F8/O
                         net (fo=13, routed)          0.716     6.816    MEM_INST/instr_addr_MEM_reg[9]_3
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.246     7.062 r  MEM_INST/OP_INSTR[23]_i_1/O
                         net (fo=93, routed)          1.376     8.438    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[3]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.263     8.701 r  REG_FILE_INST/dst1_input_REG[25]_i_15/O
                         net (fo=4, routed)           1.100     9.801    REG_FILE_INST/dst1_input_REG[25]_i_15_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.234    10.035 r  REG_FILE_INST/dst1_input_REG[25]_i_9/O
                         net (fo=2, routed)           0.606    10.640    REG_FILE_INST/dst1_input_REG[25]_i_9_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.097    10.737 r  REG_FILE_INST/dst1_input_REG[24]_i_5/O
                         net (fo=1, routed)           0.475    11.212    REG_FILE_INST/dst1_input_REG[24]_i_5_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.097    11.309 r  REG_FILE_INST/dst1_input_REG[24]_i_2/O
                         net (fo=1, routed)           0.000    11.309    REG_FILE_INST/dst1_input_REG[24]_i_2_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.163    11.472 r  REG_FILE_INST/dst1_input_REG_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    11.472    REG_FILE_INST_n_6
    SLICE_X11Y53         FDRE                                         r  dst1_input_REG_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.125    13.852    clk_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  dst1_input_REG_reg[24]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.057    14.027    dst1_input_REG_reg[24]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.053ns (27.993%)  route 5.281ns (72.007%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[3]/Q
                         net (fo=128, routed)         1.181     5.644    MEM_INST/memory_cell_reg_0_255_31_31/A1
    SLICE_X6Y44          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.097     5.741 r  MEM_INST/memory_cell_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.741    MEM_INST/memory_cell_reg_0_255_31_31/OD
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.182     5.923 r  MEM_INST/memory_cell_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     5.923    MEM_INST/memory_cell_reg_0_255_31_31/O0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.075     5.998 r  MEM_INST/memory_cell_reg_0_255_31_31/F8/O
                         net (fo=25, routed)          0.880     6.877    MEM_INST/instr_addr_MEM_reg[9]_11
    SLICE_X32Y43         LUT4 (Prop_lut4_I1_O)        0.238     7.115 r  MEM_INST/OP_INSTR[31]_i_2/O
                         net (fo=10, routed)          1.036     8.151    MEM_INST/instr_addr_MEM_reg[11]_4
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.239     8.390 r  MEM_INST/dst1_input_REG[0]_i_132/O
                         net (fo=1, routed)           0.000     8.390    REG_FILE_INST/dst1_input_REG_reg[0]_i_59_0[1]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.802 r  REG_FILE_INST/dst1_input_REG_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.802    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.891 r  REG_FILE_INST/dst1_input_REG_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.892    REG_FILE_INST/dst1_input_REG_reg[0]_i_59_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.981 r  REG_FILE_INST/dst1_input_REG_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.986     9.968    REG_FILE_INST/dst1_input_REG_reg[0]_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.097    10.065 f  REG_FILE_INST/dst1_input_REG[0]_i_17/O
                         net (fo=1, routed)           0.506    10.570    REG_FILE_INST/dst1_input_REG[0]_i_17_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.097    10.667 r  REG_FILE_INST/dst1_input_REG[0]_i_5/O
                         net (fo=1, routed)           0.691    11.358    REG_FILE_INST/dst1_input_REG[0]_i_5_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I3_O)        0.097    11.455 r  REG_FILE_INST/dst1_input_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    11.455    REG_FILE_INST_n_2
    SLICE_X11Y40         FDRE                                         r  dst1_input_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.141    13.867    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  dst1_input_REG_reg[0]/C
                         clock pessimism              0.213    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.032    14.077    dst1_input_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 1.813ns (25.151%)  route 5.395ns (74.849%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.284     5.746    MEM_INST/memory_cell_reg_0_255_23_23/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.843 r  MEM_INST/memory_cell_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.843    MEM_INST/memory_cell_reg_0_255_23_23/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.182     6.025 r  MEM_INST/memory_cell_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000     6.025    MEM_INST/memory_cell_reg_0_255_23_23/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.075     6.100 r  MEM_INST/memory_cell_reg_0_255_23_23/F8/O
                         net (fo=13, routed)          0.716     6.816    MEM_INST/instr_addr_MEM_reg[9]_3
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.246     7.062 r  MEM_INST/OP_INSTR[23]_i_1/O
                         net (fo=93, routed)          1.376     8.438    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[3]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.263     8.701 r  REG_FILE_INST/dst1_input_REG[25]_i_15/O
                         net (fo=4, routed)           1.100     9.801    REG_FILE_INST/dst1_input_REG[25]_i_15_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.234    10.035 r  REG_FILE_INST/dst1_input_REG[25]_i_9/O
                         net (fo=2, routed)           0.424    10.459    REG_FILE_INST/dst1_input_REG[25]_i_9_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.097    10.556 r  REG_FILE_INST/dst1_input_REG[25]_i_5/O
                         net (fo=1, routed)           0.495    11.051    REG_FILE_INST/dst1_input_REG[25]_i_5_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.097    11.148 r  REG_FILE_INST/dst1_input_REG[25]_i_2/O
                         net (fo=1, routed)           0.000    11.148    REG_FILE_INST/dst1_input_REG[25]_i_2_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.181    11.329 r  REG_FILE_INST/dst1_input_REG_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    11.329    REG_FILE_INST_n_5
    SLICE_X11Y53         FDRE                                         r  dst1_input_REG_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.125    13.852    clk_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  dst1_input_REG_reg[25]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.057    14.027    dst1_input_REG_reg[25]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 1.476ns (20.629%)  route 5.679ns (79.371%))
  Logic Levels:           9  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.234     5.696    MEM_INST/memory_cell_reg_0_255_22_22/A0
    SLICE_X2Y37          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.793 r  MEM_INST/memory_cell_reg_0_255_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.793    MEM_INST/memory_cell_reg_0_255_22_22/OD
    SLICE_X2Y37          MUXF7 (Prop_muxf7_I0_O)      0.182     5.975 r  MEM_INST/memory_cell_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000     5.975    MEM_INST/memory_cell_reg_0_255_22_22/O0
    SLICE_X2Y37          MUXF8 (Prop_muxf8_I0_O)      0.075     6.050 r  MEM_INST/memory_cell_reg_0_255_22_22/F8/O
                         net (fo=3, routed)           0.753     6.803    MEM_INST/instr_addr_MEM_reg[9]_2
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.230     7.033 r  MEM_INST/OP_INSTR[22]_i_1/O
                         net (fo=99, routed)          1.802     8.835    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.097     8.932 r  REG_FILE_INST/dst1_input_REG[22]_i_25/O
                         net (fo=1, routed)           0.826     9.758    REG_FILE_INST/dst1_input_REG[22]_i_25_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.097     9.855 r  REG_FILE_INST/dst1_input_REG[22]_i_15/O
                         net (fo=1, routed)           0.665    10.519    MEM_INST/dst1_input_REG[22]_i_2_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I3_O)        0.097    10.616 f  MEM_INST/dst1_input_REG[22]_i_6/O
                         net (fo=1, routed)           0.400    11.016    MEM_DATA/dst1_input_REG_reg[22]_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I4_O)        0.097    11.113 r  MEM_DATA/dst1_input_REG[22]_i_2/O
                         net (fo=1, routed)           0.000    11.113    MEM_DATA/dst1_input_REG[22]_i_2_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I0_O)      0.163    11.276 r  MEM_DATA/dst1_input_REG_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    11.276    MEM_DATA_n_14
    SLICE_X13Y53         FDRE                                         r  dst1_input_REG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.124    13.851    clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  dst1_input_REG_reg[22]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.057    14.026    dst1_input_REG_reg[22]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.731ns (24.530%)  route 5.324ns (75.470%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.116     5.578    MEM_INST/memory_cell_reg_0_255_20_20/A0
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204     5.782 r  MEM_INST/memory_cell_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     5.782    MEM_INST/memory_cell_reg_0_255_20_20/OA
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I1_O)      0.160     5.942 r  MEM_INST/memory_cell_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     5.942    MEM_INST/memory_cell_reg_0_255_20_20/O1
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I1_O)      0.067     6.009 r  MEM_INST/memory_cell_reg_0_255_20_20/F8/O
                         net (fo=4, routed)           0.486     6.495    MEM_INST/instr_addr_MEM_reg[9]_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.247     6.742 r  MEM_INST/OP_INSTR[20]_i_1/O
                         net (fo=15, routed)          1.313     8.056    MEM_INST/instr_addr_MEM_reg[11]_10
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.240     8.296 r  MEM_INST/dst1_input_REG[10]_i_17/O
                         net (fo=28, routed)          1.550     9.846    MEM_INST/opfunc_reg[1]_1
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.097     9.943 f  MEM_INST/dst1_input_REG[27]_i_13/O
                         net (fo=1, routed)           0.381    10.324    REG_FILE_INST/dst1_input_REG[27]_i_3_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.097    10.421 r  REG_FILE_INST/dst1_input_REG[27]_i_6/O
                         net (fo=1, routed)           0.477    10.898    REG_FILE_INST/dst1_input_REG[27]_i_6_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I3_O)        0.097    10.995 r  REG_FILE_INST/dst1_input_REG[27]_i_3/O
                         net (fo=1, routed)           0.000    10.995    REG_FILE_INST/dst1_input_REG[27]_i_3_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I0_O)      0.181    11.176 r  REG_FILE_INST/dst1_input_REG_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    11.176    REG_FILE_INST_n_3
    SLICE_X9Y51          FDRE                                         r  dst1_input_REG_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.124    13.851    clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  dst1_input_REG_reg[27]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.057    14.026    dst1_input_REG_reg[27]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.789ns (25.524%)  route 5.220ns (74.476%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.197     5.659    MEM_INST/memory_cell_reg_0_255_24_24/A0
    SLICE_X2Y35          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.756 r  MEM_INST/memory_cell_reg_0_255_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.756    MEM_INST/memory_cell_reg_0_255_24_24/OD
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I0_O)      0.182     5.938 r  MEM_INST/memory_cell_reg_0_255_24_24/F7.B/O
                         net (fo=1, routed)           0.000     5.938    MEM_INST/memory_cell_reg_0_255_24_24/O0
    SLICE_X2Y35          MUXF8 (Prop_muxf8_I0_O)      0.075     6.013 r  MEM_INST/memory_cell_reg_0_255_24_24/F8/O
                         net (fo=44, routed)          0.655     6.668    MEM_INST/instr_addr_MEM_reg[9]_4
    SLICE_X3Y43          LUT4 (Prop_lut4_I1_O)        0.247     6.915 r  MEM_INST/OP_INSTR[24]_i_1/O
                         net (fo=81, routed)          1.329     8.244    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[4]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.256     8.500 r  REG_FILE_INST/dst1_input_REG[24]_i_15/O
                         net (fo=4, routed)           0.931     9.431    REG_FILE_INST/dst1_input_REG[24]_i_15_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.234     9.665 r  REG_FILE_INST/dst1_input_REG[20]_i_13/O
                         net (fo=2, routed)           0.792    10.457    MEM_INST/dst1_input_REG[19]_i_2_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.097    10.554 f  MEM_INST/dst1_input_REG[19]_i_6/O
                         net (fo=1, routed)           0.316    10.870    MEM_DATA/dst1_input_REG_reg[19]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I4_O)        0.097    10.967 r  MEM_DATA/dst1_input_REG[19]_i_2/O
                         net (fo=1, routed)           0.000    10.967    MEM_DATA/dst1_input_REG[19]_i_2_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I0_O)      0.163    11.130 r  MEM_DATA/dst1_input_REG_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    11.130    MEM_DATA_n_16
    SLICE_X28Y51         FDRE                                         r  dst1_input_REG_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.122    13.849    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  dst1_input_REG_reg[19]/C
                         clock pessimism              0.153    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.057    14.024    dst1_input_REG_reg[19]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.791ns (25.343%)  route 5.276ns (74.657%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.284     5.746    MEM_INST/memory_cell_reg_0_255_23_23/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.843 r  MEM_INST/memory_cell_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.843    MEM_INST/memory_cell_reg_0_255_23_23/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.182     6.025 r  MEM_INST/memory_cell_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000     6.025    MEM_INST/memory_cell_reg_0_255_23_23/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.075     6.100 r  MEM_INST/memory_cell_reg_0_255_23_23/F8/O
                         net (fo=13, routed)          0.716     6.816    MEM_INST/instr_addr_MEM_reg[9]_3
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.246     7.062 r  MEM_INST/OP_INSTR[23]_i_1/O
                         net (fo=93, routed)          1.349     8.411    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[3]
    SLICE_X32Y50         LUT4 (Prop_lut4_I1_O)        0.261     8.672 r  REG_FILE_INST/dst1_input_REG[14]_i_20/O
                         net (fo=5, routed)           0.631     9.302    REG_FILE_INST/out_buf_1_reg[26]_1
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.239     9.541 f  REG_FILE_INST/dst1_input_REG[16]_i_11/O
                         net (fo=1, routed)           0.411     9.952    REG_FILE_INST/dst1_input_REG[16]_i_11_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097    10.049 r  REG_FILE_INST/dst1_input_REG[16]_i_6/O
                         net (fo=1, routed)           0.886    10.935    REG_FILE_INST/dst1_input_REG[16]_i_6_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.032 r  REG_FILE_INST/dst1_input_REG[16]_i_2/O
                         net (fo=1, routed)           0.000    11.032    REG_FILE_INST/dst1_input_REG[16]_i_2_n_0
    SLICE_X10Y49         MUXF7 (Prop_muxf7_I0_O)      0.156    11.188 r  REG_FILE_INST/dst1_input_REG_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    11.188    REG_FILE_INST_n_10
    SLICE_X10Y49         FDRE                                         r  dst1_input_REG_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.142    13.868    clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  dst1_input_REG_reg[16]/C
                         clock pessimism              0.213    14.081    
                         clock uncertainty           -0.035    14.046    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.096    14.142    dst1_input_REG_reg[16]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 data_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.152ns (16.720%)  route 5.737ns (83.281%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  data_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  data_addr_MEM_reg[2]/Q
                         net (fo=170, routed)         3.513     7.975    MEM_DATA/memory_cell_reg_1536_1791_30_30/A0
    SLICE_X8Y72          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.160     8.135 r  MEM_DATA/memory_cell_reg_1536_1791_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.135    MEM_DATA/memory_cell_reg_1536_1791_30_30/OA
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.160     8.295 r  MEM_DATA/memory_cell_reg_1536_1791_30_30/F7.A/O
                         net (fo=1, routed)           0.000     8.295    MEM_DATA/memory_cell_reg_1536_1791_30_30/O1
    SLICE_X8Y72          MUXF8 (Prop_muxf8_I1_O)      0.067     8.362 r  MEM_DATA/memory_cell_reg_1536_1791_30_30/F8/O
                         net (fo=1, routed)           0.922     9.284    MEM_DATA/memory_cell_reg_1536_1791_30_30_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.230     9.514 r  MEM_DATA/dst1_input_REG[30]_i_11/O
                         net (fo=1, routed)           0.287     9.801    MEM_DATA/dst1_input_REG[30]_i_11_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.097     9.898 f  MEM_DATA/dst1_input_REG[30]_i_3/O
                         net (fo=1, routed)           1.015    10.913    REG_FILE_INST/dst1_input_REG_reg[30]_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.097    11.010 r  REG_FILE_INST/dst1_input_REG[30]_i_1/O
                         net (fo=1, routed)           0.000    11.010    REG_FILE_INST_n_0
    SLICE_X5Y54          FDRE                                         r  dst1_input_REG_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.184    13.911    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  dst1_input_REG_reg[30]/C
                         clock pessimism              0.153    14.064    
                         clock uncertainty           -0.035    14.029    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.033    14.062    dst1_input_REG_reg[30]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.479ns (21.396%)  route 5.433ns (78.604%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.284     5.746    MEM_INST/memory_cell_reg_0_255_23_23/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.843 r  MEM_INST/memory_cell_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.843    MEM_INST/memory_cell_reg_0_255_23_23/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.182     6.025 r  MEM_INST/memory_cell_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000     6.025    MEM_INST/memory_cell_reg_0_255_23_23/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.075     6.100 r  MEM_INST/memory_cell_reg_0_255_23_23/F8/O
                         net (fo=13, routed)          0.716     6.816    MEM_INST/instr_addr_MEM_reg[9]_3
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.246     7.062 r  MEM_INST/OP_INSTR[23]_i_1/O
                         net (fo=93, routed)          1.479     8.541    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[3]
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.247     8.788 r  REG_FILE_INST/dst1_input_REG[14]_i_19/O
                         net (fo=5, routed)           0.622     9.410    REG_FILE_INST/out_buf_1_reg[22]_1
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.097     9.507 r  REG_FILE_INST/dst1_input_REG[8]_i_14/O
                         net (fo=2, routed)           0.786    10.293    MEM_INST/dst1_input_REG_reg[8]_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.097    10.390 r  MEM_INST/dst1_input_REG[8]_i_6/O
                         net (fo=1, routed)           0.546    10.936    MEM_INST/dst1_input_REG[8]_i_6_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I5_O)        0.097    11.033 r  MEM_INST/dst1_input_REG[8]_i_1/O
                         net (fo=1, routed)           0.000    11.033    MEM_INST_n_152
    SLICE_X15Y39         FDRE                                         r  dst1_input_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.139    13.865    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  dst1_input_REG_reg[8]/C
                         clock pessimism              0.230    14.095    
                         clock uncertainty           -0.035    14.060    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.030    14.090    dst1_input_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 instr_addr_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst1_input_REG_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 1.818ns (26.318%)  route 5.090ns (73.682%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.242     4.121    clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  instr_addr_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.341     4.462 r  instr_addr_MEM_reg[2]/Q
                         net (fo=128, routed)         1.284     5.746    MEM_INST/memory_cell_reg_0_255_23_23/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     5.843 r  MEM_INST/memory_cell_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.843    MEM_INST/memory_cell_reg_0_255_23_23/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.182     6.025 r  MEM_INST/memory_cell_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000     6.025    MEM_INST/memory_cell_reg_0_255_23_23/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.075     6.100 r  MEM_INST/memory_cell_reg_0_255_23_23/F8/O
                         net (fo=13, routed)          0.716     6.816    MEM_INST/instr_addr_MEM_reg[9]_3
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.246     7.062 r  MEM_INST/OP_INSTR[23]_i_1/O
                         net (fo=93, routed)          1.312     8.374    REG_FILE_INST/dst1_input_REG_reg[0]_i_91_0[3]
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.263     8.637 r  REG_FILE_INST/dst1_input_REG[23]_i_20/O
                         net (fo=5, routed)           0.536     9.173    REG_FILE_INST/out_buf_1_reg[0]_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.239     9.412 r  REG_FILE_INST/dst1_input_REG[18]_i_13/O
                         net (fo=1, routed)           0.559     9.971    REG_FILE_INST/dst1_input_REG[18]_i_13_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.097    10.068 r  REG_FILE_INST/dst1_input_REG[18]_i_6/O
                         net (fo=1, routed)           0.683    10.751    REG_FILE_INST/dst1_input_REG[18]_i_6_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I4_O)        0.097    10.848 r  REG_FILE_INST/dst1_input_REG[18]_i_2/O
                         net (fo=1, routed)           0.000    10.848    REG_FILE_INST/dst1_input_REG[18]_i_2_n_0
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I0_O)      0.181    11.029 r  REG_FILE_INST/dst1_input_REG_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    11.029    REG_FILE_INST_n_8
    SLICE_X15Y49         FDRE                                         r  dst1_input_REG_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.141    13.867    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  dst1_input_REG_reg[18]/C
                         clock pessimism              0.230    14.097    
                         clock uncertainty           -0.035    14.062    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.057    14.119    dst1_input_REG_reg[18]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  3.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 data_addr_MEM_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_0_63_0_0__6/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.389%)  route 0.281ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  data_addr_MEM_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data_addr_MEM_reg[3]_rep__3/Q
                         net (fo=154, routed)         0.281     1.866    MEM_DATA/memory_cell_reg_0_63_0_0__6/A1
    SLICE_X30Y39         RAMS64E                                      r  MEM_DATA/memory_cell_reg_0_63_0_0__6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.830     1.957    MEM_DATA/memory_cell_reg_0_63_0_0__6/WCLK
    SLICE_X30Y39         RAMS64E                                      r  MEM_DATA/memory_cell_reg_0_63_0_0__6/SP/CLK
                         clock pessimism             -0.478     1.479    
    SLICE_X30Y39         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.788    MEM_DATA/memory_cell_reg_0_63_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_addr_MEM_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  data_addr_MEM_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  data_addr_MEM_reg[2]_rep__0/Q
                         net (fo=170, routed)         0.266     1.855    MEM_DATA/memory_cell_reg_256_511_18_18/A0
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.834     1.962    MEM_DATA/memory_cell_reg_256_511_18_18/WCLK
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.774    MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_addr_MEM_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  data_addr_MEM_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  data_addr_MEM_reg[2]_rep__0/Q
                         net (fo=170, routed)         0.266     1.855    MEM_DATA/memory_cell_reg_256_511_18_18/A0
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.834     1.962    MEM_DATA/memory_cell_reg_256_511_18_18/WCLK
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_B/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.774    MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_addr_MEM_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  data_addr_MEM_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  data_addr_MEM_reg[2]_rep__0/Q
                         net (fo=170, routed)         0.266     1.855    MEM_DATA/memory_cell_reg_256_511_18_18/A0
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.834     1.962    MEM_DATA/memory_cell_reg_256_511_18_18/WCLK
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_C/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.774    MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_addr_MEM_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  data_addr_MEM_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  data_addr_MEM_reg[2]_rep__0/Q
                         net (fo=170, routed)         0.266     1.855    MEM_DATA/memory_cell_reg_256_511_18_18/A0
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.834     1.962    MEM_DATA/memory_cell_reg_256_511_18_18/WCLK
    SLICE_X12Y52         RAMS64E                                      r  MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.774    MEM_DATA/memory_cell_reg_256_511_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 data_WRITE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  data_WRITE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data_WRITE_reg[15]/Q
                         net (fo=34, routed)          0.124     1.709    MEM_DATA/memory_cell_reg_768_1023_15_15/D
    SLICE_X10Y32         RAMS64E                                      r  MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.828     1.955    MEM_DATA/memory_cell_reg_768_1023_15_15/WCLK
    SLICE_X10Y32         RAMS64E                                      r  MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y32         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.621    MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_WRITE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_512_767_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.997%)  route 0.141ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  data_WRITE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  data_WRITE_reg[2]/Q
                         net (fo=34, routed)          0.141     1.729    MEM_DATA/memory_cell_reg_512_767_2_2/D
    SLICE_X10Y37         RAMS64E                                      r  MEM_DATA/memory_cell_reg_512_767_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.832     1.959    MEM_DATA/memory_cell_reg_512_767_2_2/WCLK
    SLICE_X10Y37         RAMS64E                                      r  MEM_DATA/memory_cell_reg_512_767_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y37         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.625    MEM_DATA/memory_cell_reg_512_767_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 data_WRITE_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_1536_1791_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.382%)  route 0.133ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  data_WRITE_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  data_WRITE_reg[16]/Q
                         net (fo=34, routed)          0.133     1.750    MEM_DATA/memory_cell_reg_1536_1791_16_16/D
    SLICE_X6Y51          RAMS64E                                      r  MEM_DATA/memory_cell_reg_1536_1791_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.863     1.990    MEM_DATA/memory_cell_reg_1536_1791_16_16/WCLK
    SLICE_X6Y51          RAMS64E                                      r  MEM_DATA/memory_cell_reg_1536_1791_16_16/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y51          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.635    MEM_DATA/memory_cell_reg_1536_1791_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 data_WRITE_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_0_63_0_0__17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  data_WRITE_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  data_WRITE_reg[18]/Q
                         net (fo=34, routed)          0.158     1.747    MEM_DATA/memory_cell_reg_0_63_0_0__17/D
    SLICE_X12Y55         RAMS64E                                      r  MEM_DATA/memory_cell_reg_0_63_0_0__17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.833     1.961    MEM_DATA/memory_cell_reg_0_63_0_0__17/WCLK
    SLICE_X12Y55         RAMS64E                                      r  MEM_DATA/memory_cell_reg_0_63_0_0__17/SP/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X12Y55         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.630    MEM_DATA/memory_cell_reg_0_63_0_0__17/SP
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 data_WRITE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  data_WRITE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data_WRITE_reg[15]/Q
                         net (fo=34, routed)          0.124     1.709    MEM_DATA/memory_cell_reg_768_1023_15_15/D
    SLICE_X10Y32         RAMS64E                                      r  MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.828     1.955    MEM_DATA/memory_cell_reg_768_1023_15_15/WCLK
    SLICE_X10Y32         RAMS64E                                      r  MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y32         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.582    MEM_DATA/memory_cell_reg_768_1023_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X4Y39    FSM_onehot_PROCESS_SUBSTATE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y21    LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y37   LED_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y31   LED_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y44   LED_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y45   LED_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y48   LED_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y45   LED_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y43    LED_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y44   MEM_DATA/memory_cell_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y44   MEM_DATA/memory_cell_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y40   MEM_DATA/memory_cell_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y44   MEM_DATA/memory_cell_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X30Y44   MEM_DATA/memory_cell_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 3.485ns (54.525%)  route 2.906ns (45.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[15]/Q
                         net (fo=1, routed)           2.906     7.366    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.144    10.510 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.510    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.481ns (55.404%)  route 2.802ns (44.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[12]/Q
                         net (fo=1, routed)           2.802     7.262    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.140    10.403 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.403    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.471ns (55.299%)  route 2.806ns (44.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[13]/Q
                         net (fo=1, routed)           2.806     7.266    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.130    10.395 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.395    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.479ns (59.220%)  route 2.396ns (40.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[14]/Q
                         net (fo=1, routed)           2.396     6.856    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.138     9.993 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.993    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.489ns (60.426%)  route 2.285ns (39.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[10]/Q
                         net (fo=1, routed)           2.285     6.745    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.148     9.893 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.893    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 3.472ns (61.624%)  route 2.162ns (38.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.240     4.119    clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.341     4.460 r  LED_reg[9]/Q
                         net (fo=1, routed)           2.162     6.622    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.131     9.753 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.753    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.539ns  (logic 3.467ns (62.591%)  route 2.072ns (37.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.229     4.108    clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.341     4.449 r  LED_reg[11]/Q
                         net (fo=1, routed)           2.072     6.521    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.126     9.647 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.647    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.239ns  (logic 3.467ns (66.183%)  route 1.772ns (33.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.289     4.168    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  LED_reg[8]/Q
                         net (fo=1, routed)           1.772     6.281    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.126     9.407 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.407    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.168ns  (logic 3.464ns (67.033%)  route 1.704ns (32.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.287     4.166    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.341     4.507 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.704     6.211    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.123     9.334 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.334    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 3.470ns (67.168%)  route 1.696ns (32.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.287     4.166    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.341     4.507 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.696     6.203    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.129     9.332 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.332    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.372ns (83.318%)  route 0.275ns (16.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.275     1.894    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.124 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.124    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.343ns (80.434%)  route 0.327ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.327     1.936    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.138 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.138    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.351ns (79.684%)  route 0.344ns (20.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.344     1.954    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.164 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.164    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.351ns (79.485%)  route 0.349ns (20.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.349     1.958    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.167 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.167    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.347ns (69.636%)  route 0.587ns (30.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.587     2.194    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.400 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.400    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.357ns (70.125%)  route 0.578ns (29.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.578     2.187    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.403 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.403    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.343ns (69.310%)  route 0.595ns (30.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.595     2.202    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.404 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.404    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.348ns (69.384%)  route 0.595ns (30.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.595     2.202    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.409 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.409    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.346ns (67.922%)  route 0.636ns (32.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.636     2.245    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.450 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.450    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.346ns (60.759%)  route 0.869ns (39.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.869     2.449    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.654 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.654    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1398 Endpoints
Min Delay          1398 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.086ns  (logic 1.398ns (12.610%)  route 9.688ns (87.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.455    11.086    REG_FILE_INST/E[0]
    SLICE_X13Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.127     3.853    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.086ns  (logic 1.398ns (12.610%)  route 9.688ns (87.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.455    11.086    REG_FILE_INST/E[0]
    SLICE_X13Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.127     3.853    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.398ns (12.750%)  route 9.566ns (87.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.333    10.964    REG_FILE_INST/E[0]
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.128     3.854    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.398ns (12.750%)  route 9.566ns (87.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.333    10.964    REG_FILE_INST/E[0]
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.128     3.854    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.398ns (12.750%)  route 9.566ns (87.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.333    10.964    REG_FILE_INST/E[0]
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.128     3.854    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.964ns  (logic 1.398ns (12.750%)  route 9.566ns (87.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.333    10.964    REG_FILE_INST/E[0]
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.128     3.854    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.929ns  (logic 1.398ns (12.791%)  route 9.531ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.299    10.929    REG_FILE_INST/E[0]
    SLICE_X11Y27         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.130     3.856    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  REG_FILE_INST/out_buf_1_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.929ns  (logic 1.398ns (12.791%)  route 9.531ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.299    10.929    REG_FILE_INST/E[0]
    SLICE_X11Y27         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.130     3.856    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  REG_FILE_INST/out_buf_2_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.929ns  (logic 1.398ns (12.791%)  route 9.531ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.298    10.929    REG_FILE_INST/E[0]
    SLICE_X7Y28          FDRE                                         r  REG_FILE_INST/out_buf_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.189     3.915    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  REG_FILE_INST/out_buf_1_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/out_buf_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.929ns  (logic 1.398ns (12.791%)  route 9.531ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        7.233     8.534    REG_FILE_INST/rst_IBUF
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.097     8.631 r  REG_FILE_INST/out_buf_1[31]_i_1/O
                         net (fo=67, routed)          2.298    10.929    REG_FILE_INST/E[0]
    SLICE_X7Y28          FDRE                                         r  REG_FILE_INST/out_buf_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        1.189     3.915    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  REG_FILE_INST/out_buf_1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[10][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.221ns (30.332%)  route 0.508ns (69.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.508     0.728    REG_FILE_INST/rst_IBUF
    SLICE_X1Y21          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.854     1.981    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[10][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[11][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.221ns (27.694%)  route 0.577ns (72.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.577     0.798    REG_FILE_INST/rst_IBUF
    SLICE_X1Y22          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.853     1.980    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[11][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[15][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.221ns (25.972%)  route 0.630ns (74.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.630     0.851    REG_FILE_INST/rst_IBUF
    SLICE_X2Y23          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.851     1.978    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[15][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[15][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.221ns (25.972%)  route 0.630ns (74.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.630     0.851    REG_FILE_INST/rst_IBUF
    SLICE_X2Y23          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[15][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.851     1.978    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[15][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[26][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.221ns (25.972%)  route 0.630ns (74.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.630     0.851    REG_FILE_INST/rst_IBUF
    SLICE_X3Y23          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[26][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.851     1.978    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[26][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[15][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.221ns (25.280%)  route 0.653ns (74.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.653     0.874    REG_FILE_INST/rst_IBUF
    SLICE_X1Y23          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[15][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.851     1.978    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[15][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[28][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.221ns (25.186%)  route 0.656ns (74.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.656     0.877    REG_FILE_INST/rst_IBUF
    SLICE_X0Y23          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[28][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.851     1.978    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[28][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[1][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.221ns (24.329%)  route 0.687ns (75.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.687     0.908    REG_FILE_INST/rst_IBUF
    SLICE_X2Y24          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.850     1.977    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[1][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.221ns (24.329%)  route 0.687ns (75.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.687     0.908    REG_FILE_INST/rst_IBUF
    SLICE_X2Y24          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.850     1.977    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            REG_FILE_INST/REGISTER_FILE_reg[7][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.221ns (24.329%)  route 0.687ns (75.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=1059, routed)        0.687     0.908    REG_FILE_INST/rst_IBUF
    SLICE_X3Y24          FDCE                                         f  REG_FILE_INST/REGISTER_FILE_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2524, routed)        0.850     1.977    REG_FILE_INST/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  REG_FILE_INST/REGISTER_FILE_reg[7][4]/C





