// Seed: 1924378823
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0
    , id_10,
    input tri id_1
    , id_11,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8
);
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  assign module_0.id_0 = 0;
  wire id_3;
endmodule
