#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* LCD_SPIM_UDB_IntClock */
#define LCD_SPIM_UDB_IntClock__DIVIDER_MASK 0x0000FFFFu
#define LCD_SPIM_UDB_IntClock__ENABLE CYREG_CLK_DIVIDER_A00
#define LCD_SPIM_UDB_IntClock__ENABLE_MASK 0x80000000u
#define LCD_SPIM_UDB_IntClock__MASK 0x80000000u
#define LCD_SPIM_UDB_IntClock__REGISTER CYREG_CLK_DIVIDER_A00

/* LCD_SPIM_UDB_BSPIM */
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK_01
#define LCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK 0x10u
#define LCD_SPIM_UDB_BSPIM_RxStsReg__4__POS 4
#define LCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK 0x20u
#define LCD_SPIM_UDB_BSPIM_RxStsReg__5__POS 5
#define LCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK 0x40u
#define LCD_SPIM_UDB_BSPIM_RxStsReg__6__POS 6
#define LCD_SPIM_UDB_BSPIM_RxStsReg__MASK 0x70u
#define LCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST_00
#define LCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK 0x01u
#define LCD_SPIM_UDB_BSPIM_TxStsReg__0__POS 0
#define LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define LCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK 0x02u
#define LCD_SPIM_UDB_BSPIM_TxStsReg__1__POS 1
#define LCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK 0x04u
#define LCD_SPIM_UDB_BSPIM_TxStsReg__2__POS 2
#define LCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK 0x08u
#define LCD_SPIM_UDB_BSPIM_TxStsReg__3__POS 3
#define LCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK 0x10u
#define LCD_SPIM_UDB_BSPIM_TxStsReg__4__POS 4
#define LCD_SPIM_UDB_BSPIM_TxStsReg__MASK 0x1Fu
#define LCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK_02
#define LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG CYREG_UDB_W8_A0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG CYREG_UDB_W8_A1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG CYREG_UDB_W8_D0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG CYREG_UDB_W8_D1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG CYREG_UDB_W8_F0_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG CYREG_UDB_W8_F1_02
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG CYREG_UDB_W8_A0_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG CYREG_UDB_W8_A1_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG CYREG_UDB_W8_D0_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG CYREG_UDB_W8_D1_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG CYREG_UDB_W8_F0_03
#define LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG CYREG_UDB_W8_F1_03

/* P0_7_SWITCH */
#define P0_7_SWITCH__0__DM__MASK 0xE00000u
#define P0_7_SWITCH__0__DM__SHIFT 21
#define P0_7_SWITCH__0__DR CYREG_PRT0_DR
#define P0_7_SWITCH__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_7_SWITCH__0__HSIOM_MASK 0xF0000000u
#define P0_7_SWITCH__0__HSIOM_SHIFT 28u
#define P0_7_SWITCH__0__INTCFG CYREG_PRT0_INTCFG
#define P0_7_SWITCH__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_SWITCH__0__MASK 0x80u
#define P0_7_SWITCH__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_SWITCH__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_SWITCH__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_SWITCH__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_SWITCH__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_SWITCH__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_SWITCH__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_SWITCH__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_SWITCH__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_SWITCH__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_SWITCH__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_SWITCH__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_SWITCH__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_SWITCH__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_SWITCH__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_SWITCH__0__PC CYREG_PRT0_PC
#define P0_7_SWITCH__0__PC2 CYREG_PRT0_PC2
#define P0_7_SWITCH__0__PORT 0u
#define P0_7_SWITCH__0__PS CYREG_PRT0_PS
#define P0_7_SWITCH__0__SHIFT 7
#define P0_7_SWITCH__DR CYREG_PRT0_DR
#define P0_7_SWITCH__INTCFG CYREG_PRT0_INTCFG
#define P0_7_SWITCH__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_SWITCH__MASK 0x80u
#define P0_7_SWITCH__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_SWITCH__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_SWITCH__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_SWITCH__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_SWITCH__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_SWITCH__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_SWITCH__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_SWITCH__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_SWITCH__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_SWITCH__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_SWITCH__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_SWITCH__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_SWITCH__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_SWITCH__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_SWITCH__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_SWITCH__PC CYREG_PRT0_PC
#define P0_7_SWITCH__PC2 CYREG_PRT0_PC2
#define P0_7_SWITCH__PORT 0u
#define P0_7_SWITCH__PS CYREG_PRT0_PS
#define P0_7_SWITCH__SHIFT 7

/* LCD_Reset */
#define LCD_Reset__0__DM__MASK 0x1C0000u
#define LCD_Reset__0__DM__SHIFT 18
#define LCD_Reset__0__DR CYREG_PRT2_DR
#define LCD_Reset__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Reset__0__HSIOM_MASK 0x0F000000u
#define LCD_Reset__0__HSIOM_SHIFT 24u
#define LCD_Reset__0__INTCFG CYREG_PRT2_INTCFG
#define LCD_Reset__0__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Reset__0__MASK 0x40u
#define LCD_Reset__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Reset__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Reset__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Reset__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Reset__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Reset__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Reset__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Reset__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Reset__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Reset__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Reset__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Reset__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Reset__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Reset__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Reset__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Reset__0__PC CYREG_PRT2_PC
#define LCD_Reset__0__PC2 CYREG_PRT2_PC2
#define LCD_Reset__0__PORT 2u
#define LCD_Reset__0__PS CYREG_PRT2_PS
#define LCD_Reset__0__SHIFT 6
#define LCD_Reset__DR CYREG_PRT2_DR
#define LCD_Reset__INTCFG CYREG_PRT2_INTCFG
#define LCD_Reset__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Reset__MASK 0x40u
#define LCD_Reset__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Reset__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Reset__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Reset__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Reset__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Reset__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Reset__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Reset__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Reset__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Reset__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Reset__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Reset__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Reset__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Reset__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Reset__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Reset__PC CYREG_PRT2_PC
#define LCD_Reset__PC2 CYREG_PRT2_PC2
#define LCD_Reset__PORT 2u
#define LCD_Reset__PS CYREG_PRT2_PS
#define LCD_Reset__SHIFT 6

/* D10_P3_4 */
#define D10_P3_4__0__DM__MASK 0x7000u
#define D10_P3_4__0__DM__SHIFT 12
#define D10_P3_4__0__DR CYREG_PRT3_DR
#define D10_P3_4__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define D10_P3_4__0__HSIOM_MASK 0x000F0000u
#define D10_P3_4__0__HSIOM_SHIFT 16u
#define D10_P3_4__0__INTCFG CYREG_PRT3_INTCFG
#define D10_P3_4__0__INTSTAT CYREG_PRT3_INTSTAT
#define D10_P3_4__0__MASK 0x10u
#define D10_P3_4__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D10_P3_4__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D10_P3_4__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D10_P3_4__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D10_P3_4__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D10_P3_4__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D10_P3_4__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D10_P3_4__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D10_P3_4__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D10_P3_4__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D10_P3_4__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D10_P3_4__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D10_P3_4__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D10_P3_4__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D10_P3_4__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D10_P3_4__0__PC CYREG_PRT3_PC
#define D10_P3_4__0__PC2 CYREG_PRT3_PC2
#define D10_P3_4__0__PORT 3u
#define D10_P3_4__0__PS CYREG_PRT3_PS
#define D10_P3_4__0__SHIFT 4
#define D10_P3_4__DR CYREG_PRT3_DR
#define D10_P3_4__INTCFG CYREG_PRT3_INTCFG
#define D10_P3_4__INTSTAT CYREG_PRT3_INTSTAT
#define D10_P3_4__MASK 0x10u
#define D10_P3_4__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D10_P3_4__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D10_P3_4__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D10_P3_4__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D10_P3_4__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D10_P3_4__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D10_P3_4__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D10_P3_4__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D10_P3_4__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D10_P3_4__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D10_P3_4__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D10_P3_4__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D10_P3_4__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D10_P3_4__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D10_P3_4__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D10_P3_4__PC CYREG_PRT3_PC
#define D10_P3_4__PC2 CYREG_PRT3_PC2
#define D10_P3_4__PORT 3u
#define D10_P3_4__PS CYREG_PRT3_PS
#define D10_P3_4__SHIFT 4

/* LCD_MOSI */
#define LCD_MOSI__0__DM__MASK 0x07u
#define LCD_MOSI__0__DM__SHIFT 0
#define LCD_MOSI__0__DR CYREG_PRT3_DR
#define LCD_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LCD_MOSI__0__HSIOM_MASK 0x0000000Fu
#define LCD_MOSI__0__HSIOM_SHIFT 0u
#define LCD_MOSI__0__INTCFG CYREG_PRT3_INTCFG
#define LCD_MOSI__0__INTSTAT CYREG_PRT3_INTSTAT
#define LCD_MOSI__0__MASK 0x01u
#define LCD_MOSI__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LCD_MOSI__0__OUT_SEL_SHIFT 0u
#define LCD_MOSI__0__OUT_SEL_VAL 1u
#define LCD_MOSI__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_MOSI__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_MOSI__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_MOSI__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_MOSI__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_MOSI__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_MOSI__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_MOSI__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_MOSI__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_MOSI__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_MOSI__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_MOSI__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_MOSI__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_MOSI__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_MOSI__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_MOSI__0__PC CYREG_PRT3_PC
#define LCD_MOSI__0__PC2 CYREG_PRT3_PC2
#define LCD_MOSI__0__PORT 3u
#define LCD_MOSI__0__PS CYREG_PRT3_PS
#define LCD_MOSI__0__SHIFT 0
#define LCD_MOSI__DR CYREG_PRT3_DR
#define LCD_MOSI__INTCFG CYREG_PRT3_INTCFG
#define LCD_MOSI__INTSTAT CYREG_PRT3_INTSTAT
#define LCD_MOSI__MASK 0x01u
#define LCD_MOSI__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_MOSI__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_MOSI__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_MOSI__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_MOSI__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_MOSI__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_MOSI__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_MOSI__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_MOSI__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_MOSI__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_MOSI__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_MOSI__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_MOSI__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_MOSI__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_MOSI__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_MOSI__PC CYREG_PRT3_PC
#define LCD_MOSI__PC2 CYREG_PRT3_PC2
#define LCD_MOSI__PORT 3u
#define LCD_MOSI__PS CYREG_PRT3_PS
#define LCD_MOSI__SHIFT 0

/* LCD_SCLK */
#define LCD_SCLK__0__DM__MASK 0x1C0000u
#define LCD_SCLK__0__DM__SHIFT 18
#define LCD_SCLK__0__DR CYREG_PRT0_DR
#define LCD_SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_SCLK__0__HSIOM_MASK 0x0F000000u
#define LCD_SCLK__0__HSIOM_SHIFT 24u
#define LCD_SCLK__0__INTCFG CYREG_PRT0_INTCFG
#define LCD_SCLK__0__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_SCLK__0__MASK 0x40u
#define LCD_SCLK__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LCD_SCLK__0__OUT_SEL_SHIFT 12u
#define LCD_SCLK__0__OUT_SEL_VAL 2u
#define LCD_SCLK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_SCLK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_SCLK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_SCLK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_SCLK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_SCLK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_SCLK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_SCLK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_SCLK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_SCLK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_SCLK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_SCLK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_SCLK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_SCLK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_SCLK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_SCLK__0__PC CYREG_PRT0_PC
#define LCD_SCLK__0__PC2 CYREG_PRT0_PC2
#define LCD_SCLK__0__PORT 0u
#define LCD_SCLK__0__PS CYREG_PRT0_PS
#define LCD_SCLK__0__SHIFT 6
#define LCD_SCLK__DR CYREG_PRT0_DR
#define LCD_SCLK__INTCFG CYREG_PRT0_INTCFG
#define LCD_SCLK__INTSTAT CYREG_PRT0_INTSTAT
#define LCD_SCLK__MASK 0x40u
#define LCD_SCLK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_SCLK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_SCLK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_SCLK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_SCLK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_SCLK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_SCLK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_SCLK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_SCLK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_SCLK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_SCLK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_SCLK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_SCLK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_SCLK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_SCLK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_SCLK__PC CYREG_PRT0_PC
#define LCD_SCLK__PC2 CYREG_PRT0_PC2
#define LCD_SCLK__PORT 0u
#define LCD_SCLK__PS CYREG_PRT0_PS
#define LCD_SCLK__SHIFT 6

/* LCD_SS */
#define LCD_SS__0__DM__MASK 0x1C0000u
#define LCD_SS__0__DM__SHIFT 18
#define LCD_SS__0__DR CYREG_PRT3_DR
#define LCD_SS__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LCD_SS__0__HSIOM_MASK 0x0F000000u
#define LCD_SS__0__HSIOM_SHIFT 24u
#define LCD_SS__0__INTCFG CYREG_PRT3_INTCFG
#define LCD_SS__0__INTSTAT CYREG_PRT3_INTSTAT
#define LCD_SS__0__MASK 0x40u
#define LCD_SS__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LCD_SS__0__OUT_SEL_SHIFT 12u
#define LCD_SS__0__OUT_SEL_VAL 2u
#define LCD_SS__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_SS__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_SS__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_SS__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_SS__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_SS__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_SS__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_SS__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_SS__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_SS__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_SS__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_SS__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_SS__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_SS__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_SS__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_SS__0__PC CYREG_PRT3_PC
#define LCD_SS__0__PC2 CYREG_PRT3_PC2
#define LCD_SS__0__PORT 3u
#define LCD_SS__0__PS CYREG_PRT3_PS
#define LCD_SS__0__SHIFT 6
#define LCD_SS__DR CYREG_PRT3_DR
#define LCD_SS__INTCFG CYREG_PRT3_INTCFG
#define LCD_SS__INTSTAT CYREG_PRT3_INTSTAT
#define LCD_SS__MASK 0x40u
#define LCD_SS__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_SS__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_SS__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_SS__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_SS__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_SS__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_SS__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_SS__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_SS__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_SS__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_SS__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_SS__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_SS__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_SS__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_SS__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_SS__PC CYREG_PRT3_PC
#define LCD_SS__PC2 CYREG_PRT3_PC2
#define LCD_SS__PORT 3u
#define LCD_SS__PS CYREG_PRT3_PS
#define LCD_SS__SHIFT 6

/* D3 */
#define D3__0__DM__MASK 0xE00000u
#define D3__0__DM__SHIFT 21
#define D3__0__DR CYREG_PRT3_DR
#define D3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define D3__0__HSIOM_MASK 0xF0000000u
#define D3__0__HSIOM_SHIFT 28u
#define D3__0__INTCFG CYREG_PRT3_INTCFG
#define D3__0__INTSTAT CYREG_PRT3_INTSTAT
#define D3__0__MASK 0x80u
#define D3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D3__0__PC CYREG_PRT3_PC
#define D3__0__PC2 CYREG_PRT3_PC2
#define D3__0__PORT 3u
#define D3__0__PS CYREG_PRT3_PS
#define D3__0__SHIFT 7
#define D3__DR CYREG_PRT3_DR
#define D3__INTCFG CYREG_PRT3_INTCFG
#define D3__INTSTAT CYREG_PRT3_INTSTAT
#define D3__MASK 0x80u
#define D3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D3__PC CYREG_PRT3_PC
#define D3__PC2 CYREG_PRT3_PC2
#define D3__PORT 3u
#define D3__PS CYREG_PRT3_PS
#define D3__SHIFT 7

/* D4 */
#define D4__0__DM__MASK 0x07u
#define D4__0__DM__SHIFT 0
#define D4__0__DR CYREG_PRT0_DR
#define D4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D4__0__HSIOM_MASK 0x0000000Fu
#define D4__0__HSIOM_SHIFT 0u
#define D4__0__INTCFG CYREG_PRT0_INTCFG
#define D4__0__INTSTAT CYREG_PRT0_INTSTAT
#define D4__0__MASK 0x01u
#define D4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__0__PC CYREG_PRT0_PC
#define D4__0__PC2 CYREG_PRT0_PC2
#define D4__0__PORT 0u
#define D4__0__PS CYREG_PRT0_PS
#define D4__0__SHIFT 0
#define D4__DR CYREG_PRT0_DR
#define D4__INTCFG CYREG_PRT0_INTCFG
#define D4__INTSTAT CYREG_PRT0_INTSTAT
#define D4__MASK 0x01u
#define D4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__PC CYREG_PRT0_PC
#define D4__PC2 CYREG_PRT0_PC2
#define D4__PORT 0u
#define D4__PS CYREG_PRT0_PS
#define D4__SHIFT 0

/* D5 */
#define D5__0__DM__MASK 0x38000u
#define D5__0__DM__SHIFT 15
#define D5__0__DR CYREG_PRT3_DR
#define D5__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define D5__0__HSIOM_MASK 0x00F00000u
#define D5__0__HSIOM_SHIFT 20u
#define D5__0__INTCFG CYREG_PRT3_INTCFG
#define D5__0__INTSTAT CYREG_PRT3_INTSTAT
#define D5__0__MASK 0x20u
#define D5__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D5__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D5__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D5__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D5__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D5__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D5__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D5__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D5__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D5__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D5__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D5__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D5__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D5__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D5__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D5__0__PC CYREG_PRT3_PC
#define D5__0__PC2 CYREG_PRT3_PC2
#define D5__0__PORT 3u
#define D5__0__PS CYREG_PRT3_PS
#define D5__0__SHIFT 5
#define D5__DR CYREG_PRT3_DR
#define D5__INTCFG CYREG_PRT3_INTCFG
#define D5__INTSTAT CYREG_PRT3_INTSTAT
#define D5__MASK 0x20u
#define D5__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D5__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D5__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D5__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D5__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D5__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D5__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D5__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D5__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D5__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D5__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D5__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D5__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D5__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D5__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D5__PC CYREG_PRT3_PC
#define D5__PC2 CYREG_PRT3_PC2
#define D5__PORT 3u
#define D5__PS CYREG_PRT3_PS
#define D5__SHIFT 5

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
