{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@81:91@HdlIdDef", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], "Clone Blocks": [["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@75:85", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@80:90", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@80:90", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@110:120", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@112:122", "  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@73:83", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@110:120", "\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@86:96", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@82:92", "  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@108:118", "\n  reg     [15:0]    adc_data_m2 = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@114:124", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@84:94", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@77:87", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@85:95", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@84:94", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@80:90", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@115:125", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@71:81", "  output  [31:0]                s_axi_rdata,\n  input                         s_axi_rready);\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@111:121", "  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@79:89", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@76:86", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@89:99", "  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [255:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@70:80", "reg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@113:123", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@76:86", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@81:91", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@77:87", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@77:87", "  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@109:119", "  reg     [15:0]    adc_data_m2 = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@74:84", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@111:121", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@78:88", "  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@76:86", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@113:123", "\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@114:124", "  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@83:93", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@132:142", "\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@82:92", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@133:143", "  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@112:122", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@79:89", "  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@83:93", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@80:90", "  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@81:91", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@72:82", "  input                         s_axi_rready);\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@69:79", "\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n"]], "Diff Content": {"Delete": [[86, "  wire    [ 4:0]    up_waddr;\n"]], "Add": []}}