	LVDS_echo_FPGA12_qsys u0 (
		.clk_clk                                                 (<connected-to-clk_clk>),                                                 //                                 clk.clk
		.reset_reset_n                                           (<connected-to-reset_reset_n>),                                           //                               reset.reset_n
		.lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1        (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1>),        // lvds_echo_fpga12_4bit_0_conduit_end.tx_out_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga1   (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga1>),   //                                    .tx_outclock_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga1 (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga1>), //                                    .rdy_from_recv_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1         (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1>),         //                                    .rx_in_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1    (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1>),    //                                    .rx_inclock_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga1 (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga1>), //                                    .rdy_for_trans_fpga1
		.lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2        (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2>),        //                                    .tx_out_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga2   (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga2>),   //                                    .tx_outclock_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga2 (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga2>), //                                    .rdy_from_recv_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2         (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2>),         //                                    .rx_in_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2    (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2>),    //                                    .rx_inclock_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga2 (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga2>), //                                    .rdy_for_trans_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_rst_n_out           (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rst_n_out>),           //                                    .rst_n_out
		.lvds_echo_fpga12_4bit_0_conduit_end_rst_n_gpio          (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_rst_n_gpio>),          //                                    .rst_n_gpio
		.lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2           (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2>),           //                                    .led_fpga2
		.lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1           (<connected-to-lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1>)            //                                    .led_fpga1
	);

