

================================================================
== Vitis HLS Report for 'ipUdpMetaHandler_64_s'
================================================================
* Date:           Tue Aug 15 18:30:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.821 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     265|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     265|      72|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op30_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_193_i_nbreadreq_fu_64_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_261_nbreadreq_fu_56_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |exh_lengthFifo_blk_n           |   9|          2|    1|          2|
    |rx_drop2exhFsm_MetaFifo_blk_n  |   9|          2|    1|          2|
    |rx_exh2drop_MetaFifo_blk_n     |   9|          2|    1|          2|
    |rx_ibhDropMetaFifo_blk_n       |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |meta_length_V_2_reg_138            |   16|   0|   16|          0|
    |policy_ackOnly_reg_152             |    1|   0|    1|          0|
    |policy_isDrop_reg_148              |    1|   0|    1|          0|
    |rx_exh2drop_MetaFifo_read_reg_143  |  241|   0|  241|          0|
    |tmp_193_i_reg_134                  |    1|   0|    1|          0|
    |tmp_i_261_reg_130                  |    1|   0|    1|          0|
    |tmp_i_reg_126                      |    1|   0|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  265|   0|  265|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|rx_ipUdpMetaFifo_dout                   |   in|  256|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_num_data_valid         |   in|    4|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_fifo_cap               |   in|    4|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_empty_n                |   in|    1|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_read                   |  out|    1|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_exh2drop_MetaFifo_dout               |   in|  241|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_num_data_valid     |   in|    4|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_fifo_cap           |   in|    4|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_empty_n            |   in|    1|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_read               |  out|    1|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_ibhDropMetaFifo_dout                 |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_num_data_valid       |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_fifo_cap             |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_empty_n              |   in|    1|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_read                 |  out|    1|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|exh_lengthFifo_din                      |  out|   16|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_num_data_valid           |   in|    3|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_fifo_cap                 |   in|    3|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_full_n                   |   in|    1|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_write                    |  out|    1|     ap_fifo|           exh_lengthFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_din             |  out|  241|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_num_data_valid  |   in|    2|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_fifo_cap        |   in|    2|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_full_n          |   in|    1|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_write           |  out|    1|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

