Timing Analyzer report for repaso_vhdl
Sun Dec 25 22:03:59 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'in_clock_div_freq'
 13. Slow 1200mV 85C Model Setup: 'div_counter[25]'
 14. Slow 1200mV 85C Model Hold: 'div_counter[25]'
 15. Slow 1200mV 85C Model Hold: 'in_clock_div_freq'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'in_clock_div_freq'
 24. Slow 1200mV 0C Model Setup: 'div_counter[25]'
 25. Slow 1200mV 0C Model Hold: 'div_counter[25]'
 26. Slow 1200mV 0C Model Hold: 'in_clock_div_freq'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'in_clock_div_freq'
 34. Fast 1200mV 0C Model Setup: 'div_counter[25]'
 35. Fast 1200mV 0C Model Hold: 'div_counter[25]'
 36. Fast 1200mV 0C Model Hold: 'in_clock_div_freq'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; repaso_vhdl                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; div_counter[25]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_counter[25] }   ;
; in_clock_div_freq ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { in_clock_div_freq } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note                                                          ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; 270.56 MHz ; 250.0 MHz       ; in_clock_div_freq ; limit due to minimum period restriction (max I/O toggle rate) ;
; 740.74 MHz ; 402.09 MHz      ; div_counter[25]   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; in_clock_div_freq ; -2.696 ; -42.346       ;
; div_counter[25]   ; -0.350 ; -1.009        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; div_counter[25]   ; 0.453 ; 0.000         ;
; in_clock_div_freq ; 0.465 ; 0.000         ;
+-------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------+--------+----------------------+
; Clock             ; Slack  ; End Point TNS        ;
+-------------------+--------+----------------------+
; in_clock_div_freq ; -3.000 ; -41.662              ;
; div_counter[25]   ; -1.487 ; -5.948               ;
+-------------------+--------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'in_clock_div_freq'                                                                            ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; -2.696 ; div_counter[0]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.616      ;
; -2.623 ; div_counter[2]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.543      ;
; -2.543 ; div_counter[3]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.463      ;
; -2.528 ; div_counter[1]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.448      ;
; -2.481 ; div_counter[4]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.401      ;
; -2.335 ; div_counter[6]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.255      ;
; -2.238 ; div_counter[0]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.634      ;
; -2.237 ; div_counter[5]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.157      ;
; -2.186 ; div_counter[8]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.106      ;
; -2.130 ; div_counter[0]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.050      ;
; -2.096 ; div_counter[3]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.492      ;
; -2.092 ; div_counter[0]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.488      ;
; -2.091 ; div_counter[7]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 3.011      ;
; -2.074 ; div_counter[0]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.470      ;
; -2.039 ; div_counter[10] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.959      ;
; -2.036 ; div_counter[1]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.432      ;
; -2.001 ; div_counter[2]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.397      ;
; -1.988 ; div_counter[3]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.908      ;
; -1.984 ; div_counter[0]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.904      ;
; -1.971 ; div_counter[2]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.367      ;
; -1.966 ; div_counter[0]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.886      ;
; -1.954 ; div_counter[18] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 2.377      ;
; -1.950 ; div_counter[3]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.346      ;
; -1.946 ; div_counter[0]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.342      ;
; -1.945 ; div_counter[9]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.865      ;
; -1.928 ; div_counter[0]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.324      ;
; -1.928 ; div_counter[1]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.848      ;
; -1.921 ; div_counter[3]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.317      ;
; -1.906 ; div_counter[1]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.302      ;
; -1.893 ; div_counter[2]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.813      ;
; -1.892 ; div_counter[12] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.812      ;
; -1.890 ; div_counter[1]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.286      ;
; -1.863 ; div_counter[2]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.783      ;
; -1.859 ; div_counter[4]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.255      ;
; -1.858 ; div_counter[17] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 2.281      ;
; -1.855 ; div_counter[2]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.251      ;
; -1.842 ; div_counter[3]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.762      ;
; -1.838 ; div_counter[0]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.758      ;
; -1.829 ; div_counter[4]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.225      ;
; -1.825 ; div_counter[2]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.221      ;
; -1.820 ; div_counter[0]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.740      ;
; -1.813 ; div_counter[3]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.733      ;
; -1.812 ; div_counter[20] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 2.235      ;
; -1.804 ; div_counter[3]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.200      ;
; -1.800 ; div_counter[0]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.196      ;
; -1.798 ; div_counter[11] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.718      ;
; -1.798 ; div_counter[1]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.718      ;
; -1.782 ; div_counter[0]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.178      ;
; -1.782 ; div_counter[1]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.702      ;
; -1.775 ; div_counter[3]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.171      ;
; -1.760 ; div_counter[1]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.156      ;
; -1.751 ; div_counter[4]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.671      ;
; -1.750 ; div_counter[14] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.670      ;
; -1.747 ; div_counter[2]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.667      ;
; -1.745 ; div_counter[5]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.141      ;
; -1.744 ; div_counter[1]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.140      ;
; -1.721 ; div_counter[19] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 2.144      ;
; -1.721 ; div_counter[4]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.641      ;
; -1.717 ; div_counter[2]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.637      ;
; -1.713 ; div_counter[6]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.109      ;
; -1.713 ; div_counter[4]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.109      ;
; -1.709 ; div_counter[2]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.105      ;
; -1.696 ; div_counter[3]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.616      ;
; -1.692 ; div_counter[0]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.612      ;
; -1.683 ; div_counter[6]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.079      ;
; -1.683 ; div_counter[4]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.079      ;
; -1.679 ; div_counter[2]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.075      ;
; -1.674 ; div_counter[0]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.594      ;
; -1.667 ; div_counter[3]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.587      ;
; -1.665 ; div_counter[22] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 2.088      ;
; -1.658 ; div_counter[3]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.054      ;
; -1.652 ; div_counter[1]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.572      ;
; -1.651 ; div_counter[13] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.571      ;
; -1.637 ; div_counter[5]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.557      ;
; -1.636 ; div_counter[0]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.032      ;
; -1.636 ; div_counter[1]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.556      ;
; -1.629 ; div_counter[3]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.025      ;
; -1.615 ; div_counter[5]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.011      ;
; -1.614 ; div_counter[1]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 3.010      ;
; -1.605 ; div_counter[6]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.525      ;
; -1.605 ; div_counter[4]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.525      ;
; -1.602 ; div_counter[16] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.522      ;
; -1.601 ; div_counter[2]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.521      ;
; -1.599 ; div_counter[7]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.995      ;
; -1.599 ; div_counter[5]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.995      ;
; -1.598 ; div_counter[1]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.994      ;
; -1.575 ; div_counter[6]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.495      ;
; -1.575 ; div_counter[4]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.495      ;
; -1.571 ; div_counter[2]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.491      ;
; -1.568 ; div_counter[21] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.578     ; 1.991      ;
; -1.567 ; div_counter[6]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.963      ;
; -1.567 ; div_counter[4]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.963      ;
; -1.564 ; div_counter[8]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.960      ;
; -1.563 ; div_counter[2]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.959      ;
; -1.550 ; div_counter[3]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.470      ;
; -1.546 ; div_counter[0]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.081     ; 2.466      ;
; -1.537 ; div_counter[6]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.933      ;
; -1.537 ; div_counter[4]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.933      ;
; -1.534 ; div_counter[8]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.930      ;
; -1.533 ; div_counter[2]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.395      ; 2.929      ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_counter[25]'                                                                              ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; -0.350 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 1.270      ;
; -0.334 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 1.254      ;
; -0.325 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 1.245      ;
; -0.324 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 1.244      ;
; -0.308 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 1.228      ;
; -0.029 ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.949      ;
; -0.027 ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.947      ;
; -0.019 ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.939      ;
; 0.062  ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.081     ; 0.858      ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_counter[25]'                                                                              ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; 0.453 ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.758      ;
; 0.520 ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.813      ;
; 0.525 ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 0.819      ;
; 0.773 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 1.068      ;
; 0.775 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 1.068      ;
; 0.782 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 1.075      ;
; 0.825 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.081      ; 1.118      ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'in_clock_div_freq'                                                                            ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; 0.465 ; div_counter[0]  ; div_counter[0]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 0.758      ;
; 0.594 ; div_counter[16] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.384      ;
; 0.612 ; div_counter[15] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.402      ;
; 0.716 ; div_counter[18] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.030      ;
; 0.717 ; div_counter[24] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.031      ;
; 0.718 ; div_counter[22] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.032      ;
; 0.718 ; div_counter[20] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.032      ;
; 0.718 ; div_counter[19] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.032      ;
; 0.719 ; div_counter[17] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.033      ;
; 0.720 ; div_counter[23] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.034      ;
; 0.720 ; div_counter[21] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.034      ;
; 0.725 ; div_counter[16] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.515      ;
; 0.734 ; div_counter[14] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.524      ;
; 0.734 ; div_counter[16] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.524      ;
; 0.735 ; div_counter[12] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; div_counter[16] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; div_counter[10] ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; div_counter[8]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; div_counter[2]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; div_counter[14] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; div_counter[6]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; div_counter[4]  ; div_counter[4]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; div_counter[15] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; div_counter[13] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; div_counter[11] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; div_counter[9]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; div_counter[7]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; div_counter[5]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; div_counter[15] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.533      ;
; 0.752 ; div_counter[13] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.542      ;
; 0.752 ; div_counter[15] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.542      ;
; 0.757 ; div_counter[1]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.050      ;
; 0.865 ; div_counter[16] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.655      ;
; 0.865 ; div_counter[14] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.655      ;
; 0.873 ; div_counter[12] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.663      ;
; 0.874 ; div_counter[16] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.664      ;
; 0.874 ; div_counter[14] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.664      ;
; 0.883 ; div_counter[15] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.673      ;
; 0.883 ; div_counter[13] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.673      ;
; 0.892 ; div_counter[11] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.682      ;
; 0.892 ; div_counter[15] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.682      ;
; 0.892 ; div_counter[13] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.682      ;
; 0.937 ; div_counter[3]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.230      ;
; 0.954 ; div_counter[0]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.247      ;
; 1.004 ; div_counter[12] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.794      ;
; 1.005 ; div_counter[16] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.795      ;
; 1.005 ; div_counter[14] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.795      ;
; 1.013 ; div_counter[12] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.803      ;
; 1.014 ; div_counter[16] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.804      ;
; 1.014 ; div_counter[10] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.804      ;
; 1.014 ; div_counter[14] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.804      ;
; 1.023 ; div_counter[11] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.813      ;
; 1.023 ; div_counter[15] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.813      ;
; 1.023 ; div_counter[13] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.813      ;
; 1.032 ; div_counter[11] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.822      ;
; 1.032 ; div_counter[15] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.822      ;
; 1.032 ; div_counter[9]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.822      ;
; 1.032 ; div_counter[13] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.822      ;
; 1.071 ; div_counter[18] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.385      ;
; 1.072 ; div_counter[20] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.386      ;
; 1.072 ; div_counter[22] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.386      ;
; 1.079 ; div_counter[19] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.393      ;
; 1.080 ; div_counter[17] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.394      ;
; 1.081 ; div_counter[23] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.395      ;
; 1.081 ; div_counter[21] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.395      ;
; 1.088 ; div_counter[19] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.402      ;
; 1.089 ; div_counter[17] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.403      ;
; 1.090 ; div_counter[12] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; div_counter[21] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.102      ; 1.404      ;
; 1.091 ; div_counter[14] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; div_counter[10] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; div_counter[8]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; div_counter[2]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; div_counter[6]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; div_counter[4]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.385      ;
; 1.100 ; div_counter[11] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; div_counter[15] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; div_counter[9]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; div_counter[1]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; div_counter[13] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; div_counter[7]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; div_counter[5]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.394      ;
; 1.109 ; div_counter[11] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; div_counter[13] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; div_counter[9]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; div_counter[1]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; div_counter[7]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; div_counter[5]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.081      ; 1.403      ;
; 1.144 ; div_counter[12] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.934      ;
; 1.144 ; div_counter[10] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.934      ;
; 1.145 ; div_counter[14] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.935      ;
; 1.145 ; div_counter[16] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.935      ;
; 1.153 ; div_counter[12] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.943      ;
; 1.154 ; div_counter[10] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.944      ;
; 1.154 ; div_counter[14] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.944      ;
; 1.154 ; div_counter[8]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.944      ;
; 1.163 ; div_counter[11] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.953      ;
; 1.163 ; div_counter[9]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.953      ;
; 1.163 ; div_counter[13] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.953      ;
; 1.163 ; div_counter[15] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.578      ; 1.953      ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note                                                          ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; 304.04 MHz ; 250.0 MHz       ; in_clock_div_freq ; limit due to minimum period restriction (max I/O toggle rate) ;
; 825.08 MHz ; 402.09 MHz      ; div_counter[25]   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; in_clock_div_freq ; -2.289 ; -35.542       ;
; div_counter[25]   ; -0.212 ; -0.606        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; div_counter[25]   ; 0.401 ; 0.000         ;
; in_clock_div_freq ; 0.416 ; 0.000         ;
+-------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------+--------+---------------------+
; Clock             ; Slack  ; End Point TNS       ;
+-------------------+--------+---------------------+
; in_clock_div_freq ; -3.000 ; -41.662             ;
; div_counter[25]   ; -1.487 ; -5.948              ;
+-------------------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'in_clock_div_freq'                                                                             ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; -2.289 ; div_counter[0]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 3.218      ;
; -2.200 ; div_counter[2]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 3.129      ;
; -2.168 ; div_counter[3]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 3.097      ;
; -2.113 ; div_counter[1]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 3.042      ;
; -2.078 ; div_counter[4]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 3.007      ;
; -1.952 ; div_counter[6]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.881      ;
; -1.880 ; div_counter[0]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.257      ;
; -1.862 ; div_counter[5]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.791      ;
; -1.824 ; div_counter[0]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.753      ;
; -1.822 ; div_counter[8]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.751      ;
; -1.759 ; div_counter[3]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.136      ;
; -1.754 ; div_counter[0]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.131      ;
; -1.736 ; div_counter[7]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.665      ;
; -1.715 ; div_counter[0]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.092      ;
; -1.703 ; div_counter[3]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.632      ;
; -1.698 ; div_counter[0]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.627      ;
; -1.696 ; div_counter[10] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.625      ;
; -1.677 ; div_counter[1]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.054      ;
; -1.660 ; div_counter[18] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 2.122      ;
; -1.659 ; div_counter[0]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.588      ;
; -1.633 ; div_counter[3]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.010      ;
; -1.628 ; div_counter[0]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.005      ;
; -1.626 ; div_counter[2]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 3.003      ;
; -1.621 ; div_counter[1]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.550      ;
; -1.610 ; div_counter[9]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.539      ;
; -1.594 ; div_counter[3]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.971      ;
; -1.589 ; div_counter[0]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.966      ;
; -1.587 ; div_counter[2]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.964      ;
; -1.577 ; div_counter[3]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.506      ;
; -1.574 ; div_counter[17] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 2.036      ;
; -1.572 ; div_counter[0]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.501      ;
; -1.570 ; div_counter[2]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.499      ;
; -1.569 ; div_counter[12] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.498      ;
; -1.551 ; div_counter[1]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.928      ;
; -1.539 ; div_counter[20] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 2.001      ;
; -1.539 ; div_counter[1]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.916      ;
; -1.538 ; div_counter[3]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.467      ;
; -1.533 ; div_counter[0]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.462      ;
; -1.531 ; div_counter[2]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.460      ;
; -1.507 ; div_counter[3]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.884      ;
; -1.504 ; div_counter[4]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.881      ;
; -1.502 ; div_counter[0]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.879      ;
; -1.500 ; div_counter[2]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.877      ;
; -1.495 ; div_counter[1]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.424      ;
; -1.483 ; div_counter[11] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.412      ;
; -1.483 ; div_counter[1]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.412      ;
; -1.468 ; div_counter[3]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.845      ;
; -1.465 ; div_counter[4]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.842      ;
; -1.463 ; div_counter[0]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.840      ;
; -1.461 ; div_counter[2]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.838      ;
; -1.455 ; div_counter[19] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 1.917      ;
; -1.451 ; div_counter[3]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.380      ;
; -1.448 ; div_counter[4]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.377      ;
; -1.447 ; div_counter[14] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.376      ;
; -1.446 ; div_counter[0]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.375      ;
; -1.444 ; div_counter[2]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.373      ;
; -1.426 ; div_counter[5]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.803      ;
; -1.425 ; div_counter[1]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.802      ;
; -1.413 ; div_counter[22] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 1.875      ;
; -1.413 ; div_counter[1]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.790      ;
; -1.412 ; div_counter[3]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.341      ;
; -1.409 ; div_counter[4]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.338      ;
; -1.407 ; div_counter[0]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.336      ;
; -1.405 ; div_counter[2]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.334      ;
; -1.381 ; div_counter[3]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.758      ;
; -1.378 ; div_counter[6]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.755      ;
; -1.378 ; div_counter[4]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.755      ;
; -1.374 ; div_counter[2]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.751      ;
; -1.370 ; div_counter[5]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.299      ;
; -1.369 ; div_counter[1]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.298      ;
; -1.357 ; div_counter[13] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.286      ;
; -1.357 ; div_counter[1]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.286      ;
; -1.342 ; div_counter[3]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.719      ;
; -1.339 ; div_counter[6]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.716      ;
; -1.339 ; div_counter[4]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.716      ;
; -1.337 ; div_counter[0]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.714      ;
; -1.335 ; div_counter[2]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.712      ;
; -1.325 ; div_counter[3]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.254      ;
; -1.323 ; div_counter[21] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 1.785      ;
; -1.322 ; div_counter[6]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.251      ;
; -1.322 ; div_counter[4]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.251      ;
; -1.320 ; div_counter[0]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.249      ;
; -1.319 ; div_counter[16] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.248      ;
; -1.318 ; div_counter[2]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.247      ;
; -1.300 ; div_counter[7]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.677      ;
; -1.300 ; div_counter[5]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.677      ;
; -1.299 ; div_counter[1]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.676      ;
; -1.288 ; div_counter[5]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.665      ;
; -1.287 ; div_counter[1]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.664      ;
; -1.286 ; div_counter[3]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.215      ;
; -1.283 ; div_counter[24] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.540     ; 1.745      ;
; -1.283 ; div_counter[6]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.212      ;
; -1.283 ; div_counter[4]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.212      ;
; -1.281 ; div_counter[0]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.210      ;
; -1.279 ; div_counter[2]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.208      ;
; -1.252 ; div_counter[6]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.629      ;
; -1.252 ; div_counter[4]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.629      ;
; -1.248 ; div_counter[8]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.625      ;
; -1.248 ; div_counter[2]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.375      ; 2.625      ;
; -1.244 ; div_counter[7]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.073     ; 2.173      ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_counter[25]'                                                                               ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; -0.212 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 1.141      ;
; -0.201 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 1.130      ;
; -0.193 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 1.122      ;
; -0.192 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 1.121      ;
; -0.174 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 1.103      ;
; 0.069  ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.860      ;
; 0.070  ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.859      ;
; 0.075  ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.854      ;
; 0.159  ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.073     ; 0.770      ;
+--------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_counter[25]'                                                                               ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; 0.401 ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.684      ;
; 0.480 ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.753      ;
; 0.717 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.988      ;
; 0.724 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 0.992      ;
; 0.774 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.073      ; 1.042      ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'in_clock_div_freq'                                                                             ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; 0.416 ; div_counter[0]  ; div_counter[0]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.684      ;
; 0.539 ; div_counter[16] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.274      ;
; 0.556 ; div_counter[15] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.291      ;
; 0.631 ; div_counter[16] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.366      ;
; 0.661 ; div_counter[16] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.396      ;
; 0.661 ; div_counter[15] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.396      ;
; 0.664 ; div_counter[14] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.399      ;
; 0.665 ; div_counter[18] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.952      ;
; 0.666 ; div_counter[24] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.953      ;
; 0.668 ; div_counter[19] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.955      ;
; 0.669 ; div_counter[22] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.956      ;
; 0.669 ; div_counter[20] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.956      ;
; 0.671 ; div_counter[17] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.958      ;
; 0.672 ; div_counter[23] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.959      ;
; 0.672 ; div_counter[21] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 0.959      ;
; 0.677 ; div_counter[13] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.412      ;
; 0.678 ; div_counter[15] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.413      ;
; 0.682 ; div_counter[12] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.950      ;
; 0.683 ; div_counter[10] ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; div_counter[2]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; div_counter[16] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; div_counter[8]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; div_counter[14] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; div_counter[6]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; div_counter[4]  ; div_counter[4]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.954      ;
; 0.688 ; div_counter[13] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; div_counter[11] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; div_counter[15] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; div_counter[9]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; div_counter[7]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; div_counter[5]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.958      ;
; 0.708 ; div_counter[1]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 0.976      ;
; 0.753 ; div_counter[16] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.488      ;
; 0.758 ; div_counter[14] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.493      ;
; 0.781 ; div_counter[12] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.516      ;
; 0.782 ; div_counter[13] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.517      ;
; 0.783 ; div_counter[16] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.518      ;
; 0.783 ; div_counter[15] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.518      ;
; 0.786 ; div_counter[14] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.521      ;
; 0.799 ; div_counter[11] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.534      ;
; 0.799 ; div_counter[13] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.534      ;
; 0.800 ; div_counter[15] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.535      ;
; 0.844 ; div_counter[3]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.112      ;
; 0.849 ; div_counter[0]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; div_counter[12] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.609      ;
; 0.875 ; div_counter[16] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.610      ;
; 0.880 ; div_counter[14] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.615      ;
; 0.903 ; div_counter[12] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.638      ;
; 0.904 ; div_counter[10] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.639      ;
; 0.904 ; div_counter[11] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.639      ;
; 0.904 ; div_counter[13] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.639      ;
; 0.905 ; div_counter[16] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.640      ;
; 0.905 ; div_counter[15] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.640      ;
; 0.908 ; div_counter[14] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.643      ;
; 0.921 ; div_counter[11] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.656      ;
; 0.921 ; div_counter[13] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.656      ;
; 0.922 ; div_counter[9]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.657      ;
; 0.922 ; div_counter[15] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.657      ;
; 0.987 ; div_counter[18] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.274      ;
; 0.987 ; div_counter[19] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.274      ;
; 0.988 ; div_counter[17] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.275      ;
; 0.989 ; div_counter[23] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.276      ;
; 0.989 ; div_counter[21] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.276      ;
; 0.993 ; div_counter[20] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.280      ;
; 0.993 ; div_counter[22] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.280      ;
; 0.996 ; div_counter[10] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.731      ;
; 0.996 ; div_counter[12] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.731      ;
; 0.997 ; div_counter[16] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.732      ;
; 1.002 ; div_counter[19] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.289      ;
; 1.002 ; div_counter[14] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.737      ;
; 1.004 ; div_counter[12] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; div_counter[17] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.292      ;
; 1.005 ; div_counter[11] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; div_counter[13] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; div_counter[10] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; div_counter[2]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; div_counter[9]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; div_counter[1]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; div_counter[15] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; div_counter[7]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; div_counter[8]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; div_counter[21] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.092      ; 1.293      ;
; 1.007 ; div_counter[5]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.275      ;
; 1.009 ; div_counter[14] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; div_counter[6]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; div_counter[4]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.278      ;
; 1.022 ; div_counter[11] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; div_counter[13] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; div_counter[9]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; div_counter[1]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; div_counter[7]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; div_counter[5]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; div_counter[12] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.760      ;
; 1.026 ; div_counter[10] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.761      ;
; 1.026 ; div_counter[11] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.761      ;
; 1.026 ; div_counter[13] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.761      ;
; 1.027 ; div_counter[8]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.762      ;
; 1.027 ; div_counter[9]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.762      ;
; 1.027 ; div_counter[15] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.762      ;
; 1.030 ; div_counter[14] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.540      ; 1.765      ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------+
; Fast 1200mV 0C Model Setup Summary         ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; in_clock_div_freq ; -0.652 ; -4.976        ;
; div_counter[25]   ; 0.404  ; 0.000         ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; div_counter[25]   ; 0.186 ; 0.000         ;
; in_clock_div_freq ; 0.193 ; 0.000         ;
+-------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------+--------+---------------------+
; Clock             ; Slack  ; End Point TNS       ;
+-------------------+--------+---------------------+
; in_clock_div_freq ; -3.000 ; -30.848             ;
; div_counter[25]   ; -1.000 ; -4.000              ;
+-------------------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'in_clock_div_freq'                                                                             ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; -0.652 ; div_counter[0]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.602      ;
; -0.617 ; div_counter[2]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.567      ;
; -0.585 ; div_counter[3]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.535      ;
; -0.573 ; div_counter[1]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.523      ;
; -0.553 ; div_counter[4]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.503      ;
; -0.485 ; div_counter[6]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.435      ;
; -0.468 ; div_counter[25] ; div_counter[25] ; div_counter[25]   ; in_clock_div_freq ; 0.500        ; 1.146      ; 2.196      ;
; -0.437 ; div_counter[5]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.387      ;
; -0.419 ; div_counter[0]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.562      ;
; -0.413 ; div_counter[8]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.363      ;
; -0.391 ; div_counter[0]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.534      ;
; -0.369 ; div_counter[7]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.319      ;
; -0.360 ; div_counter[2]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.503      ;
; -0.356 ; div_counter[2]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.499      ;
; -0.352 ; div_counter[3]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.495      ;
; -0.351 ; div_counter[0]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.494      ;
; -0.351 ; div_counter[1]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.494      ;
; -0.346 ; div_counter[10] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.296      ;
; -0.340 ; div_counter[0]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.290      ;
; -0.324 ; div_counter[3]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.467      ;
; -0.323 ; div_counter[0]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.466      ;
; -0.312 ; div_counter[0]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.262      ;
; -0.312 ; div_counter[1]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.455      ;
; -0.301 ; div_counter[9]  ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.251      ;
; -0.296 ; div_counter[4]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.439      ;
; -0.292 ; div_counter[4]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.435      ;
; -0.292 ; div_counter[2]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.435      ;
; -0.288 ; div_counter[2]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.431      ;
; -0.284 ; div_counter[3]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.427      ;
; -0.283 ; div_counter[0]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.426      ;
; -0.283 ; div_counter[1]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.426      ;
; -0.281 ; div_counter[2]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.231      ;
; -0.277 ; div_counter[12] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.227      ;
; -0.277 ; div_counter[2]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.227      ;
; -0.275 ; div_counter[18] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.238     ; 1.024      ;
; -0.273 ; div_counter[3]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.223      ;
; -0.272 ; div_counter[0]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; div_counter[1]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.222      ;
; -0.256 ; div_counter[3]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.399      ;
; -0.255 ; div_counter[0]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.398      ;
; -0.245 ; div_counter[3]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.195      ;
; -0.244 ; div_counter[0]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.194      ;
; -0.244 ; div_counter[1]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.387      ;
; -0.233 ; div_counter[11] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; div_counter[1]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.183      ;
; -0.231 ; div_counter[17] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.238     ; 0.980      ;
; -0.228 ; div_counter[6]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.371      ;
; -0.228 ; div_counter[4]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.371      ;
; -0.224 ; div_counter[6]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.367      ;
; -0.224 ; div_counter[4]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.367      ;
; -0.224 ; div_counter[2]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.367      ;
; -0.220 ; div_counter[2]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.363      ;
; -0.217 ; div_counter[4]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.167      ;
; -0.216 ; div_counter[3]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.359      ;
; -0.215 ; div_counter[0]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.358      ;
; -0.215 ; div_counter[1]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.358      ;
; -0.214 ; div_counter[5]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.357      ;
; -0.213 ; div_counter[14] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.163      ;
; -0.213 ; div_counter[4]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.163      ;
; -0.213 ; div_counter[2]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.163      ;
; -0.212 ; div_counter[20] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.238     ; 0.961      ;
; -0.209 ; div_counter[2]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.159      ;
; -0.205 ; div_counter[3]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.155      ;
; -0.204 ; div_counter[0]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.154      ;
; -0.204 ; div_counter[1]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.154      ;
; -0.188 ; div_counter[3]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.331      ;
; -0.187 ; div_counter[0]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.330      ;
; -0.177 ; div_counter[3]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.127      ;
; -0.176 ; div_counter[0]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.126      ;
; -0.176 ; div_counter[5]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.319      ;
; -0.176 ; div_counter[1]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.319      ;
; -0.165 ; div_counter[13] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.115      ;
; -0.165 ; div_counter[1]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.115      ;
; -0.162 ; div_counter[19] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.238     ; 0.911      ;
; -0.160 ; div_counter[6]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.303      ;
; -0.160 ; div_counter[4]  ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.303      ;
; -0.156 ; div_counter[8]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.299      ;
; -0.156 ; div_counter[6]  ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.299      ;
; -0.156 ; div_counter[4]  ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.299      ;
; -0.156 ; div_counter[2]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.299      ;
; -0.152 ; div_counter[8]  ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.295      ;
; -0.152 ; div_counter[2]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.295      ;
; -0.149 ; div_counter[6]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.099      ;
; -0.149 ; div_counter[4]  ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.099      ;
; -0.148 ; div_counter[3]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.291      ;
; -0.147 ; div_counter[7]  ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.290      ;
; -0.147 ; div_counter[1]  ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.290      ;
; -0.146 ; div_counter[5]  ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.289      ;
; -0.145 ; div_counter[6]  ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.095      ;
; -0.145 ; div_counter[4]  ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.095      ;
; -0.145 ; div_counter[2]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.095      ;
; -0.143 ; div_counter[22] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.238     ; 0.892      ;
; -0.143 ; div_counter[16] ; div_counter[25] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.093      ;
; -0.141 ; div_counter[2]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.091      ;
; -0.137 ; div_counter[3]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.087      ;
; -0.136 ; div_counter[0]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.086      ;
; -0.136 ; div_counter[1]  ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.086      ;
; -0.135 ; div_counter[5]  ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.085      ;
; -0.120 ; div_counter[3]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; 0.156      ; 1.263      ;
; -0.109 ; div_counter[3]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 1.000        ; -0.037     ; 1.059      ;
+--------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_counter[25]'                                                                              ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; 0.404 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.546      ;
; 0.416 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.534      ;
; 0.418 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.532      ;
; 0.419 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.531      ;
; 0.420 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.530      ;
; 0.551 ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.399      ;
; 0.554 ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.396      ;
; 0.555 ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.395      ;
; 0.591 ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 1.000        ; -0.037     ; 0.359      ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_counter[25]'                                                                               ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+
; 0.186 ; counter_4_bits[3] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_4_bits[2] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_4_bits[1] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; counter_4_bits[0] ; counter_4_bits[0] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.314      ;
; 0.211 ; counter_4_bits[1] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; counter_4_bits[0] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; counter_4_bits[0] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.335      ;
; 0.310 ; counter_4_bits[1] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; counter_4_bits[2] ; counter_4_bits[3] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; counter_4_bits[2] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; counter_4_bits[0] ; counter_4_bits[2] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.434      ;
; 0.341 ; counter_4_bits[3] ; counter_4_bits[1] ; div_counter[25] ; div_counter[25] ; 0.000        ; 0.037      ; 0.462      ;
+-------+-------------------+-------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'in_clock_div_freq'                                                                             ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+
; 0.193 ; div_counter[0]  ; div_counter[0]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.314      ;
; 0.241 ; div_counter[16] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.563      ;
; 0.254 ; div_counter[15] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.576      ;
; 0.285 ; div_counter[24] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; div_counter[18] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; div_counter[22] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; div_counter[20] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; div_counter[19] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.415      ;
; 0.287 ; div_counter[23] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; div_counter[21] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; div_counter[17] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.416      ;
; 0.291 ; div_counter[12] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; div_counter[10] ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_counter[8]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_counter[2]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; div_counter[16] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_counter[14] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_counter[6]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_counter[4]  ; div_counter[4]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; div_counter[15] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_counter[13] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_counter[11] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_counter[5]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; div_counter[9]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; div_counter[7]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; div_counter[1]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; div_counter[16] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.626      ;
; 0.307 ; div_counter[14] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.629      ;
; 0.307 ; div_counter[16] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.629      ;
; 0.317 ; div_counter[15] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.639      ;
; 0.320 ; div_counter[13] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.642      ;
; 0.320 ; div_counter[15] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.642      ;
; 0.361 ; div_counter[3]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.482      ;
; 0.365 ; div_counter[0]  ; div_counter[1]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.486      ;
; 0.370 ; div_counter[16] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.692      ;
; 0.370 ; div_counter[14] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.692      ;
; 0.371 ; div_counter[12] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.693      ;
; 0.373 ; div_counter[16] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.695      ;
; 0.373 ; div_counter[14] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.695      ;
; 0.383 ; div_counter[15] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.705      ;
; 0.383 ; div_counter[13] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.705      ;
; 0.386 ; div_counter[11] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.708      ;
; 0.386 ; div_counter[15] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.708      ;
; 0.386 ; div_counter[13] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.708      ;
; 0.432 ; div_counter[25] ; div_counter[25] ; div_counter[25]   ; in_clock_div_freq ; 0.000        ; 1.191      ; 1.842      ;
; 0.434 ; div_counter[18] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.563      ;
; 0.434 ; div_counter[12] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.756      ;
; 0.435 ; div_counter[22] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.564      ;
; 0.435 ; div_counter[20] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.564      ;
; 0.436 ; div_counter[16] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.758      ;
; 0.436 ; div_counter[14] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.758      ;
; 0.437 ; div_counter[12] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.759      ;
; 0.438 ; div_counter[10] ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.760      ;
; 0.439 ; div_counter[14] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.761      ;
; 0.439 ; div_counter[16] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.761      ;
; 0.440 ; div_counter[12] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; div_counter[10] ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_counter[8]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_counter[2]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; div_counter[14] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; div_counter[4]  ; div_counter[5]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; div_counter[6]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.563      ;
; 0.444 ; div_counter[19] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; div_counter[23] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; div_counter[17] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; div_counter[21] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; div_counter[19] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.576      ;
; 0.448 ; div_counter[17] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; div_counter[21] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.577      ;
; 0.449 ; div_counter[11] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.771      ;
; 0.449 ; div_counter[15] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.771      ;
; 0.449 ; div_counter[13] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.771      ;
; 0.452 ; div_counter[11] ; div_counter[12] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_counter[1]  ; div_counter[2]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_counter[15] ; div_counter[16] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_counter[13] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_counter[5]  ; div_counter[6]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_counter[11] ; div_counter[19] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.774      ;
; 0.452 ; div_counter[13] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.774      ;
; 0.452 ; div_counter[15] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.774      ;
; 0.453 ; div_counter[9]  ; div_counter[10] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; div_counter[7]  ; div_counter[8]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; div_counter[9]  ; div_counter[17] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.775      ;
; 0.455 ; div_counter[11] ; div_counter[13] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_counter[1]  ; div_counter[3]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_counter[13] ; div_counter[15] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_counter[5]  ; div_counter[7]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; div_counter[9]  ; div_counter[11] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; div_counter[7]  ; div_counter[9]  ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.577      ;
; 0.497 ; div_counter[18] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.626      ;
; 0.498 ; div_counter[20] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.627      ;
; 0.498 ; div_counter[22] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.627      ;
; 0.500 ; div_counter[18] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.629      ;
; 0.500 ; div_counter[12] ; div_counter[20] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.822      ;
; 0.501 ; div_counter[20] ; div_counter[23] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.045      ; 0.630      ;
; 0.501 ; div_counter[10] ; div_counter[18] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.823      ;
; 0.502 ; div_counter[14] ; div_counter[22] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.824      ;
; 0.502 ; div_counter[16] ; div_counter[24] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.824      ;
; 0.503 ; div_counter[12] ; div_counter[14] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; div_counter[12] ; div_counter[21] ; in_clock_div_freq ; in_clock_div_freq ; 0.000        ; 0.238      ; 0.825      ;
+-------+-----------------+-----------------+-------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+--------------------+---------+-------+----------+---------+---------------------+
; Clock              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack   ; -2.696  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  div_counter[25]   ; -0.350  ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  in_clock_div_freq ; -2.696  ; 0.193 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS    ; -43.355 ; 0.0   ; 0.0      ; 0.0     ; -47.61              ;
;  div_counter[25]   ; -1.009  ; 0.000 ; N/A      ; N/A     ; -5.948              ;
;  in_clock_div_freq ; -42.346 ; 0.000 ; N/A      ; N/A     ; -41.662             ;
+--------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; enable_7_seg     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_7_seg_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; in_clock_div_freq       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enable_7_seg     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enable_7_seg     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enable_7_seg     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_7_seg_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; div_counter[25]   ; div_counter[25]   ; 12       ; 0        ; 0        ; 0        ;
; div_counter[25]   ; in_clock_div_freq ; 1        ; 1        ; 0        ; 0        ;
; in_clock_div_freq ; in_clock_div_freq ; 350      ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; div_counter[25]   ; div_counter[25]   ; 12       ; 0        ; 0        ; 0        ;
; div_counter[25]   ; in_clock_div_freq ; 1        ; 1        ; 0        ; 0        ;
; in_clock_div_freq ; in_clock_div_freq ; 350      ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------------------------------+
; Clock Status Summary                                       ;
+-------------------+-------------------+------+-------------+
; Target            ; Clock             ; Type ; Status      ;
+-------------------+-------------------+------+-------------+
; div_counter[25]   ; div_counter[25]   ; Base ; Constrained ;
; in_clock_div_freq ; in_clock_div_freq ; Base ; Constrained ;
+-------------------+-------------------+------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; out_7_seg_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; out_7_seg_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7_seg_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 25 22:03:56 2022
Info: Command: quartus_sta repaso_vhdl -c repaso_vhdl
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'repaso_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name in_clock_div_freq in_clock_div_freq
    Info (332105): create_clock -period 1.000 -name div_counter[25] div_counter[25]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.696             -42.346 in_clock_div_freq 
    Info (332119):    -0.350              -1.009 div_counter[25] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 div_counter[25] 
    Info (332119):     0.465               0.000 in_clock_div_freq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.662 in_clock_div_freq 
    Info (332119):    -1.487              -5.948 div_counter[25] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289             -35.542 in_clock_div_freq 
    Info (332119):    -0.212              -0.606 div_counter[25] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 div_counter[25] 
    Info (332119):     0.416               0.000 in_clock_div_freq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.662 in_clock_div_freq 
    Info (332119):    -1.487              -5.948 div_counter[25] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.652              -4.976 in_clock_div_freq 
    Info (332119):     0.404               0.000 div_counter[25] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 div_counter[25] 
    Info (332119):     0.193               0.000 in_clock_div_freq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.848 in_clock_div_freq 
    Info (332119):    -1.000              -4.000 div_counter[25] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Sun Dec 25 22:03:59 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


