{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758812935559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758812935559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:08:55 2025 " "Processing started: Thu Sep 25 10:08:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758812935559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758812935559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_map --read_settings_files=on --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758812935559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1758812936004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentos/sietesegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7segmentos/sietesegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SieteSegmentos-arch_SieteSegmentos " "Found design unit 1: SieteSegmentos-arch_SieteSegmentos" {  } { { "7segmentos/SieteSegmentos.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/7segmentos/SieteSegmentos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936418 ""} { "Info" "ISGN_ENTITY_NAME" "1 SieteSegmentos " "Found entity 1: SieteSegmentos" {  } { { "7segmentos/SieteSegmentos.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/7segmentos/SieteSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectormonedas/detectormonedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectormonedas/detectormonedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorMonedas-arch_DetectorMonedas " "Found design unit 1: DetectorMonedas-arch_DetectorMonedas" {  } { { "DetectorMonedas/DetectorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/DetectorMonedas/DetectorMonedas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorMonedas " "Found entity 1: DetectorMonedas" {  } { { "DetectorMonedas/DetectorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/DetectorMonedas/DetectorMonedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor de frecuencia/divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor de frecuencia/divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrecuencia-arch_DivisorFrecuencia " "Found design unit 1: DivisorFrecuencia-arch_DivisorFrecuencia" {  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia " "Found entity 1: DivisorFrecuencia" {  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binariobcd(4)/binbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binariobcd(4)/binbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinBCD-arch_BinBCD " "Found design unit 1: BinBCD-arch_BinBCD" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinBCD " "Found entity 1: BinBCD" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlentrega/controlentrega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlentrega/controlentrega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlEntrega-arch_ControlEntrega " "Found design unit 1: ControlEntrega-arch_ControlEntrega" {  } { { "ControlEntrega/ControlEntrega.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ControlEntrega/ControlEntrega.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlEntrega " "Found entity 1: ControlEntrega" {  } { { "ControlEntrega/ControlEntrega.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ControlEntrega/ControlEntrega.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormonedas/comparadormonedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadormonedas/comparadormonedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparadorMonedas-arch_ComparadorMonedas " "Found design unit 1: ComparadorMonedas-arch_ComparadorMonedas" {  } { { "ComparadorMonedas/ComparadorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ComparadorMonedas/ComparadorMonedas.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMonedas " "Found entity 1: ComparadorMonedas" {  } { { "ComparadorMonedas/ComparadorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ComparadorMonedas/ComparadorMonedas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectorcomparador/selectorproducto/selectorproducto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectorcomparador/selectorproducto/selectorproducto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorProducto-arch_SelectorProducto " "Found design unit 1: SelectorProducto-arch_SelectorProducto" {  } { { "SelectorComparador/SelectorProducto/SelectorProducto.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SelectorComparador/SelectorProducto/SelectorProducto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorProducto " "Found entity 1: SelectorProducto" {  } { { "SelectorComparador/SelectorProducto/SelectorProducto.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SelectorComparador/SelectorProducto/SelectorProducto.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorproductosfnl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorproductosfnl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumadorProductosFnl-arch_SumadorProductosFnl " "Found design unit 1: SumadorProductosFnl-arch_SumadorProductosFnl" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumadorProductosFnl " "Found entity 1: SumadorProductosFnl" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812936450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SumadorProductosFnl " "Elaborating entity \"SumadorProductosFnl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1758812936513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuencia DivisorFrecuencia:Divisor " "Elaborating entity \"DivisorFrecuencia\" for hierarchy \"DivisorFrecuencia:Divisor\"" {  } { { "SumadorProductosFnl.vhd" "Divisor" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorMonedas DetectorMonedas:Monedas " "Elaborating entity \"DetectorMonedas\" for hierarchy \"DetectorMonedas:Monedas\"" {  } { { "SumadorProductosFnl.vhd" "Monedas" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorProducto SelectorProducto:Selector " "Elaborating entity \"SelectorProducto\" for hierarchy \"SelectorProducto:Selector\"" {  } { { "SumadorProductosFnl.vhd" "Selector" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparadorMonedas ComparadorMonedas:Comparador " "Elaborating entity \"ComparadorMonedas\" for hierarchy \"ComparadorMonedas:Comparador\"" {  } { { "SumadorProductosFnl.vhd" "Comparador" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlEntrega ControlEntrega:Entrega " "Elaborating entity \"ControlEntrega\" for hierarchy \"ControlEntrega:Entrega\"" {  } { { "SumadorProductosFnl.vhd" "Entrega" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinBCD BinBCD:DineroBCD " "Elaborating entity \"BinBCD\" for hierarchy \"BinBCD:DineroBCD\"" {  } { { "SumadorProductosFnl.vhd" "DineroBCD" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SieteSegmentos SieteSegmentos:Display0 " "Elaborating entity \"SieteSegmentos\" for hierarchy \"SieteSegmentos:Display0\"" {  } { { "SumadorProductosFnl.vhd" "Display0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936529 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod3" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod3" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936910 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1758812936910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812936958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812936958 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758812936958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d8f " "Found entity 1: alt_u_div_d8f" {  } { { "db/alt_u_div_d8f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812937226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937226 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758812937226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j5f " "Found entity 1: alt_u_div_j5f" {  } { { "db/alt_u_div_j5f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_j5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812937386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937386 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758812937386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812937545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758812937545 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758812937545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758812937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758812937621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[1\] GND " "Pin \"SEG3\[1\]\" is stuck at GND" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758812938261 "|SumadorProductosFnl|SEG3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[2\] GND " "Pin \"SEG3\[2\]\" is stuck at GND" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758812938261 "|SumadorProductosFnl|SEG3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[6\] VCC " "Pin \"SEG3\[6\]\" is stuck at VCC" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758812938261 "|SumadorProductosFnl|SEG3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1758812938261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1758812938388 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812938974 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1758812938974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1758812939260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758812939260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1028 " "Implemented 1028 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1758812939418 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1758812939418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "986 " "Implemented 986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1758812939418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1758812939418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758812939464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:08:59 2025 " "Processing ended: Thu Sep 25 10:08:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758812939464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758812939464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758812939464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758812939464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758812941430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758812941430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:09:00 2025 " "Processing started: Thu Sep 25 10:09:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758812941430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1758812941430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1758812941430 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1758812941557 ""}
{ "Info" "0" "" "Project  = SumadorProductosFnl" {  } {  } 0 0 "Project  = SumadorProductosFnl" 0 0 "Fitter" 0 0 1758812941557 ""}
{ "Info" "0" "" "Revision = SumadorProductosFnl" {  } {  } 0 0 "Revision = SumadorProductosFnl" 0 0 "Fitter" 0 0 1758812941557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1758812941667 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SumadorProductosFnl EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"SumadorProductosFnl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1758812941683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758812941731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758812941731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758812941731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1758812941888 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1758812941900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1758812942113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1758812942113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1758812942113 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1758812942113 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2305 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1758812942129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2307 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1758812942129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2309 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1758812942129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2311 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1758812942129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2313 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1758812942129 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1758812942129 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1758812942129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SumadorProductosFnl.sdc " "Synopsys Design Constraints File file not found: 'SumadorProductosFnl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1758812943064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1758812943064 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1758812943064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1758812943064 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1758812943064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1758812943127 ""}  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2300 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758812943127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorFrecuencia:Divisor\|clk_out_internal  " "Automatically promoted node DivisorFrecuencia:Divisor\|clk_out_internal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1758812943127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorFrecuencia:Divisor\|clk_out_internal~0 " "Destination node DivisorFrecuencia:Divisor\|clk_out_internal~0" {  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorFrecuencia:Divisor|clk_out_internal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 2037 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1758812943127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1758812943127 ""}  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorFrecuencia:Divisor|clk_out_internal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758812943127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1758812943398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1758812943429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1758812943429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1758812943429 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758812943508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1758812944209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758812944591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1758812944607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1758812945964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758812945964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1758812946224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1758812946970 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1758812946970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758812947780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1758812947796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1758812947796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1758812947812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1758812947844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1758812948167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1758812948193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1758812948336 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758812948749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/output_files/SumadorProductosFnl.fit.smsg " "Generated suppressed messages file C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/output_files/SumadorProductosFnl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1758812949446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5354 " "Peak virtual memory: 5354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758812949811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:09:09 2025 " "Processing ended: Thu Sep 25 10:09:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758812949811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758812949811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758812949811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1758812949811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1758812951373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758812951373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:09:11 2025 " "Processing started: Thu Sep 25 10:09:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758812951373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1758812951373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1758812951373 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1758812952139 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1758812952171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758812952473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:09:12 2025 " "Processing ended: Thu Sep 25 10:09:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758812952473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758812952473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758812952473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1758812952473 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1758812953091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1758812954264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:09:13 2025 " "Processing started: Thu Sep 25 10:09:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758812954264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758812954264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_sta SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758812954264 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1758812954391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1758812954566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1758812954566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1758812954598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1758812954598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SumadorProductosFnl.sdc " "Synopsys Design Constraints File file not found: 'SumadorProductosFnl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1758812954788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1758812954788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrecuencia:Divisor\|clk_out_internal DivisorFrecuencia:Divisor\|clk_out_internal " "create_clock -period 1.000 -name DivisorFrecuencia:Divisor\|clk_out_internal DivisorFrecuencia:Divisor\|clk_out_internal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK50MHz CLK50MHz " "create_clock -period 1.000 -name CLK50MHz CLK50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1758812954900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954900 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1758812954900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1758812954915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1758812954931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1758812954931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.669 " "Worst-case setup slack is -2.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669             -37.721 CLK50MHz  " "   -2.669             -37.721 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260             -64.885 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -2.260             -64.885 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.082 " "Worst-case hold slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.082 CLK50MHz  " "   -0.082              -0.082 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "    0.343               0.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812954931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812954949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812954949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.000 CLK50MHz  " "   -3.000             -29.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812954949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812954949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1758812955042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1758812955058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1758812955423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1758812955486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1758812955486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.342 " "Worst-case setup slack is -2.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342             -30.694 CLK50MHz  " "   -2.342             -30.694 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -53.255 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -1.918             -53.255 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.111 CLK50MHz  " "   -0.111              -0.111 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "    0.299               0.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812955520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812955528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.000 CLK50MHz  " "   -3.000             -29.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955534 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1758812955637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1758812955726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1758812955726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.060 " "Worst-case setup slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060             -10.891 CLK50MHz  " "   -1.060             -10.891 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805             -17.704 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -0.805             -17.704 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.111 CLK50MHz  " "   -0.111              -0.111 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "    0.179               0.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812955748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1758812955757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.470 CLK50MHz  " "   -3.000             -30.470 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal  " "   -1.000             -54.000 DivisorFrecuencia:Divisor\|clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1758812955757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1758812955757 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1758812956043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1758812956043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758812956185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:09:16 2025 " "Processing ended: Thu Sep 25 10:09:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758812956185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758812956185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758812956185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758812956185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758812957788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758812957788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:09:17 2025 " "Processing started: Thu Sep 25 10:09:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758812957788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758812957788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758812957788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_6_1200mv_85c_slow.vho C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_6_1200mv_85c_slow.vho in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_6_1200mv_0c_slow.vho C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_6_1200mv_0c_slow.vho in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_min_1200mv_0c_fast.vho C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_min_1200mv_0c_fast.vho in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl.vho C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl.vho in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_6_1200mv_85c_vhd_slow.sdo C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_6_1200mv_0c_vhd_slow.sdo C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_min_1200mv_0c_vhd_fast.sdo C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812958980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SumadorProductosFnl_vhd.sdo C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/ simulation " "Generated file SumadorProductosFnl_vhd.sdo in folder \"C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1758812959091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758812959189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:09:19 2025 " "Processing ended: Thu Sep 25 10:09:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758812959189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758812959189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758812959189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758812959189 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758812959807 ""}
