============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Mon Nov  6 11:27:02 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(96)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../shift_filter.v
HDL-1007 : analyze verilog file ../../ahb2hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in ../../TOP.v(26)
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (119 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_hall_sensor/hall_sendor_u1/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk to drive 275 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 839 instances
RUN-0007 : 236 luts, 473 seqs, 68 mslices, 36 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1137 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 901 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     19      
RUN-1001 :   No   |  No   |  Yes  |     296     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     70      
RUN-1001 :   Yes  |  No   |  Yes  |     88      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 837 instances, 236 luts, 473 seqs, 104 slices, 11 macros(104 instances: 68 mslices 36 lslices)
PHY-0007 : Cell area utilization is 9%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 165494
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 99767, overlap = 4
PHY-3002 : Step(2): len = 86480, overlap = 4
PHY-3002 : Step(3): len = 59247.9, overlap = 4
PHY-3002 : Step(4): len = 51932.3, overlap = 6.375
PHY-3002 : Step(5): len = 45201.7, overlap = 7
PHY-3002 : Step(6): len = 41831.3, overlap = 11.5938
PHY-3002 : Step(7): len = 39486.1, overlap = 9.4375
PHY-3002 : Step(8): len = 35987.5, overlap = 6.375
PHY-3002 : Step(9): len = 36049.5, overlap = 6.90625
PHY-3002 : Step(10): len = 33775.3, overlap = 6.625
PHY-3002 : Step(11): len = 31885.7, overlap = 10.5312
PHY-3002 : Step(12): len = 32041.4, overlap = 13.0938
PHY-3002 : Step(13): len = 28667, overlap = 13.5
PHY-3002 : Step(14): len = 28436.8, overlap = 10.0938
PHY-3002 : Step(15): len = 27966.7, overlap = 10.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125209
PHY-3002 : Step(16): len = 28124.4, overlap = 12.5312
PHY-3002 : Step(17): len = 28101.7, overlap = 10.4688
PHY-3002 : Step(18): len = 28108.4, overlap = 10.5312
PHY-3002 : Step(19): len = 27450.6, overlap = 10.2812
PHY-3002 : Step(20): len = 27220.6, overlap = 8.28125
PHY-3002 : Step(21): len = 27272.6, overlap = 10.1562
PHY-3002 : Step(22): len = 27423.9, overlap = 10.1562
PHY-3002 : Step(23): len = 27430.1, overlap = 10.1562
PHY-3002 : Step(24): len = 27341, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250418
PHY-3002 : Step(25): len = 27216.6, overlap = 12.125
PHY-3002 : Step(26): len = 27199.3, overlap = 14.5
PHY-3002 : Step(27): len = 27673.8, overlap = 17.0625
PHY-3002 : Step(28): len = 27761.9, overlap = 16.4688
PHY-3002 : Step(29): len = 27303.2, overlap = 18.4375
PHY-3002 : Step(30): len = 27212.1, overlap = 18.625
PHY-3002 : Step(31): len = 27350, overlap = 18.625
PHY-3002 : Step(32): len = 27247.6, overlap = 18.75
PHY-3002 : Step(33): len = 27247.6, overlap = 18.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000500836
PHY-3002 : Step(34): len = 27156.9, overlap = 18.9688
PHY-3002 : Step(35): len = 27070.2, overlap = 19.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00100167
PHY-3002 : Step(36): len = 27072.1, overlap = 19.0938
PHY-3002 : Step(37): len = 27072.6, overlap = 19.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00200334
PHY-3002 : Step(38): len = 27028, overlap = 19.1562
PHY-3002 : Step(39): len = 26992.1, overlap = 19.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00400669
PHY-3002 : Step(40): len = 27036.3, overlap = 19.3438
PHY-3002 : Step(41): len = 27068.4, overlap = 19.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00801338
PHY-3002 : Step(42): len = 27068.1, overlap = 19.3438
PHY-3002 : Step(43): len = 27061.4, overlap = 19.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0160268
PHY-3002 : Step(44): len = 27066, overlap = 19.1562
PHY-3002 : Step(45): len = 27063.4, overlap = 19.1562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0320535
PHY-3002 : Step(46): len = 27025.6, overlap = 19.1875
PHY-3002 : Step(47): len = 27021.6, overlap = 19.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.064107
PHY-3002 : Step(48): len = 26992.9, overlap = 19.25
PHY-3002 : Step(49): len = 26992.9, overlap = 19.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.128214
PHY-3002 : Step(50): len = 26992.9, overlap = 19.25
PHY-3002 : Step(51): len = 26992.9, overlap = 19.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.256428
PHY-3002 : Step(52): len = 26992.9, overlap = 19.25
PHY-3002 : Step(53): len = 26992.9, overlap = 19.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.512856
PHY-3002 : Step(54): len = 26992.9, overlap = 19.25
PHY-3002 : Step(55): len = 26992.9, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.5386e-06
PHY-3002 : Step(56): len = 25297.7, overlap = 36.9375
PHY-3002 : Step(57): len = 24455.9, overlap = 39.3438
PHY-3002 : Step(58): len = 22130.2, overlap = 27.8438
PHY-3002 : Step(59): len = 20909.5, overlap = 21.625
PHY-3002 : Step(60): len = 18257.1, overlap = 30.9375
PHY-3002 : Step(61): len = 16544.8, overlap = 39.5625
PHY-3002 : Step(62): len = 15005.2, overlap = 37.125
PHY-3002 : Step(63): len = 13571, overlap = 40.6875
PHY-3002 : Step(64): len = 13333.5, overlap = 40.9375
PHY-3002 : Step(65): len = 12401, overlap = 48.75
PHY-3002 : Step(66): len = 12428.1, overlap = 49.25
PHY-3002 : Step(67): len = 12443.3, overlap = 49.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50772e-05
PHY-3002 : Step(68): len = 12154.3, overlap = 47.25
PHY-3002 : Step(69): len = 12278.4, overlap = 47.1562
PHY-3002 : Step(70): len = 12378, overlap = 42.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01544e-05
PHY-3002 : Step(71): len = 12707.6, overlap = 33.4062
PHY-3002 : Step(72): len = 13310.2, overlap = 30.5
PHY-3002 : Step(73): len = 13767.7, overlap = 28.5938
PHY-3002 : Step(74): len = 14218.7, overlap = 28.4688
PHY-3002 : Step(75): len = 13475.5, overlap = 29.0938
PHY-3002 : Step(76): len = 13363.5, overlap = 27.875
PHY-3002 : Step(77): len = 13381.6, overlap = 28.3125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21103e-05
PHY-3002 : Step(78): len = 14271.1, overlap = 55.9688
PHY-3002 : Step(79): len = 14477.7, overlap = 56.0312
PHY-3002 : Step(80): len = 13991.3, overlap = 58.7188
PHY-3002 : Step(81): len = 13940.5, overlap = 57.0625
PHY-3002 : Step(82): len = 13950.1, overlap = 58.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42207e-05
PHY-3002 : Step(83): len = 13875.2, overlap = 51.9375
PHY-3002 : Step(84): len = 14122.1, overlap = 51.375
PHY-3002 : Step(85): len = 14189.6, overlap = 45.6562
PHY-3002 : Step(86): len = 14369.7, overlap = 42.25
PHY-3002 : Step(87): len = 14638.4, overlap = 43.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.84414e-05
PHY-3002 : Step(88): len = 15151, overlap = 42.0312
PHY-3002 : Step(89): len = 15293, overlap = 41.1562
PHY-3002 : Step(90): len = 15821.9, overlap = 38.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.68827e-05
PHY-3002 : Step(91): len = 16326.9, overlap = 39.375
PHY-3002 : Step(92): len = 17033.9, overlap = 38.9062
PHY-3002 : Step(93): len = 17355, overlap = 36.5938
PHY-3002 : Step(94): len = 16926.9, overlap = 35.2812
PHY-3002 : Step(95): len = 17017.6, overlap = 35.3125
PHY-3002 : Step(96): len = 17017.6, overlap = 35.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193765
PHY-3002 : Step(97): len = 17496.7, overlap = 34.0938
PHY-3002 : Step(98): len = 17789.6, overlap = 32.5
PHY-3002 : Step(99): len = 17967.8, overlap = 32.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000387531
PHY-3002 : Step(100): len = 18184.4, overlap = 32.1875
PHY-3002 : Step(101): len = 18072.8, overlap = 32.5938
PHY-3002 : Step(102): len = 18322.7, overlap = 34.9688
PHY-3002 : Step(103): len = 18438, overlap = 33.4688
PHY-3002 : Step(104): len = 18493.7, overlap = 33.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000679952
PHY-3002 : Step(105): len = 18727.2, overlap = 32.875
PHY-3002 : Step(106): len = 18708.4, overlap = 32.7188
PHY-3002 : Step(107): len = 18740.6, overlap = 32.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00112731
PHY-3002 : Step(108): len = 18923, overlap = 32.4375
PHY-3002 : Step(109): len = 18947.3, overlap = 32.6562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00182399
PHY-3002 : Step(110): len = 19137, overlap = 32.5938
PHY-3002 : Step(111): len = 19311.9, overlap = 32.5312
PHY-3002 : Step(112): len = 19515.8, overlap = 32.5
PHY-3002 : Step(113): len = 19570.2, overlap = 32.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00364799
PHY-3002 : Step(114): len = 19599.5, overlap = 32.375
PHY-3002 : Step(115): len = 19671.4, overlap = 32.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00590245
PHY-3002 : Step(116): len = 19700.5, overlap = 31.9688
PHY-3002 : Step(117): len = 19750, overlap = 30.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00955016
PHY-3002 : Step(118): len = 19791.9, overlap = 30.75
PHY-3002 : Step(119): len = 20010.3, overlap = 30.25
PHY-3002 : Step(120): len = 20188.6, overlap = 29.2812
PHY-3002 : Step(121): len = 20139.5, overlap = 29.625
PHY-3002 : Step(122): len = 20098, overlap = 29.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0154522
PHY-3002 : Step(123): len = 20108.3, overlap = 29.5312
PHY-3002 : Step(124): len = 20116.7, overlap = 29.8438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0250016
PHY-3002 : Step(125): len = 20134.2, overlap = 29.8438
PHY-3002 : Step(126): len = 20175.7, overlap = 29.7188
PHY-3002 : Step(127): len = 20257.3, overlap = 29.7812
PHY-3002 : Step(128): len = 20304.3, overlap = 30.7188
PHY-3002 : Step(129): len = 20330.4, overlap = 30.7812
PHY-3002 : Step(130): len = 20352.2, overlap = 30.7812
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0404526
PHY-3002 : Step(131): len = 20369.8, overlap = 30.7812
PHY-3002 : Step(132): len = 20390.2, overlap = 30.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.75 peak overflow 1.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1137.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24248, over cnt = 82(0%), over = 360, worst = 32
PHY-1001 : End global iterations;  0.071345s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.9%)

PHY-1001 : Congestion index: top1 = 45.28, top5 = 27.45, top10 = 20.03, top15 = 15.90.
PHY-1001 : End incremental global routing;  0.094479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4144, tnet num: 1135, tinst num: 837, tnode num: 5770, tedge num: 6964.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.191481s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (65.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.302015s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (51.7%)

OPT-1001 : Current memory(MB): used = 153, reserve = 123, peak = 153.
OPT-1001 : End physical optimization;  0.310245s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 236 LUT to BLE ...
SYN-4008 : Packed 236 LUT and 125 SEQ to BLE.
SYN-4003 : Packing 348 remaining SEQ's ...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 56 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 523/723 primitive instances ...
PHY-3001 : End packing;  0.033008s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.3%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 404 instances
RUN-1001 : 189 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1016 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 779 nets have 2 pins
RUN-1001 : 193 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 402 instances, 378 slices, 11 macros(104 instances: 68 mslices 36 lslices)
PHY-3001 : Cell area utilization is 16%
PHY-3001 : After packing: Len = 20309.2, Over = 38.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75694e-05
PHY-3002 : Step(133): len = 17825.6, overlap = 34.75
PHY-3002 : Step(134): len = 17181.5, overlap = 36.25
PHY-3002 : Step(135): len = 17079.6, overlap = 37.75
PHY-3002 : Step(136): len = 16627.4, overlap = 39.25
PHY-3002 : Step(137): len = 16456, overlap = 40.75
PHY-3002 : Step(138): len = 16191.1, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51387e-05
PHY-3002 : Step(139): len = 16642.6, overlap = 37.25
PHY-3002 : Step(140): len = 16939.8, overlap = 38
PHY-3002 : Step(141): len = 17077.4, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150277
PHY-3002 : Step(142): len = 17533, overlap = 37.5
PHY-3002 : Step(143): len = 17647, overlap = 37.5
PHY-3002 : Step(144): len = 17842.1, overlap = 36.25
PHY-3002 : Step(145): len = 17934.9, overlap = 35.5
PHY-3002 : Step(146): len = 18395.5, overlap = 33.25
PHY-3002 : Step(147): len = 18509.9, overlap = 33.25
PHY-3002 : Step(148): len = 18437.7, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.123656s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (75.8%)

PHY-3001 : Trial Legalized: Len = 20707.7
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146802
PHY-3002 : Step(149): len = 18888.6, overlap = 16
PHY-3002 : Step(150): len = 18374.3, overlap = 22
PHY-3002 : Step(151): len = 18191.9, overlap = 24.75
PHY-3002 : Step(152): len = 18160.8, overlap = 24.5
PHY-3002 : Step(153): len = 18097.6, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000280032
PHY-3002 : Step(154): len = 18199.3, overlap = 22.25
PHY-3002 : Step(155): len = 18263.6, overlap = 21.75
PHY-3002 : Step(156): len = 18377.9, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000560064
PHY-3002 : Step(157): len = 18447.8, overlap = 20.75
PHY-3002 : Step(158): len = 18486.3, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19575.5, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 930 tiles.
PHY-3001 : End spreading;  0.003005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 19653.5, Over = 0
RUN-1003 : finish command "place" in  4.371292s wall, 0.796875s user + 0.515625s system = 1.312500s CPU (30.0%)

RUN-1004 : used memory is 140 MB, reserved memory is 111 MB, peak memory is 154 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 404 instances
RUN-1001 : 189 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1016 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 779 nets have 2 pins
RUN-1001 : 193 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3431, tnet num: 1014, tinst num: 402, tnode num: 4582, tedge num: 6012.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 189 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1014 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 572 clock pins, and constraint 1151 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 23136, over cnt = 58(0%), over = 71, worst = 3
PHY-1002 : len = 23480, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 23824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088143s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.34, top5 = 22.01, top10 = 17.77, top15 = 14.75.
PHY-1001 : End global routing;  0.111148s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 175, reserve = 145, peak = 185.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk_syn_4 will be merged with clock u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk
PHY-1001 : net u_ahb_hall_sensor/hall_sendor_u1/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 269, reserve = 241, peak = 269.
PHY-1001 : End build detailed router design. 1.696758s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (51.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.357461s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.2%)

PHY-1001 : Current memory(MB): used = 280, reserve = 252, peak = 280.
PHY-1001 : End phase 1; 0.359182s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 67624, over cnt = 30(0%), over = 31, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 280, reserve = 252, peak = 280.
PHY-1001 : End initial routed; 0.403206s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (31.0%)

PHY-1001 : Current memory(MB): used = 280, reserve = 252, peak = 280.
PHY-1001 : End phase 2; 0.403266s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (31.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 67568, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.020742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 67560, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.019340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 67600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.015929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.143350s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.6%)

PHY-1001 : Current memory(MB): used = 290, reserve = 262, peak = 290.
PHY-1001 : End phase 3; 0.244916s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.3%)

PHY-1003 : Routed, final wirelength = 67600
PHY-1001 : Current memory(MB): used = 290, reserve = 262, peak = 290.
PHY-1001 : End export database. 0.003933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  2.812212s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (47.8%)

RUN-1003 : finish command "route" in  3.162903s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (46.9%)

RUN-1004 : used memory is 250 MB, reserved memory is 221 MB, peak memory is 290 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        11
  #input                    9
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      446   out of   5824    7.66%
#reg                      530   out of   5824    9.10%
#le                       733
  #lut only               203   out of    733   27.69%
  #reg only               287   out of    733   39.15%
  #lut&reg                243   out of    733   33.15%
#dsp                        2   out of     10   20.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       11   out of     55   20.00%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                              Type               DriverType         Driver                                              Fanout
#1        u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk    GCLK               lslice             u_ahb_hall_sensor/hall_sendor_u1/mux18_syn_70.q0    151
#2        u_ahb_hall_sensor/hall_sendor_u1/clk                  GCLK               pll                u_pll/pll_inst.clkc1                                74
#3        u_pll/clk0_buf                                        GCLK               pll                u_pll/pll_inst.clkc0                                65
#4        I_clk_25m_dup_1                                       GCLK               io                 I_clk_25m_syn_2.di                                  1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        C10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        C11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        E11        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------+
|top                 |fpga_top        |733    |342     |104     |530     |0       |2       |
|  u_ahb_hall_sensor |ahb2hall_sensor |733    |342     |104     |530     |0       |2       |
|    hall_sendor_u1  |hall_sensor     |574    |217     |104     |396     |0       |2       |
|      filter_inst   |shift_filter    |286    |22      |17      |284     |0       |0       |
|  u_mcu             |MCU             |0      |0       |0       |0       |0       |0       |
|  u_pll             |pll             |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       768   
    #2          2       131   
    #3          3        44   
    #4          4        17   
    #5        5-10       10   
    #6        11-50      23   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.12            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 402
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1016, pip num: 6975
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 541 valid insts, and 19057 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.371669s wall, 5.625000s user + 0.031250s system = 5.656250s CPU (412.4%)

RUN-1004 : used memory is 262 MB, reserved memory is 239 MB, peak memory is 435 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231106_112702.log"
