Timing Analyzer report for cronometro_final
Tue Nov 04 19:44:47 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'CLK_50MHz'
 12. Setup: 'divider:U_Divisor_Encadeado|temp_1'
 13. Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'
 14. Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'
 15. Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'
 16. Setup: 'divider:U_Divisor_Encadeado|temp_2'
 17. Hold: 'CLK_50MHz'
 18. Hold: 'divider:U_Divisor_Encadeado|temp_2'
 19. Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'
 20. Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'
 21. Hold: 'divider:U_Divisor_Encadeado|temp_1'
 22. Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'
 23. Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'
 24. Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'
 25. Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'
 26. Recovery: 'divider:U_Divisor_Encadeado|temp_2'
 27. Removal: 'divider:U_Divisor_Encadeado|temp_2'
 28. Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'
 29. Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'
 30. Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'
 31. Setup Transfers
 32. Hold Transfers
 33. Recovery Transfers
 34. Removal Transfers
 35. Report TCCS
 36. Report RSKM
 37. Unconstrained Paths Summary
 38. Clock Status Summary
 39. Unconstrained Input Ports
 40. Unconstrained Output Ports
 41. Unconstrained Input Ports
 42. Unconstrained Output Ports
 43. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cronometro_final                                    ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; CLK_50MHz                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                             ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate } ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate } ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate } ;
; divider:U_Divisor_Encadeado|temp_1                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divider:U_Divisor_Encadeado|temp_1 }                    ;
; divider:U_Divisor_Encadeado|temp_2                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divider:U_Divisor_Encadeado|temp_2 }                    ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 82.9 MHz   ; 82.9 MHz        ; CLK_50MHz                                             ;      ;
; 323.42 MHz ; 323.42 MHz      ; divider:U_Divisor_Encadeado|temp_1                    ;      ;
; 455.79 MHz ; 455.79 MHz      ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Setup Summary                                                                   ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; CLK_50MHz                                             ; -11.063 ; -215.888      ;
; divider:U_Divisor_Encadeado|temp_1                    ; -2.092  ; -6.683        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; -1.194  ; -1.194        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0.611   ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0.930   ; 0.000         ;
; divider:U_Divisor_Encadeado|temp_2                    ; 1.588   ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Hold Summary                                                                   ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK_50MHz                                             ; -5.703 ; -11.073       ;
; divider:U_Divisor_Encadeado|temp_2                    ; -1.642 ; -1.642        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; -0.984 ; -0.984        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; -0.665 ; -0.665        ;
; divider:U_Divisor_Encadeado|temp_1                    ; 1.435  ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 1.640  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Recovery Summary                                                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; -7.736 ; -7.736        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; -7.478 ; -7.478        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; -7.255 ; -7.255        ;
; divider:U_Divisor_Encadeado|temp_2                    ; -6.836 ; -6.836        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Removal Summary                                                               ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; divider:U_Divisor_Encadeado|temp_2                    ; 7.282 ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 7.701 ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 7.924 ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 8.182 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                    ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK_50MHz                                             ; -3.000 ; -3.000        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0.234  ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0.234  ; 0.000         ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0.234  ; 0.000         ;
; divider:U_Divisor_Encadeado|temp_1                    ; 0.234  ; 0.000         ;
; divider:U_Divisor_Encadeado|temp_2                    ; 0.234  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_50MHz'                                                                                                                                                              ;
+---------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.063 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.730     ;
; -11.063 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.730     ;
; -10.663 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.330     ;
; -10.663 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.330     ;
; -10.663 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.330     ;
; -10.663 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.330     ;
; -10.663 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.330     ;
; -10.628 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.295     ;
; -10.628 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.295     ;
; -10.562 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.229     ;
; -10.562 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.229     ;
; -10.541 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.208     ;
; -10.541 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.208     ;
; -10.519 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.186     ;
; -10.519 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.186     ;
; -10.455 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.122     ;
; -10.452 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.119     ;
; -10.445 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.112     ;
; -10.411 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.078     ;
; -10.408 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.075     ;
; -10.408 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.075     ;
; -10.376 ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.043     ;
; -10.330 ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.997     ;
; -10.323 ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.990     ;
; -10.323 ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.990     ;
; -10.322 ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.989     ;
; -10.322 ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.989     ;
; -10.297 ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.964     ;
; -10.297 ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.964     ;
; -10.237 ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.904     ;
; -10.237 ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.904     ;
; -10.228 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.895     ;
; -10.228 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.895     ;
; -10.228 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.895     ;
; -10.228 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.895     ;
; -10.228 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.895     ;
; -10.162 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.829     ;
; -10.162 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.829     ;
; -10.162 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.829     ;
; -10.162 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.829     ;
; -10.162 ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.829     ;
; -10.141 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.808     ;
; -10.141 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.808     ;
; -10.141 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.808     ;
; -10.141 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.808     ;
; -10.141 ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.808     ;
; -10.119 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.786     ;
; -10.119 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.786     ;
; -10.119 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.786     ;
; -10.119 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.786     ;
; -10.119 ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.786     ;
; -10.047 ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.714     ;
; -10.047 ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.714     ;
; -10.025 ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.692     ;
; -10.025 ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.692     ;
; -10.020 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.687     ;
; -10.017 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.684     ;
; -10.010 ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.677     ;
; -10.008 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.675     ;
; -10.008 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.675     ;
; -10.008 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.675     ;
; -10.008 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.675     ;
; -10.008 ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.675     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.976  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.643     ;
; -9.954  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.621     ;
; -9.951  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.618     ;
; -9.944  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.611     ;
; -9.933  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.600     ;
; -9.930  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.597     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.923  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.590     ;
; -9.922  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.589     ;
; -9.912  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; divider:U_Divisor_Encadeado|temp_1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.579     ;
; -9.912  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.579     ;
; -9.911  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.578     ;
; -9.910  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.577     ;
; -9.908  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.575     ;
; -9.901  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.568     ;
; -9.899  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.566     ;
; -9.897  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.564     ;
; -9.897  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.564     ;
; -9.897  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.564     ;
; -9.897  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.564     ;
; -9.897  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.564     ;
; -9.895  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.562     ;
; -9.889  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.556     ;
+---------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divider:U_Divisor_Encadeado|temp_1'                                                                                                                                                                     ;
+--------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.092 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.759      ;
; -1.807 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.474      ;
; -1.795 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.462      ;
; -1.784 ; debounce_v1:U4_Debounce_Z|result         ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.451      ;
; -1.746 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.413      ;
; -1.703 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.370      ;
; -1.702 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.369      ;
; -1.700 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.367      ;
; -1.593 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.260      ;
; -1.518 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.185      ;
; -1.517 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.184      ;
; -1.509 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 2.176      ;
; -1.233 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 1.900      ;
; -0.989 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 1.000        ; 0.000      ; 1.656      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.194 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 1.000        ; 0.000      ; 1.861      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.611 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0.500        ; 1.929      ; 1.861      ;
; 1.111 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 1.000        ; 1.929      ; 1.861      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.930 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0.500        ; 2.410      ; 2.023      ;
; 1.430 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 1.000        ; 2.410      ; 2.023      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divider:U_Divisor_Encadeado|temp_2'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 1.588 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2 ; 0.500        ; 2.906      ; 1.861      ;
; 2.088 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2 ; 1.000        ; 2.906      ; 1.861      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_50MHz'                                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -5.703 ; divider:U_Divisor_Encadeado|temp_1             ; divider:U_Divisor_Encadeado|temp_1             ; divider:U_Divisor_Encadeado|temp_1 ; CLK_50MHz   ; 0.000        ; 7.225      ; 2.119      ;
; -5.370 ; divider:U_Divisor_Encadeado|temp_2             ; divider:U_Divisor_Encadeado|temp_2             ; divider:U_Divisor_Encadeado|temp_2 ; CLK_50MHz   ; 0.000        ; 7.225      ; 2.452      ;
; -5.203 ; divider:U_Divisor_Encadeado|temp_1             ; divider:U_Divisor_Encadeado|temp_1             ; divider:U_Divisor_Encadeado|temp_1 ; CLK_50MHz   ; -0.500       ; 7.225      ; 2.119      ;
; -4.870 ; divider:U_Divisor_Encadeado|temp_2             ; divider:U_Divisor_Encadeado|temp_2             ; divider:U_Divisor_Encadeado|temp_2 ; CLK_50MHz   ; -0.500       ; 7.225      ; 2.452      ;
; 1.640  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.861      ;
; 1.660  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.881      ;
; 1.666  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.887      ;
; 1.988  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.209      ;
; 2.117  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.338      ;
; 2.320  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.541      ;
; 2.324  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.545      ;
; 2.329  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.550      ;
; 2.330  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.551      ;
; 2.993  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.214      ;
; 3.100  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.321      ;
; 3.136  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.357      ;
; 3.144  ; divider:U_Divisor_Encadeado|\P_div:count_2[1]  ; divider:U_Divisor_Encadeado|\P_div:count_2[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.365      ;
; 3.617  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.838      ;
; 3.782  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.003      ;
; 3.927  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.148      ;
; 3.960  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.181      ;
; 3.998  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.219      ;
; 4.083  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.304      ;
; 4.299  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.520      ;
; 4.404  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.625      ;
; 4.478  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.699      ;
; 4.598  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.819      ;
; 4.599  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.820      ;
; 4.673  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.894      ;
; 4.747  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.968      ;
; 4.766  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.987      ;
; 4.812  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.033      ;
; 4.813  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.034      ;
; 4.814  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.035      ;
; 4.855  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.076      ;
; 4.868  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.089      ;
; 4.886  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.107      ;
; 4.887  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.108      ;
; 4.890  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.111      ;
; 4.907  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.128      ;
; 4.909  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.130      ;
; 4.956  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.177      ;
; 4.981  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.202      ;
; 5.045  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.266      ;
; 5.101  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.322      ;
; 5.102  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.323      ;
; 5.124  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.345      ;
; 5.134  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.355      ;
; 5.197  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.418      ;
; 5.212  ; divider:U_Divisor_Encadeado|\P_div:count_1[16] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.433      ;
; 5.214  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.435      ;
; 5.269  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.490      ;
; 5.295  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.516      ;
; 5.298  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.519      ;
; 5.300  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[16] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.521      ;
; 5.303  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.524      ;
; 5.306  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.527      ;
; 5.308  ; divider:U_Divisor_Encadeado|\P_div:count_1[17] ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.529      ;
; 5.315  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.536      ;
; 5.379  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.600      ;
; 5.389  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.610      ;
; 5.412  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.633      ;
; 5.434  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.655      ;
; 5.467  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.688      ;
; 5.485  ; divider:U_Divisor_Encadeado|\P_div:count_1[16] ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.706      ;
; 5.521  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.742      ;
; 5.524  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.745      ;
; 5.531  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.752      ;
; 5.581  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.802      ;
; 5.603  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.824      ;
; 5.621  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.842      ;
; 5.627  ; divider:U_Divisor_Encadeado|\P_div:count_2[3]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.848      ;
; 5.679  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.900      ;
; 5.682  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.903      ;
; 5.683  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.904      ;
; 5.736  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.957      ;
; 5.779  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.000      ;
; 5.786  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.007      ;
; 5.804  ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.025      ;
; 5.809  ; divider:U_Divisor_Encadeado|\P_div:count_1[2]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.030      ;
; 5.878  ; divider:U_Divisor_Encadeado|\P_div:count_1[6]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.099      ;
; 5.880  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.101      ;
; 5.883  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.104      ;
; 5.926  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.147      ;
; 5.929  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.150      ;
; 5.941  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.162      ;
; 5.987  ; divider:U_Divisor_Encadeado|\P_div:count_2[0]  ; divider:U_Divisor_Encadeado|temp_2             ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.208      ;
; 5.994  ; divider:U_Divisor_Encadeado|\P_div:count_1[15] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.215      ;
; 5.998  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.219      ;
; 5.999  ; divider:U_Divisor_Encadeado|\P_div:count_1[5]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.220      ;
; 6.005  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; divider:U_Divisor_Encadeado|\P_div:count_1[7]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.226      ;
; 6.024  ; divider:U_Divisor_Encadeado|\P_div:count_1[0]  ; divider:U_Divisor_Encadeado|\P_div:count_1[12] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.245      ;
; 6.044  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.265      ;
; 6.046  ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; divider:U_Divisor_Encadeado|\P_div:count_1[13] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.267      ;
; 6.050  ; divider:U_Divisor_Encadeado|\P_div:count_2[4]  ; divider:U_Divisor_Encadeado|\P_div:count_2[5]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.271      ;
; 6.062  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; divider:U_Divisor_Encadeado|\P_div:count_1[10] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.283      ;
; 6.066  ; divider:U_Divisor_Encadeado|\P_div:count_1[1]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.287      ;
; 6.069  ; divider:U_Divisor_Encadeado|\P_div:count_1[8]  ; divider:U_Divisor_Encadeado|\P_div:count_1[14] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.290      ;
; 6.095  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[11] ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.316      ;
; 6.141  ; divider:U_Divisor_Encadeado|\P_div:count_1[3]  ; divider:U_Divisor_Encadeado|\P_div:count_1[9]  ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.362      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divider:U_Divisor_Encadeado|temp_2'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -1.642 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2 ; 0.000        ; 2.906      ; 1.861      ;
; -1.142 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2 ; -0.500       ; 2.906      ; 1.861      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.984 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0.000        ; 2.410      ; 2.023      ;
; -0.484 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; -0.500       ; 2.410      ; 2.023      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.665 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0.000        ; 1.929      ; 1.861      ;
; -0.165 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; -0.500       ; 1.929      ; 1.861      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divider:U_Divisor_Encadeado|temp_1'                                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.435 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 1.656      ;
; 1.679 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 1.900      ;
; 1.955 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.176      ;
; 1.963 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.184      ;
; 1.964 ; debounce_v1:U4_Debounce_Z|flipflops[0]   ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.185      ;
; 2.039 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.260      ;
; 2.146 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.367      ;
; 2.148 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.369      ;
; 2.149 ; debounce_v1:U4_Debounce_Z|flipflops[1]   ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.370      ;
; 2.192 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.413      ;
; 2.230 ; debounce_v1:U4_Debounce_Z|result         ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.451      ;
; 2.241 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|counter_out[0] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.462      ;
; 2.253 ; debounce_v1:U4_Debounce_Z|counter_out[0] ; debounce_v1:U4_Debounce_Z|counter_out[1] ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.474      ;
; 2.538 ; debounce_v1:U4_Debounce_Z|counter_out[1] ; debounce_v1:U4_Debounce_Z|result         ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_1 ; 0.000        ; 0.000      ; 2.759      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.640 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0.000        ; 0.000      ; 1.861      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'                                                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.736 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0.500        ; -3.424     ; 4.479      ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'                                                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.478 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0.500        ; -3.166     ; 4.479      ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'                                                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.255 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0.500        ; -2.943     ; 4.479      ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'divider:U_Divisor_Encadeado|temp_2'                                                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -6.836 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_2 ; 1.000        ; -2.447     ; 5.056      ;
+--------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'divider:U_Divisor_Encadeado|temp_2'                                                                                                                                                                       ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 7.282 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_2 ; 0.000        ; -2.447     ; 5.056      ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate'                                                                                                                                                                       ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.701 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; -0.500       ; -2.943     ; 4.479      ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate'                                                                                                                                                                       ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.924 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d3|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; -0.500       ; -3.166     ; 4.479      ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate'                                                                                                                                                                       ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                               ; Launch Clock                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.182 ; debounce_v1:U4_Debounce_Z|result ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; -0.500       ; -3.424     ; 4.479      ;
+-------+----------------------------------+-------------------------------------------------------+------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                             ; CLK_50MHz                                             ; 4764     ; 0        ; 0        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1                    ; CLK_50MHz                                             ; 1        ; 1        ; 0        ; 0        ;
; divider:U_Divisor_Encadeado|temp_2                    ; CLK_50MHz                                             ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0        ; 0        ; 0        ; 1        ;
; divider:U_Divisor_Encadeado|temp_1                    ; divider:U_Divisor_Encadeado|temp_1                    ; 14       ; 0        ; 0        ; 0        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2                    ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                             ; CLK_50MHz                                             ; 4764     ; 0        ; 0        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1                    ; CLK_50MHz                                             ; 1        ; 1        ; 0        ; 0        ;
; divider:U_Divisor_Encadeado|temp_2                    ; CLK_50MHz                                             ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0        ; 0        ; 0        ; 1        ;
; divider:U_Divisor_Encadeado|temp_1                    ; divider:U_Divisor_Encadeado|temp_1                    ; 14       ; 0        ; 0        ; 0        ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; divider:U_Divisor_Encadeado|temp_2                    ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_2                    ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                      ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; 0        ; 0        ; 1        ; 0        ;
; divider:U_Divisor_Encadeado|temp_1 ; divider:U_Divisor_Encadeado|temp_2                    ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; Target                                                ; Clock                                                 ; Type ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; CLK_50MHz                                             ; CLK_50MHz                                             ; Base ; Constrained ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate ; Base ; Constrained ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate ; Base ; Constrained ;
; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate ; Base ; Constrained ;
; divider:U_Divisor_Encadeado|temp_1                    ; divider:U_Divisor_Encadeado|temp_1                    ; Base ; Constrained ;
; divider:U_Divisor_Encadeado|temp_2                    ; divider:U_Divisor_Encadeado|temp_2                    ; Base ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_Z      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DISPLAY_UNID[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_DEZ          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_UNID         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_Z      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DISPLAY_UNID[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_DEZ          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_UNID         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 04 19:44:45 2025
Info: Command: quartus_sta cronometro_final -c cronometro_final
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cronometro_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name divider:U_Divisor_Encadeado|temp_2 divider:U_Divisor_Encadeado|temp_2
    Info (332105): create_clock -period 1.000 -name divider:U_Divisor_Encadeado|temp_1 divider:U_Divisor_Encadeado|temp_1
    Info (332105): create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.063            -215.888 CLK_50MHz 
    Info (332119):    -2.092              -6.683 divider:U_Divisor_Encadeado|temp_1 
    Info (332119):    -1.194              -1.194 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate 
    Info (332119):     0.611               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate 
    Info (332119):     0.930               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate 
    Info (332119):     1.588               0.000 divider:U_Divisor_Encadeado|temp_2 
Info (332146): Worst-case hold slack is -5.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.703             -11.073 CLK_50MHz 
    Info (332119):    -1.642              -1.642 divider:U_Divisor_Encadeado|temp_2 
    Info (332119):    -0.984              -0.984 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate 
    Info (332119):    -0.665              -0.665 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate 
    Info (332119):     1.435               0.000 divider:U_Divisor_Encadeado|temp_1 
    Info (332119):     1.640               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate 
Info (332146): Worst-case recovery slack is -7.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.736              -7.736 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate 
    Info (332119):    -7.478              -7.478 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate 
    Info (332119):    -7.255              -7.255 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate 
    Info (332119):    -6.836              -6.836 divider:U_Divisor_Encadeado|temp_2 
Info (332146): Worst-case removal slack is 7.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.282               0.000 divider:U_Divisor_Encadeado|temp_2 
    Info (332119):     7.701               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate 
    Info (332119):     7.924               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate 
    Info (332119):     8.182               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 CLK_50MHz 
    Info (332119):     0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d0|qstate 
    Info (332119):     0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d1|qstate 
    Info (332119):     0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0|dff_vhdl:ff_d2|qstate 
    Info (332119):     0.234               0.000 divider:U_Divisor_Encadeado|temp_1 
    Info (332119):     0.234               0.000 divider:U_Divisor_Encadeado|temp_2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Tue Nov 04 19:44:47 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


