<p><u>Results</u></p><p> </p><p><u>Highlights</u></p><ul><li>Benny Winefeld joined ArterisIP engineering staff this week as Solutions Architect and Darshan Alagud joined our Symphony HW design team.</li><li>Ncore 3 roadmap proposal reviewed and approved by Exec Staff.  Board presentation planned for Nov 2<sup>nd</sup> board meeting.</li><li>Jama installation complete (thanks Bhavin!).  Next phase for implementation is Engagement Plan and Initial Discovery.</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Multiple installation issues seen by our Ncore customers.  We need to make our overall installation process and testing more robust.<br/><br/></li></ul><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Incorporating feedback from 0.7 Arch Def Spec reviews into final 0.7 version of the spec.</li><li>Working on resolving performance modeling issues with performance team.</li><li>Federico Angiolini started his consulting contract last week and is packaging the iNoCs SW for installation Monday on our servers.</li><li>Top priority is to start Parameter specification and legal architectural combination discussions across HW and SW, Arch and Micro-arch.</li></ul><li>Ncore3.0 / Sonata</li></ul></ul><ul><ul><ul><li>Oski Interlock:</li><ul><li>CHI Coherency verification for Configs 1-3 with Atomics should be complete this next week with Configs 4,5 the following week.</li><li>All Formal Verification (SOW#1) including Data Integrity checks trending to 11/13/2017.</li></ul><li>Developed initial specification for light-weight Data Link layer transport for Ncore based on Symphony.  Reviewing this week with Symphony arch/uarch team.</li><li>Finalized recommended configuration for Seagate based on CMC with read-allocate policy.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Project Angelo for Ncore v2.2 performance modeling in full swing.</li><ul><li>Delivered Ncore2.5_ir1 package to Synopsys that delivers directories with agreed upon structure and content for csv files, apf, CCTI PA model and directory for C++ models.</li></ul><li>Started to pivot engineering towards new Ncore roadmap aligned with Symphony/Maestro.</li></ul><li>Symphony</li><ul><li>Maestro GUI : continue to advance use-case mock-ups and topology capture.</li><li>Starting definition of custom validation approach in C++ for Maestro.</li><li>Plan in place for harvesting iNoCs solution for usage in Maestro.  Consulting agreement with Federico signed and engagement started.</li></ul></ul></ul><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc11 with FlexNoC v3.5.3_rc2 remains as final release candidate – no known issues remaining.</li><li>QA testing progressing well and documentation in full swing.</li><li>With Benny on board, engineering flow testing will commence with initial meetings this Monday to align on flow and pass/fail criteria. </li><li>Expected release date between Nov 3 and Nov 10, 2017.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>Possible patch release (v2.2.1) to target installation improvements and 2 new errata (CONC-3724 &amp; CONC-3723), neither effecting shipping configs.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support and deferred errata from v2.2</li><ul><li>Ncore2.5_ir1 released for Conductor to PA integration.</li><li>RTL work for DMI read allocate policy: waiting for approval to trigger this.</li><li>Carbon Breker integration complete. A few opens remain before we can call the Eval complete. This includes NCB integration and batch mode running.</li><li>Customer TB upgrades/bug fixes being made.  Checker fixes being made.</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li><li> </li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">22-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">92</p></td></tr><tr><td class="confluenceTd"><p align="right">23-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">97</p></td></tr><tr><td class="confluenceTd"><p align="right">24-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">97</p></td></tr><tr><td class="confluenceTd"><p align="right">25-Oct</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">26-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">97</p></td></tr></tbody></table></div><p>             </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>All module micro arch in progress</li><ul><li>DMI did detailed analysis of simplification if we move to single flow for both coherent and non-coherent</li><li>DII  formal review done, incorporate initial feedback.</li><li>CHI-AIU formal review scheduled for Thursday.    </li></ul><li>Micro-Arch 0.7 slip due arch open items and change in direction.</li><li>Initial discussions on Symphony DL-C interface</li><li>CCP</li><ul><li>Configurable latency changes done</li><li>Initial proposal for memory sleep feature    </li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Added changes to TB to use new message type defines for Ncore 3.0.</li></ul></ul></ul><p> </p><ul><ul><li>Key Deliverables</li><ul><li><em>Will be updated based on new Ncore 3 direction.</em></li></ul></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>Unit test for testlist.json.</li></ul></ul><p> </p><ul><li>Coda Cache</li><ul><li>Micro arch updates done based on feedback.</li><li>Started RTL coding.</li><li>Initial Testplan review planned end of next week.</li><li>Lots of work on porting NCB testbench to LLC. Ready to compile early next week. Should be ready with TB for RTL end of week after.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>Finalized format and content of csv file to enable parameter passing and unit hierarchies between Conductor and PA.</li><li>Aligned on interfaces between C++ model and PA based on packet phit class. </li><ul><li>Synopsys agreed to use this class and our function to pass data between FT-XXX and between Concerto units to CCTI.</li></ul><li>Delivered Ncore2.5_ir1 package to Synopsys that delivers directories with agreed upon structure and content for csv files, apf, CCTI PA model and directory for C++ models.</li><li>Working towards first integrating event week of Nov 6<sup>th</sup>.</li></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>We are working on Symphony 0.9 milestone (0.7 micro architecture and 0.5 architecture).</li><li>Design team is working on adding details in micro architecture spec and documenting Symphony components. </li><ul><li>Design tasks for 0.9 Arch milestone (0.7 micro arch)  in Jira: <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307Design" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307Design</a></li></ul><li>Verification team is working on adding rsim.js based flow to enable customized test bench for CTL, ATP and AXI level.</li><ul><li>Started sprint II.  Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><li> </li></ul><li>Performance team is working on integrating memory scheduler and fixing bugs. </li><ul><li>Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li></ul></ul></ul><ul><ul><li>Key Deliverables</li><ul><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  <strong>Done 10/13/2017</strong>.</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>1 Logic accept and joined this week (welcome Darshan!).  Sourcing new candidates with Keith for second position.</li><li>2 DV now on board and 1 Formal candidate accepted offer and starting 11/13/2017.</li></ul></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Presented Ncore 3 strategic proposal to Exec Staff which was approved and will be presented to board Nov 2<sup>nd</sup>.</li><li>Held separate meetings with the SW, HW and DV teams in Campbell to discuss Ncore 3 direction change, sharing strategic context and motivations.  Symphony HW team next week (Tue) in Austin.</li><li>Providing leadership and direction for Ncore Performance modeling for Ncore v2.5.</li><li>Driving Piano v2.2 release reviews.  Release on track for mid-November.</li><li>Driving Jama kick-off and worked with Bhavin/Steve to successfully install Jama last week.</li><li>Started engagement with Federico on iNoCs and Topology Synthesis now that Consulting Agreement in place.</li><li>Delivered updated task-list for  DARPA project for Physically Optimized Interconnect Topology Synthesis (POINTS).</li><li>On-boarding of Benny Winefeld who joins engineering as Solutions Architect with first assignment to develop full engineering product flow for Piano.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Deliver CHI/ACE in Ncore v3.0 on Symphony/Maestro with early access Q2’18 and full release Q3’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/10/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  RTL coding in progress.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  In progress.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on Engineering flow testing, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 and SW Arch 0.5 (w/Exception) Done 10/13/2017. </strong> HW Rev0.9/SW Rev0.7 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on new direction.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>November Austin 10/31 – 11/3 to visit team and attend ArterisIP Q4 Board Meeting.</p><p> </p><p> </p>