//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_70
.address_size 64

	// .globl	g2p2g
.func _ZN4core6result13unwrap_failed17h02aadeb87602f26eE
()
.noreturn ;
// _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE has been demoted
// _ZN20sparkl2d_kernels_ptx4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h3634a3b500a9cd47E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .u64 g2p2g_param_1,
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .u64 g2p2g_param_8,
	.param .u64 g2p2g_param_9,
	.param .align 8 .b8 g2p2g_param_10[72],
	.param .align 8 .b8 g2p2g_param_11[72],
	.param .u32 g2p2g_param_12,
	.param .u8 g2p2g_param_13
)
{
	.local .align 16 .b8 	__local_depot0[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<750>;
	.reg .b16 	%rs<38>;
	.reg .f32 	%f<5024>;
	.reg .b32 	%r<1756>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1220>;
	// demoted variable
	.shared .align 8 .b8 _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE[4096];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f865, [g2p2g_param_0];
	ld.param.u64 	%rd338, [g2p2g_param_3];
	ld.param.u64 	%rd339, [g2p2g_param_4];
	ld.param.u64 	%rd340, [g2p2g_param_5];
	ld.param.u64 	%rd341, [g2p2g_param_6];
	ld.param.u64 	%rd342, [g2p2g_param_7];
	ld.param.u64 	%rd343, [g2p2g_param_8];
	ld.param.u8 	%r311, [g2p2g_param_13];
	ld.param.u8 	%r312, [g2p2g_param_13+1];
	prmt.b32 	%r313, %r312, %r311, 30212;
	and.b32  	%r314, %r313, 1;
	setp.eq.b32 	%p3, %r314, 1;
	ld.param.u64 	%rd358, [g2p2g_param_11+64];
	ld.param.u64 	%rd357, [g2p2g_param_11+56];
	ld.param.u64 	%rd356, [g2p2g_param_11+48];
	ld.param.u64 	%rd355, [g2p2g_param_11+32];
	ld.param.u64 	%rd353, [g2p2g_param_11+16];
	ld.param.u64 	%rd352, [g2p2g_param_11+8];
	ld.param.f32 	%f867, [g2p2g_param_11];
	ld.param.u64 	%rd351, [g2p2g_param_10+64];
	ld.param.u32 	%r308, [g2p2g_param_10+40];
	ld.param.u64 	%rd348, [g2p2g_param_10+32];
	ld.param.u64 	%rd345, [g2p2g_param_10+8];
	add.u64 	%rd1, %SPL, 64;
	add.u64 	%rd4, %SPL, 48;
	add.u64 	%rd5, %SPL, 64;
	add.u64 	%rd6, %SPL, 96;
	cvta.to.global.u64 	%rd8, %rd345;
	cvta.to.global.u64 	%rd9, %rd348;
	cvta.to.global.u64 	%rd11, %rd355;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p4, %r2, 0;
	@%p4 bra 	$L__BB0_553;

	mov.u32 	%r315, %ctaid.x;
	selp.b64 	%rd365, %rd357, %rd356, %p3;
	cvta.to.global.u64 	%rd366, %rd365;
	mul.wide.u32 	%rd367, %r315, 8;
	add.s64 	%rd12, %rd366, %rd367;
	mov.u32 	%r316, 64;
	div.u32 	%r317, %r316, %r2;
	cvt.u64.u32 	%rd13, %r317;
	mul.wide.u32 	%rd14, %r317, %r1;
	setp.gt.u64 	%p5, %rd14, 127;
	@%p5 bra 	$L__BB0_552;

	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r318, [%rd12];
	cvta.to.global.u64 	%rd368, %rd353;
	mul.wide.u32 	%rd369, %r318, 24;
	add.s64 	%rd370, %rd368, %rd369;
	ld.global.u64 	%rd371, [%rd370];
	ld.global.v2.u32 	{%r319, %r320}, [%rd370+8];
	shr.u64 	%rd372, %rd14, 4;
	and.b64  	%rd15, %rd372, 1;
	shr.u64 	%rd373, %rd14, 5;
	and.b64  	%rd16, %rd373, 1;
	add.s64 	%rd374, %rd15, %rd371;
	and.b64  	%rd375, %rd374, 4294967295;
	shl.b64 	%rd376, %rd14, 27;
	and.b64  	%rd377, %rd376, 4294967296;
	add.s64 	%rd378, %rd377, %rd371;
	and.b64  	%rd379, %rd378, -4294967296;
	or.b64  	%rd17, %rd379, %rd375;
	shr.u64 	%rd380, %rd17, 16;
	xor.b64  	%rd381, %rd380, %rd17;
	mul.lo.s64 	%rd382, %rd381, 2246822507;
	shr.u64 	%rd383, %rd382, 13;
	xor.b64  	%rd384, %rd383, %rd382;
	mul.lo.s64 	%rd385, %rd384, 3266489909;
	shr.u64 	%rd386, %rd385, 16;
	xor.b64  	%rd18, %rd386, %rd385;
	cvt.u64.u32 	%rd387, %r308;
	add.s64 	%rd19, %rd387, -1;
	and.b64  	%rd1127, %rd18, %rd19;
	shl.b64 	%rd388, %rd1127, 4;
	add.s64 	%rd389, %rd9, %rd388;
	ld.global.u64 	%rd21, [%rd389];
	setp.eq.s64 	%p6, %rd21, %rd17;
	@%p6 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_3;

$L__BB0_16:
	setp.gt.u32 	%p17, %r2, 64;
	@%p17 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_17;

$L__BB0_3:
	setp.eq.s64 	%p7, %rd21, -1;
	@%p7 bra 	$L__BB0_9;

$L__BB0_5:
	add.s64 	%rd390, %rd1127, 1;
	and.b64  	%rd1127, %rd390, %rd19;
	shl.b64 	%rd391, %rd1127, 4;
	add.s64 	%rd392, %rd9, %rd391;
	ld.global.u64 	%rd24, [%rd392];
	setp.eq.s64 	%p8, %rd24, %rd17;
	@%p8 bra 	$L__BB0_8;

	setp.ne.s64 	%p9, %rd24, -1;
	@%p9 bra 	$L__BB0_5;

	setp.lt.u32 	%p10, %r2, 65;
	@%p10 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_31;

$L__BB0_9:
	setp.gt.u32 	%p12, %r2, 64;
	@%p12 bra 	$L__BB0_31;

$L__BB0_10:
	and.b64  	%rd25, %rd14, 15;
	add.s64 	%rd26, %rd25, %rd13;
	shl.b64 	%rd27, %rd15, 2;
	shl.b64 	%rd28, %rd16, 2;
	add.s64 	%rd393, %rd25, 1;
	max.u64 	%rd29, %rd393, %rd26;
	sub.s64 	%rd394, %rd29, %rd14;
	and.b64  	%rd1129, %rd394, 3;
	setp.eq.s64 	%p13, %rd1129, 0;
	mov.u64 	%rd1135, %rd25;
	@%p13 bra 	$L__BB0_13;

	mov.u64 	%rd1128, %rd25;

$L__BB0_12:
	.pragma "nounroll";
	add.s64 	%rd1135, %rd1128, 1;
	shr.u64 	%rd395, %rd1128, 2;
	and.b64  	%rd396, %rd395, 3;
	and.b64  	%rd397, %rd1128, 3;
	or.b64  	%rd398, %rd397, %rd27;
	or.b64  	%rd399, %rd396, %rd28;
	shl.b64 	%rd400, %rd399, 3;
	or.b64  	%rd401, %rd398, %rd400;
	shl.b64 	%rd402, %rd401, 6;
	mov.u64 	%rd403, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	mov.u64 	%rd404, 0;
	add.s64 	%rd405, %rd403, %rd402;
	st.shared.u64 	[%rd405+32], %rd404;
	mov.f32 	%f868, 0f00000000;
	st.shared.v2.f32 	[%rd405+40], {%f868, %f868};
	st.shared.v2.f32 	[%rd405+24], {%f868, %f868};
	st.shared.v2.f32 	[%rd405+16], {%f868, %f868};
	st.shared.u32 	[%rd405+56], %rd404;
	st.shared.u64 	[%rd405+48], %rd404;
	st.shared.u64 	[%rd405], %rd404;
	mov.u32 	%r321, -1;
	st.shared.u32 	[%rd405+60], %r321;
	add.s64 	%rd1129, %rd1129, -1;
	setp.ne.s64 	%p14, %rd1129, 0;
	mov.u64 	%rd1128, %rd1135;
	@%p14 bra 	$L__BB0_12;

$L__BB0_13:
	not.b64 	%rd406, %rd25;
	add.s64 	%rd407, %rd29, %rd406;
	setp.lt.u64 	%p15, %rd407, 3;
	@%p15 bra 	$L__BB0_31;

	add.s64 	%rd408, %rd1135, 3;
	and.b64  	%rd409, %rd408, 3;
	add.s64 	%rd410, %rd1135, 1;
	and.b64  	%rd411, %rd410, 3;
	and.b64  	%rd412, %rd1135, 3;
	or.b64  	%rd36, %rd412, %rd27;
	or.b64  	%rd37, %rd411, %rd27;
	or.b64  	%rd38, %rd409, %rd27;
	shr.u64 	%rd1134, %rd408, 2;
	add.s64 	%rd413, %rd1135, 2;
	shr.u64 	%rd1133, %rd413, 2;
	shr.u64 	%rd1132, %rd1135, 2;
	shr.u64 	%rd1131, %rd410, 2;

$L__BB0_15:
	and.b64  	%rd414, %rd1132, 3;
	or.b64  	%rd415, %rd414, %rd28;
	shl.b64 	%rd416, %rd415, 3;
	or.b64  	%rd417, %rd36, %rd416;
	shl.b64 	%rd418, %rd417, 6;
	mov.u64 	%rd419, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	mov.u64 	%rd420, 0;
	add.s64 	%rd421, %rd419, %rd418;
	st.shared.u64 	[%rd421+32], %rd420;
	mov.f32 	%f869, 0f00000000;
	st.shared.v2.f32 	[%rd421+40], {%f869, %f869};
	st.shared.v2.f32 	[%rd421+24], {%f869, %f869};
	st.shared.v2.f32 	[%rd421+16], {%f869, %f869};
	st.shared.u32 	[%rd421+56], %rd420;
	st.shared.u64 	[%rd421+48], %rd420;
	st.shared.u64 	[%rd421], %rd420;
	mov.u32 	%r322, -1;
	st.shared.u32 	[%rd421+60], %r322;
	and.b64  	%rd422, %rd1131, 3;
	or.b64  	%rd423, %rd422, %rd28;
	shl.b64 	%rd424, %rd423, 3;
	or.b64  	%rd425, %rd37, %rd424;
	shl.b64 	%rd426, %rd425, 6;
	add.s64 	%rd427, %rd419, %rd426;
	st.shared.u64 	[%rd427+32], %rd420;
	st.shared.v2.f32 	[%rd427+40], {%f869, %f869};
	st.shared.v2.f32 	[%rd427+24], {%f869, %f869};
	st.shared.v2.f32 	[%rd427+16], {%f869, %f869};
	st.shared.u32 	[%rd427+56], %rd420;
	st.shared.u64 	[%rd427+48], %rd420;
	st.shared.u64 	[%rd427], %rd420;
	st.shared.u32 	[%rd427+60], %r322;
	and.b64  	%rd428, %rd1133, 3;
	or.b64  	%rd429, %rd428, %rd28;
	shl.b64 	%rd430, %rd429, 3;
	or.b64  	%rd431, %rd36, %rd430;
	shl.b64 	%rd432, %rd431, 6;
	xor.b64  	%rd433, %rd432, 128;
	add.s64 	%rd434, %rd419, %rd433;
	st.shared.u64 	[%rd434+32], %rd420;
	st.shared.v2.f32 	[%rd434+40], {%f869, %f869};
	st.shared.v2.f32 	[%rd434+24], {%f869, %f869};
	st.shared.v2.f32 	[%rd434+16], {%f869, %f869};
	st.shared.u32 	[%rd434+56], %rd420;
	st.shared.u64 	[%rd434+48], %rd420;
	st.shared.u64 	[%rd434], %rd420;
	st.shared.u32 	[%rd434+60], %r322;
	and.b64  	%rd435, %rd1134, 3;
	or.b64  	%rd436, %rd435, %rd28;
	shl.b64 	%rd437, %rd436, 3;
	or.b64  	%rd438, %rd38, %rd437;
	shl.b64 	%rd439, %rd438, 6;
	add.s64 	%rd440, %rd419, %rd439;
	st.shared.u64 	[%rd440+32], %rd420;
	st.shared.v2.f32 	[%rd440+40], {%f869, %f869};
	st.shared.v2.f32 	[%rd440+24], {%f869, %f869};
	st.shared.v2.f32 	[%rd440+16], {%f869, %f869};
	st.shared.u64 	[%rd440+48], %rd420;
	st.shared.u32 	[%rd440+56], %rd420;
	st.shared.u64 	[%rd440], %rd420;
	st.shared.u32 	[%rd440+60], %r322;
	add.s64 	%rd1134, %rd1134, 1;
	add.s64 	%rd1133, %rd1133, 1;
	add.s64 	%rd1132, %rd1132, 1;
	add.s64 	%rd1131, %rd1131, 1;
	add.s64 	%rd1135, %rd1135, 4;
	setp.lt.u64 	%p16, %rd1135, %rd26;
	@%p16 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_31;

$L__BB0_8:
	setp.lt.u32 	%p11, %r2, 65;
	@%p11 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_31;

$L__BB0_17:
	and.b64  	%rd1138, %rd14, 15;
	add.s64 	%rd56, %rd1138, %rd13;
	shl.b64 	%rd441, %rd1127, 4;
	add.s64 	%rd442, %rd9, %rd441;
	shl.b64 	%rd57, %rd15, 2;
	shl.b64 	%rd58, %rd16, 2;
	ld.global.u32 	%r323, [%rd442+8];
	mul.wide.u32 	%rd59, %r323, 16;
	add.s64 	%rd443, %rd1138, 1;
	max.u64 	%rd444, %rd443, %rd56;
	sub.s64 	%rd445, %rd444, %rd14;
	and.b64  	%rd446, %rd445, 1;
	setp.eq.b64 	%p18, %rd446, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	not.pred 	%p21, %p20;
	@%p21 bra 	$L__BB0_22;

	and.b64  	%rd447, %rd14, 3;
	shr.u64 	%rd448, %rd14, 2;
	and.b64  	%rd449, %rd448, 3;
	or.b64  	%rd450, %rd447, %rd57;
	or.b64  	%rd451, %rd449, %rd58;
	shl.b64 	%rd452, %rd451, 3;
	or.b64  	%rd453, %rd450, %rd452;
	or.b64  	%rd454, %rd447, %rd59;
	and.b64  	%rd455, %rd14, 12;
	or.b64  	%rd60, %rd454, %rd455;
	setp.gt.u64 	%p22, %rd351, %rd60;
	shl.b64 	%rd456, %rd453, 6;
	mov.u64 	%rd457, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd61, %rd457, %rd456;
	@%p22 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	mul.lo.s64 	%rd459, %rd60, 48;
	add.s64 	%rd460, %rd8, %rd459;
	ld.global.u32 	%rd461, [%rd460+4];
	ld.global.u32 	%rd462, [%rd460+8];
	bfi.b64 	%rd463, %rd462, %rd461, 32, 32;
	st.shared.u64 	[%rd61+32], %rd463;
	ld.global.u32 	%r325, [%rd460+12];
	st.shared.u32 	[%rd61+48], %r325;
	ld.global.u64 	%rd464, [%rd460+40];
	st.shared.u32 	[%rd61+52], %rd464;
	shr.u64 	%rd465, %rd464, 32;
	st.shared.u32 	[%rd61+56], %rd465;
	ld.global.u64 	%rd466, [%rd460+24];
	ld.global.u64 	%rd467, [%rd460+32];
	st.shared.u64 	[%rd61], %rd466;
	st.shared.u64 	[%rd61+8], %rd467;
	ld.global.u32 	%r326, [%rd460+20];
	st.shared.u32 	[%rd61+16], %r326;
	bra.uni 	$L__BB0_21;

$L__BB0_19:
	mov.u64 	%rd458, 0;
	st.shared.u64 	[%rd61+32], %rd458;
	mov.u32 	%r324, 0;
	st.shared.u32 	[%rd61+56], %rd458;
	st.shared.u64 	[%rd61+48], %rd458;
	st.shared.u64 	[%rd61], %rd458;
	st.shared.u32 	[%rd61+16], %r324;

$L__BB0_21:
	mov.u32 	%r327, 0;
	mov.u64 	%rd468, 0;
	mov.f32 	%f870, 0f00000000;
	st.shared.v2.f32 	[%rd61+40], {%f870, %f870};
	st.shared.u64 	[%rd61+24], %rd468;
	st.shared.u32 	[%rd61+20], %r327;
	mov.u32 	%r328, -1;
	st.shared.u32 	[%rd61+60], %r328;
	mov.u64 	%rd1138, %rd443;

$L__BB0_22:
	setp.ge.u64 	%p23, %rd443, %rd56;
	@%p23 bra 	$L__BB0_31;

	mov.u64 	%rd480, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;

$L__BB0_24:
	shr.u64 	%rd470, %rd1138, 2;
	and.b64  	%rd471, %rd470, 3;
	and.b64  	%rd472, %rd1138, 3;
	or.b64  	%rd473, %rd472, %rd57;
	or.b64  	%rd474, %rd471, %rd58;
	shl.b64 	%rd475, %rd474, 3;
	or.b64  	%rd476, %rd473, %rd475;
	or.b64  	%rd477, %rd472, %rd59;
	and.b64  	%rd478, %rd1138, 12;
	or.b64  	%rd65, %rd477, %rd478;
	setp.gt.u64 	%p24, %rd351, %rd65;
	shl.b64 	%rd479, %rd476, 6;
	add.s64 	%rd66, %rd480, %rd479;
	@%p24 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	mul.lo.s64 	%rd482, %rd65, 48;
	add.s64 	%rd483, %rd8, %rd482;
	ld.global.u32 	%rd484, [%rd483+4];
	ld.global.u32 	%rd485, [%rd483+8];
	bfi.b64 	%rd486, %rd485, %rd484, 32, 32;
	st.shared.u64 	[%rd66+32], %rd486;
	ld.global.u32 	%r330, [%rd483+12];
	st.shared.u32 	[%rd66+48], %r330;
	ld.global.u64 	%rd487, [%rd483+40];
	st.shared.u32 	[%rd66+52], %rd487;
	shr.u64 	%rd488, %rd487, 32;
	st.shared.u32 	[%rd66+56], %rd488;
	ld.global.u64 	%rd489, [%rd483+24];
	ld.global.u64 	%rd490, [%rd483+32];
	st.shared.u64 	[%rd66], %rd489;
	st.shared.u64 	[%rd66+8], %rd490;
	ld.global.u32 	%r331, [%rd483+20];
	st.shared.u32 	[%rd66+16], %r331;
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	mov.u64 	%rd481, 0;
	st.shared.u64 	[%rd66+32], %rd481;
	mov.u32 	%r329, 0;
	st.shared.u32 	[%rd66+56], %rd481;
	st.shared.u64 	[%rd66+48], %rd481;
	st.shared.u64 	[%rd66], %rd481;
	st.shared.u32 	[%rd66+16], %r329;

$L__BB0_27:
	mov.u32 	%r332, 0;
	mov.u64 	%rd491, 0;
	mov.f32 	%f871, 0f00000000;
	st.shared.v2.f32 	[%rd66+40], {%f871, %f871};
	st.shared.u64 	[%rd66+24], %rd491;
	st.shared.u32 	[%rd66+20], %r332;
	mov.u32 	%r333, -1;
	st.shared.u32 	[%rd66+60], %r333;
	add.s64 	%rd67, %rd1138, 2;
	add.s64 	%rd492, %rd1138, 1;
	and.b64  	%rd493, %rd492, 3;
	shr.u64 	%rd494, %rd492, 2;
	and.b64  	%rd495, %rd494, 3;
	or.b64  	%rd496, %rd493, %rd57;
	or.b64  	%rd497, %rd495, %rd58;
	shl.b64 	%rd498, %rd497, 3;
	or.b64  	%rd499, %rd496, %rd498;
	or.b64  	%rd500, %rd493, %rd59;
	and.b64  	%rd501, %rd492, 12;
	or.b64  	%rd68, %rd500, %rd501;
	setp.gt.u64 	%p25, %rd351, %rd68;
	shl.b64 	%rd502, %rd499, 6;
	add.s64 	%rd69, %rd480, %rd502;
	@%p25 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	mul.lo.s64 	%rd505, %rd68, 48;
	add.s64 	%rd506, %rd8, %rd505;
	ld.global.u32 	%rd507, [%rd506+4];
	ld.global.u32 	%rd508, [%rd506+8];
	bfi.b64 	%rd509, %rd508, %rd507, 32, 32;
	st.shared.u64 	[%rd69+32], %rd509;
	ld.global.u32 	%r335, [%rd506+12];
	st.shared.u32 	[%rd69+48], %r335;
	ld.global.u64 	%rd510, [%rd506+40];
	st.shared.u32 	[%rd69+52], %rd510;
	shr.u64 	%rd511, %rd510, 32;
	st.shared.u32 	[%rd69+56], %rd511;
	ld.global.u64 	%rd512, [%rd506+24];
	ld.global.u64 	%rd513, [%rd506+32];
	st.shared.u64 	[%rd69], %rd512;
	st.shared.u64 	[%rd69+8], %rd513;
	ld.global.u32 	%r336, [%rd506+20];
	st.shared.u32 	[%rd69+16], %r336;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	st.shared.u64 	[%rd69+32], %rd491;
	st.shared.u32 	[%rd69+56], %rd491;
	st.shared.u64 	[%rd69+48], %rd491;
	st.shared.u64 	[%rd69], %rd491;
	st.shared.u32 	[%rd69+16], %r332;

$L__BB0_30:
	mov.u32 	%r337, 0;
	mov.u64 	%rd514, 0;
	mov.f32 	%f872, 0f00000000;
	st.shared.v2.f32 	[%rd69+40], {%f872, %f872};
	st.shared.u64 	[%rd69+24], %rd514;
	st.shared.u32 	[%rd69+20], %r337;
	mov.u32 	%r338, -1;
	st.shared.u32 	[%rd69+60], %r338;
	setp.lt.u64 	%p26, %rd67, %rd56;
	mov.u64 	%rd1138, %rd67;
	@%p26 bra 	$L__BB0_24;

$L__BB0_31:
	bar.sync 	0;
	add.s32 	%r339, %r320, %r319;
	add.s32 	%r6, %r3, %r1;
	setp.ge.u32 	%p27, %r6, %r339;
	@%p27 bra 	$L__BB0_528;

	cvta.to.global.u64 	%rd515, %rd343;
	mul.wide.u32 	%rd516, %r6, 4;
	add.s64 	%rd517, %rd515, %rd516;
	ld.global.u32 	%r340, [%rd517];
	cvt.u64.u32 	%rd70, %r340;
	cvta.to.global.u64 	%rd518, %rd338;
	mul.wide.u32 	%rd519, %r340, 24;
	add.s64 	%rd71, %rd518, %rd519;
	ld.global.v4.u8 	{%rs9, %rs10, %rs11, %rs12}, [%rd71];
	ld.global.u32 	%rd520, [%rd71+4];
	ld.global.u32 	%rd521, [%rd71+8];
	bfi.b64 	%rd72, %rd521, %rd520, 32, 32;
	ld.global.u32 	%r7, [%rd71+12];
	ld.global.u64 	%rd73, [%rd71+16];
	cvta.to.global.u64 	%rd522, %rd339;
	mul.wide.u32 	%rd523, %r340, 8;
	add.s64 	%rd74, %rd522, %rd523;
	ld.global.f32 	%f2, [%rd74];
	ld.global.f32 	%f3, [%rd74+4];
	cvta.to.global.u64 	%rd524, %rd340;
	add.s64 	%rd75, %rd524, %rd523;
	ld.global.u32 	%rd525, [%rd75];
	ld.global.u32 	%rd526, [%rd75+4];
	bfi.b64 	%rd527, %rd526, %rd525, 32, 32;
	st.local.u64 	[%rd6], %rd527;
	cvta.to.global.u64 	%rd528, %rd341;
	mul.wide.u32 	%rd529, %r340, 32;
	add.s64 	%rd76, %rd528, %rd529;
	ld.global.f32 	%f4, [%rd76];
	ld.global.f32 	%f5, [%rd76+4];
	ld.global.f32 	%f6, [%rd76+8];
	ld.global.f32 	%f7, [%rd76+12];
	ld.global.f32 	%f4938, [%rd76+16];
	ld.global.f32 	%f4937, [%rd76+20];
	ld.global.f32 	%f10, [%rd76+24];
	add.u64 	%rd77, %SPL, 16;
	st.local.v4.f32 	[%rd77], {%f7, %f4938, %f4937, %f10};
	ld.global.f32 	%f4939, [%rd76+28];
	cvta.to.global.u64 	%rd531, %rd342;
	add.s64 	%rd78, %rd531, %rd523;
	ld.global.u32 	%r8, [%rd78];
	ld.global.u32 	%r1755, [%rd78+4];
	mul.f32 	%f876, %f867, %f867;
	mov.f32 	%f877, 0f40800000;
	div.rn.f32 	%f12, %f877, %f876;
	div.rn.f32 	%f878, %f2, %f867;
	div.rn.f32 	%f879, %f3, %f867;
	mov.b32 	%r341, %f878;
	and.b32  	%r342, %r341, -2147483648;
	or.b32  	%r343, %r342, 1056964608;
	mov.b32 	%f880, %r343;
	add.rz.f32 	%f881, %f878, %f880;
	cvt.rzi.f32.f32 	%f13, %f881;
	mov.b32 	%r344, %f879;
	and.b32  	%r345, %r344, -2147483648;
	or.b32  	%r346, %r345, 1056964608;
	mov.b32 	%f882, %r346;
	add.rz.f32 	%f883, %f879, %f882;
	cvt.rzi.f32.f32 	%f14, %f883;
	add.f32 	%f884, %f13, 0fBF800000;
	mul.f32 	%f886, %f867, %f884;
	sub.f32 	%f15, %f886, %f2;
	add.u64 	%rd79, %SPL, 0;
	mov.u64 	%rd533, 0;
	st.local.v2.u64 	[%rd79], {%rd533, %rd533};
	neg.f32 	%f888, %f15;
	div.rn.f32 	%f17, %f888, %f867;
	mov.f32 	%f889, 0f3FC00000;
	sub.f32 	%f18, %f889, %f17;
	mov.f32 	%f4886, 0f3F800000;
	cvt.rzi.f32.f32 	%f890, %f4886;
	add.f32 	%f891, %f890, %f890;
	mov.f32 	%f892, 0f40000000;
	sub.f32 	%f893, %f892, %f891;
	abs.f32 	%f19, %f893;
	abs.f32 	%f20, %f18;
	setp.lt.f32 	%p28, %f20, 0f00800000;
	mul.f32 	%f894, %f20, 0f4B800000;
	selp.f32 	%f895, %f894, %f20, %p28;
	selp.f32 	%f896, 0fC1C00000, 0f00000000, %p28;
	mov.b32 	%r347, %f895;
	add.s32 	%r348, %r347, -1060439283;
	and.b32  	%r349, %r348, -8388608;
	sub.s32 	%r350, %r347, %r349;
	mov.b32 	%f897, %r350;
	cvt.rn.f32.s32 	%f898, %r349;
	mov.f32 	%f899, 0f34000000;
	fma.rn.f32 	%f900, %f898, %f899, %f896;
	add.f32 	%f901, %f897, 0fBF800000;
	add.f32 	%f874, %f897, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f873,%f874;
	// end inline asm
	add.f32 	%f902, %f901, %f901;
	mul.f32 	%f903, %f873, %f902;
	mul.f32 	%f904, %f903, %f903;
	sub.f32 	%f905, %f901, %f903;
	add.f32 	%f906, %f905, %f905;
	neg.f32 	%f907, %f903;
	fma.rn.f32 	%f908, %f907, %f901, %f906;
	mul.rn.f32 	%f909, %f873, %f908;
	mov.f32 	%f910, 0f3B52E7DB;
	mov.f32 	%f911, 0f3A2C32E4;
	fma.rn.f32 	%f912, %f911, %f904, %f910;
	mov.f32 	%f913, 0f3C93BB73;
	fma.rn.f32 	%f914, %f912, %f904, %f913;
	mov.f32 	%f915, 0f3DF6384F;
	fma.rn.f32 	%f916, %f914, %f904, %f915;
	mul.rn.f32 	%f917, %f916, %f904;
	mov.f32 	%f918, 0f3FB8AA3B;
	fma.rn.f32 	%f919, %f903, %f918, %f900;
	sub.f32 	%f920, %f900, %f919;
	fma.rn.f32 	%f921, %f903, %f918, %f920;
	fma.rn.f32 	%f922, %f909, %f918, %f921;
	mov.f32 	%f923, 0f32A55E34;
	fma.rn.f32 	%f924, %f903, %f923, %f922;
	mul.f32 	%f925, %f917, 0f40400000;
	fma.rn.f32 	%f926, %f925, %f909, %f924;
	fma.rn.f32 	%f927, %f917, %f903, %f926;
	add.rn.f32 	%f928, %f919, %f927;
	neg.f32 	%f929, %f919;
	add.rn.f32 	%f930, %f928, %f929;
	neg.f32 	%f931, %f930;
	add.rn.f32 	%f932, %f927, %f931;
	mul.rn.f32 	%f933, %f928, %f892;
	neg.f32 	%f934, %f933;
	fma.rn.f32 	%f935, %f928, %f892, %f934;
	fma.rn.f32 	%f936, %f932, %f892, %f935;
	cvt.rni.f32.f32 	%f937, %f933;
	sub.f32 	%f938, %f933, %f937;
	add.f32 	%f939, %f936, %f938;
	mov.f32 	%f940, 0f3AAF85ED;
	mov.f32 	%f941, 0f391FCB8E;
	fma.rn.f32 	%f942, %f941, %f939, %f940;
	mov.f32 	%f943, 0f3C1D9856;
	fma.rn.f32 	%f944, %f942, %f939, %f943;
	mov.f32 	%f945, 0f3D6357BB;
	fma.rn.f32 	%f946, %f944, %f939, %f945;
	mov.f32 	%f947, 0f3E75FDEC;
	fma.rn.f32 	%f948, %f946, %f939, %f947;
	mov.f32 	%f949, 0f3F317218;
	fma.rn.f32 	%f950, %f948, %f939, %f949;
	fma.rn.f32 	%f951, %f950, %f939, %f4886;
	cvt.rzi.s32.f32 	%r351, %f937;
	setp.gt.f32 	%p29, %f937, 0f00000000;
	selp.b32 	%r352, 0, -2097152000, %p29;
	add.s32 	%r353, %r352, 2130706432;
	mov.b32 	%f952, %r353;
	mul.f32 	%f953, %f951, %f952;
	shl.b32 	%r354, %r351, 23;
	sub.s32 	%r355, %r354, %r352;
	mov.b32 	%f954, %r355;
	mul.f32 	%f955, %f953, %f954;
	abs.f32 	%f956, %f933;
	setp.gt.f32 	%p30, %f956, 0f43180000;
	setp.lt.f32 	%p31, %f933, 0f00000000;
	selp.f32 	%f957, 0f00000000, 0f7F800000, %p31;
	selp.f32 	%f21, %f957, %f955, %p30;
	setp.eq.f32 	%p32, %f18, 0f3F800000;
	mov.f32 	%f4885, %f4886;
	@%p32 bra 	$L__BB0_39;

	mov.f32 	%f4851, 0f3FC00000;
	sub.f32 	%f4850, %f4851, %f17;
	abs.f32 	%f4849, %f4850;
	setp.gtu.f32 	%p33, %f4849, 0f7F800000;
	@%p33 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_34;

$L__BB0_38:
	mov.f32 	%f4863, 0f3FC00000;
	sub.f32 	%f4862, %f4863, %f17;
	mov.f32 	%f960, 0f40000000;
	add.rn.f32 	%f4885, %f4862, %f960;
	bra.uni 	$L__BB0_39;

$L__BB0_34:
	mov.f32 	%f4854, 0f3FC00000;
	sub.f32 	%f4853, %f4854, %f17;
	abs.f32 	%f4852, %f4853;
	setp.eq.f32 	%p34, %f4853, 0f00000000;
	setp.eq.f32 	%p35, %f4852, 0f7F800000;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_35;

$L__BB0_37:
	mov.f32 	%f4861, 0f3FC00000;
	sub.f32 	%f4860, %f4861, %f17;
	setp.eq.f32 	%p39, %f19, 0f3F800000;
	add.f32 	%f959, %f4860, %f4860;
	mov.b32 	%r356, %f959;
	and.b32  	%r357, %r356, 2147483647;
	selp.b32 	%r358, %r356, %r357, %p39;
	mov.b32 	%f4885, %r358;
	bra.uni 	$L__BB0_39;

$L__BB0_35:
	mov.f32 	%f4859, 0f3FC00000;
	sub.f32 	%f4858, %f4859, %f17;
	setp.geu.f32 	%p37, %f4858, 0f00000000;
	mov.f32 	%f4885, %f21;
	@%p37 bra 	$L__BB0_39;

	setp.eq.f32 	%p38, %f19, 0f3F800000;
	neg.f32 	%f958, %f21;
	selp.f32 	%f4885, %f958, %f21, %p38;

$L__BB0_39:
	add.f32 	%f26, %f17, 0fBF800000;
	abs.f32 	%f27, %f26;
	setp.lt.f32 	%p40, %f27, 0f00800000;
	mul.f32 	%f964, %f27, 0f4B800000;
	selp.f32 	%f965, %f964, %f27, %p40;
	selp.f32 	%f966, 0fC1C00000, 0f00000000, %p40;
	mov.b32 	%r359, %f965;
	add.s32 	%r360, %r359, -1060439283;
	and.b32  	%r361, %r360, -8388608;
	sub.s32 	%r362, %r359, %r361;
	mov.b32 	%f967, %r362;
	cvt.rn.f32.s32 	%f968, %r361;
	fma.rn.f32 	%f970, %f968, %f899, %f966;
	add.f32 	%f971, %f967, 0fBF800000;
	add.f32 	%f962, %f967, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f961,%f962;
	// end inline asm
	add.f32 	%f972, %f971, %f971;
	mul.f32 	%f974, %f961, %f972;
	mul.f32 	%f975, %f974, %f974;
	sub.f32 	%f976, %f971, %f974;
	add.f32 	%f977, %f976, %f976;
	neg.f32 	%f978, %f974;
	fma.rn.f32 	%f979, %f978, %f971, %f977;
	mul.rn.f32 	%f980, %f961, %f979;
	fma.rn.f32 	%f983, %f911, %f975, %f910;
	fma.rn.f32 	%f985, %f983, %f975, %f913;
	fma.rn.f32 	%f987, %f985, %f975, %f915;
	mul.rn.f32 	%f988, %f987, %f975;
	fma.rn.f32 	%f990, %f974, %f918, %f970;
	sub.f32 	%f991, %f970, %f990;
	fma.rn.f32 	%f992, %f974, %f918, %f991;
	fma.rn.f32 	%f993, %f980, %f918, %f992;
	fma.rn.f32 	%f995, %f974, %f923, %f993;
	mul.f32 	%f996, %f988, 0f40400000;
	fma.rn.f32 	%f997, %f996, %f980, %f995;
	fma.rn.f32 	%f998, %f988, %f974, %f997;
	add.rn.f32 	%f999, %f990, %f998;
	neg.f32 	%f1000, %f990;
	add.rn.f32 	%f1001, %f999, %f1000;
	neg.f32 	%f1002, %f1001;
	add.rn.f32 	%f1003, %f998, %f1002;
	mul.rn.f32 	%f1004, %f999, %f892;
	neg.f32 	%f1005, %f1004;
	fma.rn.f32 	%f1006, %f999, %f892, %f1005;
	fma.rn.f32 	%f1007, %f1003, %f892, %f1006;
	cvt.rni.f32.f32 	%f1008, %f1004;
	sub.f32 	%f1009, %f1004, %f1008;
	add.f32 	%f1010, %f1007, %f1009;
	fma.rn.f32 	%f1013, %f941, %f1010, %f940;
	fma.rn.f32 	%f1015, %f1013, %f1010, %f943;
	fma.rn.f32 	%f1017, %f1015, %f1010, %f945;
	fma.rn.f32 	%f1019, %f1017, %f1010, %f947;
	fma.rn.f32 	%f1021, %f1019, %f1010, %f949;
	fma.rn.f32 	%f1022, %f1021, %f1010, %f4886;
	cvt.rzi.s32.f32 	%r363, %f1008;
	setp.gt.f32 	%p41, %f1008, 0f00000000;
	selp.b32 	%r364, 0, -2097152000, %p41;
	add.s32 	%r365, %r364, 2130706432;
	mov.b32 	%f1023, %r365;
	mul.f32 	%f1024, %f1022, %f1023;
	shl.b32 	%r366, %r363, 23;
	sub.s32 	%r367, %r366, %r364;
	mov.b32 	%f1025, %r367;
	mul.f32 	%f1026, %f1024, %f1025;
	abs.f32 	%f1027, %f1004;
	setp.gt.f32 	%p42, %f1027, 0f43180000;
	setp.lt.f32 	%p43, %f1004, 0f00000000;
	selp.f32 	%f1028, 0f00000000, 0f7F800000, %p43;
	selp.f32 	%f28, %f1028, %f1026, %p42;
	setp.eq.f32 	%p44, %f26, 0f3F800000;
	@%p44 bra 	$L__BB0_46;

	setp.gtu.f32 	%p45, %f27, 0f7F800000;
	@%p45 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_41;

$L__BB0_45:
	mov.f32 	%f1031, 0f40000000;
	add.rn.f32 	%f4886, %f26, %f1031;
	bra.uni 	$L__BB0_46;

$L__BB0_41:
	setp.eq.f32 	%p46, %f26, 0f00000000;
	setp.eq.f32 	%p47, %f27, 0f7F800000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_44;
	bra.uni 	$L__BB0_42;

$L__BB0_44:
	setp.eq.f32 	%p51, %f19, 0f3F800000;
	add.f32 	%f1030, %f26, %f26;
	mov.b32 	%r368, %f1030;
	and.b32  	%r369, %r368, 2147483647;
	selp.b32 	%r370, %r368, %r369, %p51;
	mov.b32 	%f4886, %r370;
	bra.uni 	$L__BB0_46;

$L__BB0_42:
	setp.geu.f32 	%p49, %f26, 0f00000000;
	mov.f32 	%f4886, %f28;
	@%p49 bra 	$L__BB0_46;

	setp.eq.f32 	%p50, %f19, 0f3F800000;
	neg.f32 	%f1029, %f28;
	selp.f32 	%f4886, %f1029, %f28, %p50;

$L__BB0_46:
	add.f32 	%f33, %f17, 0fBF000000;
	abs.f32 	%f34, %f33;
	setp.lt.f32 	%p52, %f34, 0f00800000;
	mul.f32 	%f1035, %f34, 0f4B800000;
	selp.f32 	%f1036, %f1035, %f34, %p52;
	selp.f32 	%f1037, 0fC1C00000, 0f00000000, %p52;
	mov.b32 	%r371, %f1036;
	add.s32 	%r372, %r371, -1060439283;
	and.b32  	%r373, %r372, -8388608;
	sub.s32 	%r374, %r371, %r373;
	mov.b32 	%f1038, %r374;
	cvt.rn.f32.s32 	%f1039, %r373;
	mov.f32 	%f1040, 0f34000000;
	fma.rn.f32 	%f1041, %f1039, %f1040, %f1037;
	add.f32 	%f1042, %f1038, 0fBF800000;
	add.f32 	%f1033, %f1038, 0f3F800000;
	mov.f32 	%f4888, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1032,%f1033;
	// end inline asm
	add.f32 	%f1043, %f1042, %f1042;
	mov.f32 	%f1044, 0f40000000;
	mul.f32 	%f1045, %f1032, %f1043;
	mul.f32 	%f1046, %f1045, %f1045;
	sub.f32 	%f1047, %f1042, %f1045;
	add.f32 	%f1048, %f1047, %f1047;
	neg.f32 	%f1049, %f1045;
	fma.rn.f32 	%f1050, %f1049, %f1042, %f1048;
	mul.rn.f32 	%f1051, %f1032, %f1050;
	mov.f32 	%f1052, 0f3B52E7DB;
	mov.f32 	%f1053, 0f3A2C32E4;
	fma.rn.f32 	%f1054, %f1053, %f1046, %f1052;
	mov.f32 	%f1055, 0f3C93BB73;
	fma.rn.f32 	%f1056, %f1054, %f1046, %f1055;
	mov.f32 	%f1057, 0f3DF6384F;
	fma.rn.f32 	%f1058, %f1056, %f1046, %f1057;
	mul.rn.f32 	%f1059, %f1058, %f1046;
	mov.f32 	%f1060, 0f3FB8AA3B;
	fma.rn.f32 	%f1061, %f1045, %f1060, %f1041;
	sub.f32 	%f1062, %f1041, %f1061;
	fma.rn.f32 	%f1063, %f1045, %f1060, %f1062;
	fma.rn.f32 	%f1064, %f1051, %f1060, %f1063;
	mov.f32 	%f1065, 0f32A55E34;
	fma.rn.f32 	%f1066, %f1045, %f1065, %f1064;
	mul.f32 	%f1067, %f1059, 0f40400000;
	fma.rn.f32 	%f1068, %f1067, %f1051, %f1066;
	fma.rn.f32 	%f1069, %f1059, %f1045, %f1068;
	add.rn.f32 	%f1070, %f1061, %f1069;
	neg.f32 	%f1071, %f1061;
	add.rn.f32 	%f1072, %f1070, %f1071;
	neg.f32 	%f1073, %f1072;
	add.rn.f32 	%f1074, %f1069, %f1073;
	mul.rn.f32 	%f1075, %f1070, %f1044;
	neg.f32 	%f1076, %f1075;
	fma.rn.f32 	%f1077, %f1070, %f1044, %f1076;
	fma.rn.f32 	%f1078, %f1074, %f1044, %f1077;
	cvt.rni.f32.f32 	%f1079, %f1075;
	sub.f32 	%f1080, %f1075, %f1079;
	add.f32 	%f1081, %f1078, %f1080;
	mov.f32 	%f1082, 0f3AAF85ED;
	mov.f32 	%f1083, 0f391FCB8E;
	fma.rn.f32 	%f1084, %f1083, %f1081, %f1082;
	mov.f32 	%f1085, 0f3C1D9856;
	fma.rn.f32 	%f1086, %f1084, %f1081, %f1085;
	mov.f32 	%f1087, 0f3D6357BB;
	fma.rn.f32 	%f1088, %f1086, %f1081, %f1087;
	mov.f32 	%f1089, 0f3E75FDEC;
	fma.rn.f32 	%f1090, %f1088, %f1081, %f1089;
	mov.f32 	%f1091, 0f3F317218;
	fma.rn.f32 	%f1092, %f1090, %f1081, %f1091;
	fma.rn.f32 	%f1093, %f1092, %f1081, %f4888;
	cvt.rzi.s32.f32 	%r375, %f1079;
	setp.gt.f32 	%p53, %f1079, 0f00000000;
	selp.b32 	%r376, 0, -2097152000, %p53;
	add.s32 	%r377, %r376, 2130706432;
	mov.b32 	%f1094, %r377;
	mul.f32 	%f1095, %f1093, %f1094;
	shl.b32 	%r378, %r375, 23;
	sub.s32 	%r379, %r378, %r376;
	mov.b32 	%f1096, %r379;
	mul.f32 	%f1097, %f1095, %f1096;
	abs.f32 	%f1098, %f1075;
	setp.gt.f32 	%p54, %f1098, 0f43180000;
	setp.lt.f32 	%p55, %f1075, 0f00000000;
	selp.f32 	%f1099, 0f00000000, 0f7F800000, %p55;
	selp.f32 	%f35, %f1099, %f1097, %p54;
	setp.eq.f32 	%p56, %f33, 0f3F800000;
	mov.f32 	%f4887, %f4888;
	@%p56 bra 	$L__BB0_53;

	add.f32 	%f4865, %f17, 0fBF000000;
	abs.f32 	%f4864, %f4865;
	setp.gtu.f32 	%p57, %f4864, 0f7F800000;
	@%p57 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_48;

$L__BB0_52:
	add.f32 	%f4871, %f17, 0fBF000000;
	mov.f32 	%f1102, 0f40000000;
	add.rn.f32 	%f4887, %f4871, %f1102;
	bra.uni 	$L__BB0_53;

$L__BB0_48:
	add.f32 	%f4868, %f17, 0fBF000000;
	add.f32 	%f4867, %f17, 0fBF000000;
	abs.f32 	%f4866, %f4867;
	setp.eq.f32 	%p58, %f4867, 0f00000000;
	setp.eq.f32 	%p59, %f4866, 0f7F800000;
	or.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_49;

$L__BB0_51:
	add.f32 	%f4870, %f17, 0fBF000000;
	setp.eq.f32 	%p63, %f19, 0f3F800000;
	add.f32 	%f1101, %f4870, %f4870;
	mov.b32 	%r380, %f1101;
	and.b32  	%r381, %r380, 2147483647;
	selp.b32 	%r382, %r380, %r381, %p63;
	mov.b32 	%f4887, %r382;
	bra.uni 	$L__BB0_53;

$L__BB0_49:
	add.f32 	%f4869, %f17, 0fBF000000;
	setp.geu.f32 	%p61, %f4869, 0f00000000;
	mov.f32 	%f4887, %f35;
	@%p61 bra 	$L__BB0_53;

	setp.eq.f32 	%p62, %f19, 0f3F800000;
	neg.f32 	%f1100, %f35;
	selp.f32 	%f4887, %f1100, %f35, %p62;

$L__BB0_53:
	add.f32 	%f4857, %f14, 0fBF800000;
	mul.f32 	%f4856, %f867, %f4857;
	sub.f32 	%f4855, %f4856, %f3;
	neg.f32 	%f1106, %f4855;
	div.rn.f32 	%f40, %f1106, %f867;
	mov.f32 	%f1107, 0f3FC00000;
	sub.f32 	%f41, %f1107, %f40;
	abs.f32 	%f42, %f41;
	setp.lt.f32 	%p64, %f42, 0f00800000;
	mul.f32 	%f1108, %f42, 0f4B800000;
	selp.f32 	%f1109, %f1108, %f42, %p64;
	selp.f32 	%f1110, 0fC1C00000, 0f00000000, %p64;
	mov.b32 	%r383, %f1109;
	add.s32 	%r384, %r383, -1060439283;
	and.b32  	%r385, %r384, -8388608;
	sub.s32 	%r386, %r383, %r385;
	mov.b32 	%f1111, %r386;
	cvt.rn.f32.s32 	%f1112, %r385;
	fma.rn.f32 	%f1114, %f1112, %f1040, %f1110;
	add.f32 	%f1115, %f1111, 0fBF800000;
	add.f32 	%f1104, %f1111, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1103,%f1104;
	// end inline asm
	add.f32 	%f1116, %f1115, %f1115;
	mul.f32 	%f1118, %f1103, %f1116;
	mul.f32 	%f1119, %f1118, %f1118;
	sub.f32 	%f1120, %f1115, %f1118;
	add.f32 	%f1121, %f1120, %f1120;
	neg.f32 	%f1122, %f1118;
	fma.rn.f32 	%f1123, %f1122, %f1115, %f1121;
	mul.rn.f32 	%f1124, %f1103, %f1123;
	fma.rn.f32 	%f1127, %f1053, %f1119, %f1052;
	fma.rn.f32 	%f1129, %f1127, %f1119, %f1055;
	fma.rn.f32 	%f1131, %f1129, %f1119, %f1057;
	mul.rn.f32 	%f1132, %f1131, %f1119;
	fma.rn.f32 	%f1134, %f1118, %f1060, %f1114;
	sub.f32 	%f1135, %f1114, %f1134;
	fma.rn.f32 	%f1136, %f1118, %f1060, %f1135;
	fma.rn.f32 	%f1137, %f1124, %f1060, %f1136;
	fma.rn.f32 	%f1139, %f1118, %f1065, %f1137;
	mul.f32 	%f1140, %f1132, 0f40400000;
	fma.rn.f32 	%f1141, %f1140, %f1124, %f1139;
	fma.rn.f32 	%f1142, %f1132, %f1118, %f1141;
	add.rn.f32 	%f1143, %f1134, %f1142;
	neg.f32 	%f1144, %f1134;
	add.rn.f32 	%f1145, %f1143, %f1144;
	neg.f32 	%f1146, %f1145;
	add.rn.f32 	%f1147, %f1142, %f1146;
	mul.rn.f32 	%f1148, %f1143, %f1044;
	neg.f32 	%f1149, %f1148;
	fma.rn.f32 	%f1150, %f1143, %f1044, %f1149;
	fma.rn.f32 	%f1151, %f1147, %f1044, %f1150;
	cvt.rni.f32.f32 	%f1152, %f1148;
	sub.f32 	%f1153, %f1148, %f1152;
	add.f32 	%f1154, %f1151, %f1153;
	fma.rn.f32 	%f1157, %f1083, %f1154, %f1082;
	fma.rn.f32 	%f1159, %f1157, %f1154, %f1085;
	fma.rn.f32 	%f1161, %f1159, %f1154, %f1087;
	fma.rn.f32 	%f1163, %f1161, %f1154, %f1089;
	fma.rn.f32 	%f1165, %f1163, %f1154, %f1091;
	fma.rn.f32 	%f1166, %f1165, %f1154, %f4888;
	cvt.rzi.s32.f32 	%r387, %f1152;
	setp.gt.f32 	%p65, %f1152, 0f00000000;
	selp.b32 	%r388, 0, -2097152000, %p65;
	add.s32 	%r389, %r388, 2130706432;
	mov.b32 	%f1167, %r389;
	mul.f32 	%f1168, %f1166, %f1167;
	shl.b32 	%r390, %r387, 23;
	sub.s32 	%r391, %r390, %r388;
	mov.b32 	%f1169, %r391;
	mul.f32 	%f1170, %f1168, %f1169;
	abs.f32 	%f1171, %f1148;
	setp.gt.f32 	%p66, %f1171, 0f43180000;
	setp.lt.f32 	%p67, %f1148, 0f00000000;
	selp.f32 	%f1172, 0f00000000, 0f7F800000, %p67;
	selp.f32 	%f43, %f1172, %f1170, %p66;
	setp.eq.f32 	%p68, %f41, 0f3F800000;
	@%p68 bra 	$L__BB0_60;

	setp.gtu.f32 	%p69, %f42, 0f7F800000;
	@%p69 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_55;

$L__BB0_59:
	mov.f32 	%f1175, 0f40000000;
	add.rn.f32 	%f4888, %f41, %f1175;
	bra.uni 	$L__BB0_60;

$L__BB0_55:
	setp.eq.f32 	%p70, %f41, 0f00000000;
	setp.eq.f32 	%p71, %f42, 0f7F800000;
	or.pred  	%p72, %p70, %p71;
	@%p72 bra 	$L__BB0_58;
	bra.uni 	$L__BB0_56;

$L__BB0_58:
	setp.eq.f32 	%p75, %f19, 0f3F800000;
	add.f32 	%f1174, %f41, %f41;
	mov.b32 	%r392, %f1174;
	and.b32  	%r393, %r392, 2147483647;
	selp.b32 	%r394, %r392, %r393, %p75;
	mov.b32 	%f4888, %r394;
	bra.uni 	$L__BB0_60;

$L__BB0_56:
	setp.geu.f32 	%p73, %f41, 0f00000000;
	mov.f32 	%f4888, %f43;
	@%p73 bra 	$L__BB0_60;

	setp.eq.f32 	%p74, %f19, 0f3F800000;
	neg.f32 	%f1173, %f43;
	selp.f32 	%f4888, %f1173, %f43, %p74;

$L__BB0_60:
	add.f32 	%f48, %f40, 0fBF800000;
	abs.f32 	%f49, %f48;
	setp.lt.f32 	%p76, %f49, 0f00800000;
	mul.f32 	%f1179, %f49, 0f4B800000;
	selp.f32 	%f1180, %f1179, %f49, %p76;
	selp.f32 	%f1181, 0fC1C00000, 0f00000000, %p76;
	mov.b32 	%r395, %f1180;
	add.s32 	%r396, %r395, -1060439283;
	and.b32  	%r397, %r396, -8388608;
	sub.s32 	%r398, %r395, %r397;
	mov.b32 	%f1182, %r398;
	cvt.rn.f32.s32 	%f1183, %r397;
	mov.f32 	%f1184, 0f34000000;
	fma.rn.f32 	%f1185, %f1183, %f1184, %f1181;
	add.f32 	%f1186, %f1182, 0fBF800000;
	add.f32 	%f1177, %f1182, 0f3F800000;
	mov.f32 	%f4890, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1176,%f1177;
	// end inline asm
	add.f32 	%f1187, %f1186, %f1186;
	mov.f32 	%f1188, 0f40000000;
	mul.f32 	%f1189, %f1176, %f1187;
	mul.f32 	%f1190, %f1189, %f1189;
	sub.f32 	%f1191, %f1186, %f1189;
	add.f32 	%f1192, %f1191, %f1191;
	neg.f32 	%f1193, %f1189;
	fma.rn.f32 	%f1194, %f1193, %f1186, %f1192;
	mul.rn.f32 	%f1195, %f1176, %f1194;
	mov.f32 	%f1196, 0f3B52E7DB;
	mov.f32 	%f1197, 0f3A2C32E4;
	fma.rn.f32 	%f1198, %f1197, %f1190, %f1196;
	mov.f32 	%f1199, 0f3C93BB73;
	fma.rn.f32 	%f1200, %f1198, %f1190, %f1199;
	mov.f32 	%f1201, 0f3DF6384F;
	fma.rn.f32 	%f1202, %f1200, %f1190, %f1201;
	mul.rn.f32 	%f1203, %f1202, %f1190;
	mov.f32 	%f1204, 0f3FB8AA3B;
	fma.rn.f32 	%f1205, %f1189, %f1204, %f1185;
	sub.f32 	%f1206, %f1185, %f1205;
	fma.rn.f32 	%f1207, %f1189, %f1204, %f1206;
	fma.rn.f32 	%f1208, %f1195, %f1204, %f1207;
	mov.f32 	%f1209, 0f32A55E34;
	fma.rn.f32 	%f1210, %f1189, %f1209, %f1208;
	mul.f32 	%f1211, %f1203, 0f40400000;
	fma.rn.f32 	%f1212, %f1211, %f1195, %f1210;
	fma.rn.f32 	%f1213, %f1203, %f1189, %f1212;
	add.rn.f32 	%f1214, %f1205, %f1213;
	neg.f32 	%f1215, %f1205;
	add.rn.f32 	%f1216, %f1214, %f1215;
	neg.f32 	%f1217, %f1216;
	add.rn.f32 	%f1218, %f1213, %f1217;
	mul.rn.f32 	%f1219, %f1214, %f1188;
	neg.f32 	%f1220, %f1219;
	fma.rn.f32 	%f1221, %f1214, %f1188, %f1220;
	fma.rn.f32 	%f1222, %f1218, %f1188, %f1221;
	cvt.rni.f32.f32 	%f1223, %f1219;
	sub.f32 	%f1224, %f1219, %f1223;
	add.f32 	%f1225, %f1222, %f1224;
	mov.f32 	%f1226, 0f3AAF85ED;
	mov.f32 	%f1227, 0f391FCB8E;
	fma.rn.f32 	%f1228, %f1227, %f1225, %f1226;
	mov.f32 	%f1229, 0f3C1D9856;
	fma.rn.f32 	%f1230, %f1228, %f1225, %f1229;
	mov.f32 	%f1231, 0f3D6357BB;
	fma.rn.f32 	%f1232, %f1230, %f1225, %f1231;
	mov.f32 	%f1233, 0f3E75FDEC;
	fma.rn.f32 	%f1234, %f1232, %f1225, %f1233;
	mov.f32 	%f1235, 0f3F317218;
	fma.rn.f32 	%f1236, %f1234, %f1225, %f1235;
	fma.rn.f32 	%f1237, %f1236, %f1225, %f4890;
	cvt.rzi.s32.f32 	%r399, %f1223;
	setp.gt.f32 	%p77, %f1223, 0f00000000;
	selp.b32 	%r400, 0, -2097152000, %p77;
	add.s32 	%r401, %r400, 2130706432;
	mov.b32 	%f1238, %r401;
	mul.f32 	%f1239, %f1237, %f1238;
	shl.b32 	%r402, %r399, 23;
	sub.s32 	%r403, %r402, %r400;
	mov.b32 	%f1240, %r403;
	mul.f32 	%f1241, %f1239, %f1240;
	abs.f32 	%f1242, %f1219;
	setp.gt.f32 	%p78, %f1242, 0f43180000;
	setp.lt.f32 	%p79, %f1219, 0f00000000;
	selp.f32 	%f1243, 0f00000000, 0f7F800000, %p79;
	selp.f32 	%f50, %f1243, %f1241, %p78;
	setp.eq.f32 	%p80, %f48, 0f3F800000;
	mov.f32 	%f4889, %f4890;
	@%p80 bra 	$L__BB0_67;

	add.f32 	%f4821, %f40, 0fBF800000;
	abs.f32 	%f4820, %f4821;
	setp.gtu.f32 	%p81, %f4820, 0f7F800000;
	@%p81 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_62;

$L__BB0_66:
	add.f32 	%f4827, %f40, 0fBF800000;
	mov.f32 	%f1246, 0f40000000;
	add.rn.f32 	%f4889, %f4827, %f1246;
	bra.uni 	$L__BB0_67;

$L__BB0_62:
	add.f32 	%f4824, %f40, 0fBF800000;
	add.f32 	%f4823, %f40, 0fBF800000;
	abs.f32 	%f4822, %f4823;
	setp.eq.f32 	%p82, %f4823, 0f00000000;
	setp.eq.f32 	%p83, %f4822, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	@%p84 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_63;

$L__BB0_65:
	add.f32 	%f4826, %f40, 0fBF800000;
	setp.eq.f32 	%p87, %f19, 0f3F800000;
	add.f32 	%f1245, %f4826, %f4826;
	mov.b32 	%r404, %f1245;
	and.b32  	%r405, %r404, 2147483647;
	selp.b32 	%r406, %r404, %r405, %p87;
	mov.b32 	%f4889, %r406;
	bra.uni 	$L__BB0_67;

$L__BB0_63:
	add.f32 	%f4825, %f40, 0fBF800000;
	setp.geu.f32 	%p85, %f4825, 0f00000000;
	mov.f32 	%f4889, %f50;
	@%p85 bra 	$L__BB0_67;

	setp.eq.f32 	%p86, %f19, 0f3F800000;
	neg.f32 	%f1244, %f50;
	selp.f32 	%f4889, %f1244, %f50, %p86;

$L__BB0_67:
	add.f32 	%f55, %f40, 0fBF000000;
	abs.f32 	%f56, %f55;
	setp.lt.f32 	%p88, %f56, 0f00800000;
	mul.f32 	%f1250, %f56, 0f4B800000;
	selp.f32 	%f1251, %f1250, %f56, %p88;
	selp.f32 	%f1252, 0fC1C00000, 0f00000000, %p88;
	mov.b32 	%r407, %f1251;
	add.s32 	%r408, %r407, -1060439283;
	and.b32  	%r409, %r408, -8388608;
	sub.s32 	%r410, %r407, %r409;
	mov.b32 	%f1253, %r410;
	cvt.rn.f32.s32 	%f1254, %r409;
	fma.rn.f32 	%f1256, %f1254, %f1184, %f1252;
	add.f32 	%f1257, %f1253, 0fBF800000;
	add.f32 	%f1248, %f1253, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1247,%f1248;
	// end inline asm
	add.f32 	%f1258, %f1257, %f1257;
	mul.f32 	%f1260, %f1247, %f1258;
	mul.f32 	%f1261, %f1260, %f1260;
	sub.f32 	%f1262, %f1257, %f1260;
	add.f32 	%f1263, %f1262, %f1262;
	neg.f32 	%f1264, %f1260;
	fma.rn.f32 	%f1265, %f1264, %f1257, %f1263;
	mul.rn.f32 	%f1266, %f1247, %f1265;
	fma.rn.f32 	%f1269, %f1197, %f1261, %f1196;
	fma.rn.f32 	%f1271, %f1269, %f1261, %f1199;
	fma.rn.f32 	%f1273, %f1271, %f1261, %f1201;
	mul.rn.f32 	%f1274, %f1273, %f1261;
	fma.rn.f32 	%f1276, %f1260, %f1204, %f1256;
	sub.f32 	%f1277, %f1256, %f1276;
	fma.rn.f32 	%f1278, %f1260, %f1204, %f1277;
	fma.rn.f32 	%f1279, %f1266, %f1204, %f1278;
	fma.rn.f32 	%f1281, %f1260, %f1209, %f1279;
	mul.f32 	%f1282, %f1274, 0f40400000;
	fma.rn.f32 	%f1283, %f1282, %f1266, %f1281;
	fma.rn.f32 	%f1284, %f1274, %f1260, %f1283;
	add.rn.f32 	%f1285, %f1276, %f1284;
	neg.f32 	%f1286, %f1276;
	add.rn.f32 	%f1287, %f1285, %f1286;
	neg.f32 	%f1288, %f1287;
	add.rn.f32 	%f1289, %f1284, %f1288;
	mul.rn.f32 	%f1290, %f1285, %f1188;
	neg.f32 	%f1291, %f1290;
	fma.rn.f32 	%f1292, %f1285, %f1188, %f1291;
	fma.rn.f32 	%f1293, %f1289, %f1188, %f1292;
	cvt.rni.f32.f32 	%f1294, %f1290;
	sub.f32 	%f1295, %f1290, %f1294;
	add.f32 	%f1296, %f1293, %f1295;
	fma.rn.f32 	%f1299, %f1227, %f1296, %f1226;
	fma.rn.f32 	%f1301, %f1299, %f1296, %f1229;
	fma.rn.f32 	%f1303, %f1301, %f1296, %f1231;
	fma.rn.f32 	%f1305, %f1303, %f1296, %f1233;
	fma.rn.f32 	%f1307, %f1305, %f1296, %f1235;
	fma.rn.f32 	%f1308, %f1307, %f1296, %f4890;
	cvt.rzi.s32.f32 	%r411, %f1294;
	setp.gt.f32 	%p89, %f1294, 0f00000000;
	selp.b32 	%r412, 0, -2097152000, %p89;
	add.s32 	%r413, %r412, 2130706432;
	mov.b32 	%f1309, %r413;
	mul.f32 	%f1310, %f1308, %f1309;
	shl.b32 	%r414, %r411, 23;
	sub.s32 	%r415, %r414, %r412;
	mov.b32 	%f1311, %r415;
	mul.f32 	%f1312, %f1310, %f1311;
	abs.f32 	%f1313, %f1290;
	setp.gt.f32 	%p90, %f1313, 0f43180000;
	setp.lt.f32 	%p91, %f1290, 0f00000000;
	selp.f32 	%f1314, 0f00000000, 0f7F800000, %p91;
	selp.f32 	%f57, %f1314, %f1312, %p90;
	setp.eq.f32 	%p92, %f55, 0f3F800000;
	@%p92 bra 	$L__BB0_74;

	setp.gtu.f32 	%p93, %f56, 0f7F800000;
	@%p93 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_69;

$L__BB0_73:
	mov.f32 	%f1317, 0f40000000;
	add.rn.f32 	%f4890, %f55, %f1317;
	bra.uni 	$L__BB0_74;

$L__BB0_69:
	setp.eq.f32 	%p94, %f55, 0f00000000;
	setp.eq.f32 	%p95, %f56, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	@%p96 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_70;

$L__BB0_72:
	setp.eq.f32 	%p99, %f19, 0f3F800000;
	add.f32 	%f1316, %f55, %f55;
	mov.b32 	%r416, %f1316;
	and.b32  	%r417, %r416, 2147483647;
	selp.b32 	%r418, %r416, %r417, %p99;
	mov.b32 	%f4890, %r418;
	bra.uni 	$L__BB0_74;

$L__BB0_70:
	setp.geu.f32 	%p97, %f55, 0f00000000;
	mov.f32 	%f4890, %f57;
	@%p97 bra 	$L__BB0_74;

	setp.eq.f32 	%p98, %f19, 0f3F800000;
	neg.f32 	%f1315, %f57;
	selp.f32 	%f4890, %f1315, %f57, %p98;

$L__BB0_74:
	add.u64 	%rd1119, %SPL, 96;
	add.f32 	%f4833, %f13, 0fBF800000;
	mul.f32 	%f4832, %f867, %f4833;
	sub.f32 	%f4831, %f4832, %f2;
	add.f32 	%f4830, %f14, 0fBF800000;
	mul.f32 	%f4829, %f867, %f4830;
	sub.f32 	%f4828, %f4829, %f3;
	add.u64 	%rd1087, %SPL, 0;
	ld.param.u64 	%rd1052, [g2p2g_param_9];
	mul.f32 	%f1318, %f4885, 0f3F000000;
	mov.f32 	%f1319, 0f3F400000;
	sub.f32 	%f1320, %f1319, %f4886;
	mul.f32 	%f1321, %f4887, 0f3F000000;
	mul.f32 	%f1322, %f4888, 0f3F000000;
	sub.f32 	%f1323, %f1319, %f4889;
	max.f32 	%f1324, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r419, %f1324;
	add.s32 	%r420, %r419, -2;
	setp.gt.f32 	%p100, %f13, 0f4EFFFFFF;
	selp.b32 	%r421, 2147483645, %r420, %p100;
	setp.num.f32 	%p101, %f13, %f13;
	selp.b32 	%r422, %r421, -2, %p101;
	cvt.rn.f32.s32 	%f1325, %r422;
	mul.f32 	%f1326, %f1325, 0f3E800000;
	cvt.rmi.f32.f32 	%f1327, %f1326;
	setp.gt.f32 	%p102, %f1327, 0f4EFFFFFF;
	max.f32 	%f1328, %f1327, 0fCF000000;
	cvt.rzi.s32.f32 	%r423, %f1328;
	setp.num.f32 	%p103, %f1327, %f1327;
	shl.b32 	%r424, %r423, 2;
	selp.b32 	%r425, -4, %r424, %p102;
	selp.b32 	%r426, %r425, 0, %p103;
	sub.s32 	%r427, %r422, %r426;
	max.f32 	%f1329, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r428, %f1329;
	add.s32 	%r429, %r428, -2;
	setp.gt.f32 	%p104, %f14, 0f4EFFFFFF;
	selp.b32 	%r430, 2147483645, %r429, %p104;
	setp.num.f32 	%p105, %f14, %f14;
	selp.b32 	%r431, %r430, -2, %p105;
	cvt.rn.f32.s32 	%f1330, %r431;
	mul.f32 	%f1331, %f1330, 0f3E800000;
	cvt.rmi.f32.f32 	%f1332, %f1331;
	setp.gt.f32 	%p106, %f1332, 0f4EFFFFFF;
	max.f32 	%f1333, %f1332, 0fCF000000;
	cvt.rzi.s32.f32 	%r432, %f1333;
	setp.num.f32 	%p107, %f1332, %f1332;
	shl.b32 	%r433, %r432, 2;
	selp.b32 	%r434, -4, %r433, %p106;
	selp.b32 	%r435, %r434, 0, %p107;
	sub.s32 	%r436, %r431, %r435;
	cvt.u64.u32 	%rd534, %r436;
	cvt.u64.u32 	%rd535, %r427;
	bfi.b64 	%rd536, %rd534, %rd535, 32, 32;
	mul.wide.u32 	%rd537, %r436, 8;
	and.b64  	%rd538, %rd537, 4294967288;
	add.s64 	%rd539, %rd536, %rd538;
	add.s64 	%rd80, %rd539, 9;
	add.f32 	%f62, %f867, %f867;
	add.f32 	%f1334, %f4831, %f62;
	add.f32 	%f1335, %f4828, %f62;
	mul.f32 	%f1336, %f4890, 0f3F000000;
	mul.f32 	%f1337, %f1321, %f1336;
	shl.b64 	%rd540, %rd80, 6;
	and.b64  	%rd541, %rd540, 274877906880;
	mov.u64 	%rd542, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd543, %rd542, %rd541;
	ld.shared.u64 	%rd544, [%rd543+1184];
	cvt.u32.u64 	%r437, %rd544;
	mov.b32 	%f1338, %r437;
	shr.u64 	%rd545, %rd544, 32;
	cvt.u32.u64 	%r438, %rd545;
	mov.b32 	%f1339, %r438;
	fma.rn.f32 	%f1340, %f1337, %f1338, 0f00000000;
	fma.rn.f32 	%f1341, %f1337, %f1339, 0f00000000;
	mul.f32 	%f1342, %f12, %f1337;
	mul.f32 	%f1343, %f1342, %f1338;
	mul.f32 	%f1344, %f1342, %f1339;
	fma.rn.f32 	%f1345, %f1334, %f1343, 0f00000000;
	fma.rn.f32 	%f1346, %f1334, %f1344, 0f00000000;
	fma.rn.f32 	%f1347, %f1335, %f1343, 0f00000000;
	fma.rn.f32 	%f1348, %f1335, %f1344, 0f00000000;
	ld.shared.f32 	%f1349, [%rd543+1188];
	mul.f32 	%f1350, %f1335, %f1349;
	fma.rn.f32 	%f1351, %f1334, %f1338, %f1350;
	mul.f32 	%f1352, %f1337, %f1351;
	fma.rn.f32 	%f1353, %f12, %f1352, 0f00000000;
	mul.f32 	%f63, %f867, 0f00000000;
	add.f32 	%f1354, %f4828, %f63;
	ld.shared.u64 	%rd546, [%rd543+160];
	cvt.u32.u64 	%r439, %rd546;
	mov.b32 	%f1355, %r439;
	mul.f32 	%f1356, %f1321, %f1322;
	shr.u64 	%rd547, %rd546, 32;
	cvt.u32.u64 	%r440, %rd547;
	mov.b32 	%f1357, %r440;
	fma.rn.f32 	%f1358, %f1356, %f1355, %f1340;
	fma.rn.f32 	%f1359, %f1356, %f1357, %f1341;
	mul.f32 	%f1360, %f12, %f1356;
	mul.f32 	%f1361, %f1360, %f1355;
	mul.f32 	%f1362, %f1360, %f1357;
	fma.rn.f32 	%f1363, %f1334, %f1361, %f1345;
	fma.rn.f32 	%f1364, %f1334, %f1362, %f1346;
	fma.rn.f32 	%f1365, %f1354, %f1361, %f1347;
	fma.rn.f32 	%f1366, %f1354, %f1362, %f1348;
	ld.shared.f32 	%f1367, [%rd543+164];
	mul.f32 	%f1368, %f1354, %f1367;
	fma.rn.f32 	%f1369, %f1334, %f1355, %f1368;
	mul.f32 	%f1370, %f1356, %f1369;
	fma.rn.f32 	%f1371, %f12, %f1370, %f1353;
	ld.shared.u64 	%rd548, [%rd543+672];
	cvt.u32.u64 	%r441, %rd548;
	mov.b32 	%f1372, %r441;
	mul.f32 	%f1373, %f1321, %f1323;
	shr.u64 	%rd549, %rd548, 32;
	cvt.u32.u64 	%r442, %rd549;
	mov.b32 	%f1374, %r442;
	fma.rn.f32 	%f1375, %f1373, %f1372, %f1358;
	fma.rn.f32 	%f1376, %f1373, %f1374, %f1359;
	mul.f32 	%f1377, %f12, %f1373;
	mul.f32 	%f1378, %f1377, %f1372;
	mul.f32 	%f1379, %f1377, %f1374;
	add.f32 	%f1380, %f4828, %f867;
	fma.rn.f32 	%f1381, %f1334, %f1378, %f1363;
	fma.rn.f32 	%f1382, %f1334, %f1379, %f1364;
	fma.rn.f32 	%f1383, %f1380, %f1378, %f1365;
	fma.rn.f32 	%f1384, %f1380, %f1379, %f1366;
	ld.shared.f32 	%f1385, [%rd543+676];
	mul.f32 	%f1386, %f1380, %f1385;
	fma.rn.f32 	%f1387, %f1334, %f1372, %f1386;
	mul.f32 	%f1388, %f1373, %f1387;
	fma.rn.f32 	%f1389, %f12, %f1388, %f1371;
	add.f32 	%f1390, %f4831, %f63;
	mul.f32 	%f1391, %f1318, %f1336;
	ld.shared.u64 	%rd550, [%rd543+1056];
	cvt.u32.u64 	%r443, %rd550;
	mov.b32 	%f1392, %r443;
	shr.u64 	%rd551, %rd550, 32;
	cvt.u32.u64 	%r444, %rd551;
	mov.b32 	%f1393, %r444;
	fma.rn.f32 	%f1394, %f1391, %f1392, %f1375;
	fma.rn.f32 	%f1395, %f1391, %f1393, %f1376;
	mul.f32 	%f1396, %f12, %f1391;
	mul.f32 	%f1397, %f1396, %f1392;
	mul.f32 	%f1398, %f1396, %f1393;
	fma.rn.f32 	%f1399, %f1390, %f1397, %f1381;
	fma.rn.f32 	%f1400, %f1390, %f1398, %f1382;
	fma.rn.f32 	%f1401, %f1335, %f1397, %f1383;
	fma.rn.f32 	%f1402, %f1335, %f1398, %f1384;
	ld.shared.f32 	%f1403, [%rd543+1060];
	mul.f32 	%f1404, %f1335, %f1403;
	fma.rn.f32 	%f1405, %f1390, %f1392, %f1404;
	mul.f32 	%f1406, %f1391, %f1405;
	fma.rn.f32 	%f1407, %f12, %f1406, %f1389;
	ld.shared.u64 	%rd552, [%rd543+32];
	cvt.u32.u64 	%r445, %rd552;
	mov.b32 	%f1408, %r445;
	mul.f32 	%f1409, %f1318, %f1322;
	shr.u64 	%rd553, %rd552, 32;
	cvt.u32.u64 	%r446, %rd553;
	mov.b32 	%f1410, %r446;
	fma.rn.f32 	%f1411, %f1409, %f1408, %f1394;
	fma.rn.f32 	%f1412, %f1409, %f1410, %f1395;
	mul.f32 	%f1413, %f12, %f1409;
	mul.f32 	%f1414, %f1413, %f1408;
	mul.f32 	%f1415, %f1413, %f1410;
	fma.rn.f32 	%f1416, %f1390, %f1414, %f1399;
	fma.rn.f32 	%f1417, %f1390, %f1415, %f1400;
	fma.rn.f32 	%f1418, %f1354, %f1414, %f1401;
	fma.rn.f32 	%f1419, %f1354, %f1415, %f1402;
	ld.shared.f32 	%f1420, [%rd543+36];
	mul.f32 	%f1421, %f1354, %f1420;
	fma.rn.f32 	%f1422, %f1390, %f1408, %f1421;
	mul.f32 	%f1423, %f1409, %f1422;
	fma.rn.f32 	%f1424, %f12, %f1423, %f1407;
	ld.shared.u64 	%rd554, [%rd543+544];
	cvt.u32.u64 	%r447, %rd554;
	mov.b32 	%f1425, %r447;
	mul.f32 	%f1426, %f1318, %f1323;
	shr.u64 	%rd555, %rd554, 32;
	cvt.u32.u64 	%r448, %rd555;
	mov.b32 	%f1427, %r448;
	fma.rn.f32 	%f1428, %f1426, %f1425, %f1411;
	fma.rn.f32 	%f1429, %f1426, %f1427, %f1412;
	mul.f32 	%f1430, %f12, %f1426;
	mul.f32 	%f1431, %f1430, %f1425;
	mul.f32 	%f1432, %f1430, %f1427;
	fma.rn.f32 	%f1433, %f1390, %f1431, %f1416;
	fma.rn.f32 	%f1434, %f1390, %f1432, %f1417;
	fma.rn.f32 	%f1435, %f1380, %f1431, %f1418;
	fma.rn.f32 	%f1436, %f1380, %f1432, %f1419;
	ld.shared.f32 	%f1437, [%rd543+548];
	mul.f32 	%f1438, %f1380, %f1437;
	fma.rn.f32 	%f1439, %f1390, %f1425, %f1438;
	mul.f32 	%f1440, %f1426, %f1439;
	fma.rn.f32 	%f1441, %f12, %f1440, %f1424;
	mul.f32 	%f1442, %f1320, %f1336;
	ld.shared.u64 	%rd556, [%rd543+1120];
	cvt.u32.u64 	%r449, %rd556;
	mov.b32 	%f1443, %r449;
	shr.u64 	%rd557, %rd556, 32;
	cvt.u32.u64 	%r450, %rd557;
	mov.b32 	%f1444, %r450;
	fma.rn.f32 	%f1445, %f1442, %f1443, %f1428;
	fma.rn.f32 	%f1446, %f1442, %f1444, %f1429;
	mul.f32 	%f1447, %f12, %f1442;
	mul.f32 	%f1448, %f1447, %f1443;
	mul.f32 	%f1449, %f1447, %f1444;
	add.f32 	%f1450, %f4831, %f867;
	fma.rn.f32 	%f1451, %f1450, %f1448, %f1433;
	fma.rn.f32 	%f1452, %f1450, %f1449, %f1434;
	fma.rn.f32 	%f1453, %f1335, %f1448, %f1435;
	fma.rn.f32 	%f1454, %f1335, %f1449, %f1436;
	ld.shared.f32 	%f1455, [%rd543+1124];
	mul.f32 	%f1456, %f1335, %f1455;
	fma.rn.f32 	%f1457, %f1450, %f1443, %f1456;
	mul.f32 	%f1458, %f1442, %f1457;
	fma.rn.f32 	%f1459, %f12, %f1458, %f1441;
	ld.shared.u64 	%rd558, [%rd543+96];
	cvt.u32.u64 	%r451, %rd558;
	mov.b32 	%f1460, %r451;
	mul.f32 	%f1461, %f1320, %f1322;
	shr.u64 	%rd559, %rd558, 32;
	cvt.u32.u64 	%r452, %rd559;
	mov.b32 	%f1462, %r452;
	fma.rn.f32 	%f1463, %f1461, %f1460, %f1445;
	fma.rn.f32 	%f1464, %f1461, %f1462, %f1446;
	mul.f32 	%f1465, %f12, %f1461;
	mul.f32 	%f1466, %f1465, %f1460;
	mul.f32 	%f1467, %f1465, %f1462;
	fma.rn.f32 	%f1468, %f1450, %f1466, %f1451;
	fma.rn.f32 	%f1469, %f1450, %f1467, %f1452;
	fma.rn.f32 	%f1470, %f1354, %f1466, %f1453;
	fma.rn.f32 	%f1471, %f1354, %f1467, %f1454;
	ld.shared.f32 	%f1472, [%rd543+100];
	mul.f32 	%f1473, %f1354, %f1472;
	fma.rn.f32 	%f1474, %f1450, %f1460, %f1473;
	mul.f32 	%f1475, %f1461, %f1474;
	fma.rn.f32 	%f1476, %f12, %f1475, %f1459;
	ld.shared.u64 	%rd560, [%rd543+608];
	cvt.u32.u64 	%r453, %rd560;
	mov.b32 	%f1477, %r453;
	mul.f32 	%f1478, %f1320, %f1323;
	shr.u64 	%rd561, %rd560, 32;
	cvt.u32.u64 	%r454, %rd561;
	mov.b32 	%f1479, %r454;
	fma.rn.f32 	%f4892, %f1478, %f1477, %f1463;
	fma.rn.f32 	%f4891, %f1478, %f1479, %f1464;
	mul.f32 	%f1480, %f12, %f1478;
	mul.f32 	%f1481, %f1480, %f1477;
	mul.f32 	%f1482, %f1480, %f1479;
	fma.rn.f32 	%f4940, %f1450, %f1481, %f1468;
	fma.rn.f32 	%f4941, %f1450, %f1482, %f1469;
	fma.rn.f32 	%f4942, %f1380, %f1481, %f1470;
	fma.rn.f32 	%f4943, %f1380, %f1482, %f1471;
	ld.shared.f32 	%f1483, [%rd543+612];
	mul.f32 	%f1484, %f1380, %f1483;
	fma.rn.f32 	%f1485, %f1450, %f1477, %f1484;
	mul.f32 	%f1486, %f1478, %f1485;
	fma.rn.f32 	%f70, %f12, %f1486, %f1476;
	st.local.v4.f32 	[%rd1087], {%f4940, %f4941, %f4942, %f4943};
	mov.b32 	%r455, %f4892;
	mov.b32 	%r456, %f4891;
	st.local.v2.f32 	[%rd1119], {%f4892, %f4891};
	cvta.to.global.u64 	%rd562, %rd1052;
	mul.lo.s64 	%rd563, %rd73, 96;
	add.s64 	%rd81, %rd562, %rd563;
	ld.global.u32 	%r10, [%rd81];
	mov.b64 	%rd1148, {%r455, %r456};
	setp.eq.s16 	%p108, %rs11, 0;
	@%p108 bra 	$L__BB0_76;

	add.u64 	%rd1121, %SPL, 96;
	st.local.u64 	[%rd1121], %rd72;
	cvt.u32.u64 	%r457, %rd72;
	mov.b32 	%f4892, %r457;
	shr.u64 	%rd564, %rd72, 32;
	cvt.u32.u64 	%r458, %rd564;
	mov.b32 	%f4891, %r458;
	mov.u64 	%rd1148, %rd72;

$L__BB0_76:
	add.u64 	%rd1140, %SPL, 96;
	add.u64 	%rd1142, %SP, 96;
	add.u64 	%rd1183, %SPL, 64;
	add.u64 	%rd1177, %SPL, 32;
	add.s64 	%rd1146, %rd1140, 8;
	add.u64 	%rd89, %SPL, 32;
	mov.u64 	%rd1147, 2;
	mov.u64 	%rd1141, %rd1140;
	mov.u64 	%rd1143, %rd1140;
	mov.u64 	%rd1144, %rd1140;
	mov.u64 	%rd1145, %rd1142;

$L__BB0_77:
	setp.eq.s64 	%p109, %rd1147, 0;
	@%p109 bra 	$L__BB0_80;

	add.s64 	%rd1147, %rd1147, -1;
	add.s64 	%rd569, %rd1140, 8;
	setp.eq.s64 	%p110, %rd1143, %rd1146;
	selp.b64 	%rd1140, %rd569, %rd1140, %p110;
	add.s64 	%rd570, %rd1141, 8;
	selp.b64 	%rd1141, %rd570, %rd1141, %p110;
	add.s64 	%rd571, %rd1142, 8;
	selp.b64 	%rd1142, %rd571, %rd1142, %p110;
	selp.b64 	%rd572, %rd569, %rd1143, %p110;
	selp.b64 	%rd573, %rd570, %rd1144, %p110;
	selp.b64 	%rd574, %rd571, %rd1145, %p110;
	add.s64 	%rd575, %rd1143, 8;
	selp.b64 	%rd1146, %rd575, %rd1146, %p110;
	setp.eq.s64 	%p111, %rd1147, 0;
	add.s64 	%rd576, %rd572, 4;
	add.s64 	%rd577, %rd573, 4;
	add.s64 	%rd578, %rd574, 4;
	selp.b64 	%rd1143, %rd572, %rd576, %p111;
	selp.b64 	%rd1144, %rd573, %rd577, %p111;
	selp.b64 	%rd1145, %rd574, %rd578, %p111;
	ld.local.f32 	%f1487, [%rd573];
	abs.f32 	%f1488, %f1487;
	mul.f32 	%f1489, %f1488, %f865;
	setp.ltu.f32 	%p112, %f1489, %f867;
	@%p112 bra 	$L__BB0_77;

	add.u64 	%rd1125, %SPL, 96;
	setp.nan.f32 	%p113, %f4892, %f4892;
	mov.b32 	%r459, %f4892;
	setp.lt.s32 	%p114, %r459, 0;
	selp.f32 	%f1490, 0fBF800000, 0f3F800000, %p114;
	selp.f32 	%f1491, 0f7FC00000, %f1490, %p113;
	mul.f32 	%f1492, %f867, %f1491;
	mov.b32 	%r460, %f4891;
	setp.lt.s32 	%p115, %r460, 0;
	selp.f32 	%f1493, 0fBF800000, 0f3F800000, %p115;
	setp.nan.f32 	%p116, %f4891, %f4891;
	selp.f32 	%f1494, 0f7FC00000, %f1493, %p116;
	mul.f32 	%f1495, %f867, %f1494;
	div.rn.f32 	%f1496, %f1495, %f865;
	mov.b32 	%r461, %f1496;
	div.rn.f32 	%f1497, %f1492, %f865;
	mov.b32 	%r462, %f1497;
	st.local.v2.f32 	[%rd1125], {%f1497, %f1496};
	mov.b64 	%rd1148, {%r462, %r461};

$L__BB0_80:
	cvt.u32.u64 	%r463, %rd1148;
	mov.b32 	%f1498, %r463;
	shr.u64 	%rd579, %rd1148, 32;
	cvt.u32.u64 	%r464, %rd579;
	mov.b32 	%f1499, %r464;
	fma.rn.f32 	%f79, %f1498, %f865, %f2;
	fma.rn.f32 	%f80, %f1499, %f865, %f3;
	setp.eq.s32 	%p117, %r10, 2;
	@%p117 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_81;

$L__BB0_82:
	mul.f32 	%f1513, %f70, %f865;
	fma.rn.f32 	%f4895, %f1513, %f7, %f7;
	mov.u64 	%rd1149, %rd77;
	bra.uni 	$L__BB0_83;

$L__BB0_81:
	mul.f32 	%f1500, %f4940, %f865;
	mul.f32 	%f1501, %f4941, %f865;
	mul.f32 	%f1502, %f4942, %f865;
	mul.f32 	%f1503, %f1502, %f4938;
	fma.rn.f32 	%f1504, %f1500, %f7, %f1503;
	mul.f32 	%f1505, %f4943, %f865;
	mul.f32 	%f1506, %f1505, %f4938;
	fma.rn.f32 	%f1507, %f1501, %f7, %f1506;
	mul.f32 	%f1508, %f1502, %f10;
	fma.rn.f32 	%f1509, %f1500, %f4937, %f1508;
	mul.f32 	%f1510, %f1505, %f10;
	fma.rn.f32 	%f1511, %f1501, %f4937, %f1510;
	add.f32 	%f4938, %f4938, %f1507;
	add.f32 	%f1512, %f7, %f1504;
	st.local.v2.f32 	[%rd77], {%f1512, %f4938};
	add.f32 	%f4937, %f1509, %f4937;
	st.local.f32 	[%rd77+8], %f4937;
	add.f32 	%f4895, %f1511, %f10;
	add.s64 	%rd1149, %rd77, 12;

$L__BB0_83:
	st.local.f32 	[%rd1149], %f4895;
	ld.global.u32 	%r11, [%rd81+32];
	setp.eq.s32 	%p118, %r11, 5;
	add.s64 	%rd111, %rd5, 24;
	@%p118 bra 	$L__BB0_296;
	bra.uni 	$L__BB0_84;

$L__BB0_296:
	setp.eq.s16 	%p412, %rs10, 0;
	@%p412 bra 	$L__BB0_298;

	add.u64 	%rd1105, %SPL, 96;
	add.u64 	%rd1099, %SPL, 0;
	mov.f32 	%f4940, 0f00000000;
	st.local.v2.f32 	[%rd1105], {%f4940, %f4940};
	st.local.v4.f32 	[%rd1099], {%f4940, %f4940, %f4940, %f4940};
	mov.f32 	%f4941, %f4940;
	mov.f32 	%f4942, %f4940;
	mov.f32 	%f4943, %f4940;

$L__BB0_298:
	ld.local.f32 	%f5020, [%rd77+12];
	ld.local.f32 	%f4951, [%rd77];
	mul.f32 	%f2995, %f4951, %f5020;
	mul.f32 	%f380, %f4937, %f4938;
	sub.f32 	%f381, %f2995, %f380;
	div.rn.f32 	%f382, %f4, %f5;
	div.rn.f32 	%f2996, %f382, %f381;
	setp.eq.f32 	%p413, %f2996, 0f00000000;
	setp.ne.s16 	%p414, %rs9, 0;
	or.pred  	%p415, %p414, %p413;
	@%p415 bra 	$L__BB0_526;
	bra.uni 	$L__BB0_299;

$L__BB0_526:
	mov.u64 	%rd915, 0;
	st.local.v2.u64 	[%rd1], {%rd915, %rd915};
	mov.u32 	%r1651, 1065353216;
	st.local.u32 	[%rd1], %r1651;
	st.local.u32 	[%rd1+12], %r1651;
	ld.local.v2.u64 	{%rd916, %rd917}, [%rd1];
	mov.b64 	{%r1652, %r1653}, %rd917;
	mov.b64 	{%r1654, %r1655}, %rd916;
	st.local.v2.u64 	[%rd77], {%rd916, %rd917};
	mov.b32 	%f4951, %r1654;
	mov.b32 	%f4938, %r1655;
	mov.b32 	%f4937, %r1652;
	mov.b32 	%f5020, %r1653;
	mov.u16 	%rs37, 1;
	bra.uni 	$L__BB0_527;

$L__BB0_84:
	cvt.u16.u32 	%rs14, %r11;
	setp.gt.s16 	%p119, %rs14, 2;
	@%p119 bra 	$L__BB0_87;

	setp.eq.s16 	%p122, %rs14, 1;
	@%p122 bra 	$L__BB0_160;

	setp.eq.s16 	%p123, %rs14, 2;
	@%p123 bra 	$L__BB0_116;
	bra.uni 	$L__BB0_239;

$L__BB0_116:
	ld.global.u64 	%rd610, [%rd81+56];
	shl.b64 	%rd611, %rd70, 4;
	add.s64 	%rd612, %rd610, %rd611;
	add.s64 	%rd121, %rd612, 4;
	ld.global.f32 	%f119, [%rd81+44];
	ld.global.f32 	%f120, [%rd81+40];
	ld.local.v4.f32 	{%f1701, %f1702, %f1703, %f1704}, [%rd77];
	add.f32 	%f1707, %f1704, %f1701;
	mul.f32 	%f121, %f1707, 0f3F000000;
	sub.f32 	%f1708, %f1701, %f1704;
	mul.f32 	%f1709, %f1708, 0f3F000000;
	add.f32 	%f1712, %f1702, %f1703;
	mul.f32 	%f1713, %f1712, 0f3F000000;
	sub.f32 	%f1714, %f1702, %f1703;
	mul.f32 	%f122, %f1714, 0f3F000000;
	mul.f32 	%f1715, %f122, %f122;
	fma.rn.f32 	%f1716, %f121, %f121, %f1715;
	sqrt.rn.f32 	%f1717, %f1716;
	mul.f32 	%f1718, %f1713, %f1713;
	fma.rn.f32 	%f1719, %f1709, %f1709, %f1718;
	sqrt.rn.f32 	%f1720, %f1719;
	add.f32 	%f123, %f1717, %f1720;
	sub.f32 	%f124, %f1717, %f1720;
	abs.f32 	%f125, %f1709;
	abs.f32 	%f126, %f1713;
	setp.eq.f32 	%p165, %f125, 0f00000000;
	setp.eq.f32 	%p166, %f126, 0f00000000;
	and.pred  	%p167, %p165, %p166;
	mov.b32 	%r54, %f1709;
	mov.b32 	%r586, %f1713;
	and.b32  	%r55, %r586, -2147483648;
	@%p167 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_117;

$L__BB0_120:
	shr.s32 	%r591, %r54, 31;
	and.b32  	%r592, %r591, 1078530011;
	or.b32  	%r593, %r592, %r55;
	mov.b32 	%f4900, %r593;
	bra.uni 	$L__BB0_121;

$L__BB0_299:
	@%p117 bra 	$L__BB0_301;

	abs.f32 	%f2997, %f4951;
	setp.gt.f32 	%p417, %f2997, 0f461C4000;
	@%p417 bra 	$L__BB0_526;

$L__BB0_301:
	ld.global.u16 	%rs7, [%rd81];
	mov.f32 	%f4952, 0f00000000;
	setp.eq.s16 	%p418, %rs7, 0;
	@%p418 bra 	$L__BB0_316;

	setp.ne.s16 	%p419, %rs7, 1;
	@%p419 bra 	$L__BB0_336;

	mov.b32 	%f4948, %r8;
	ld.global.u64 	%rd746, [%rd81+24];
	shl.b64 	%rd747, %rd70, 4;
	add.s64 	%rd748, %rd746, %rd747;
	ld.f32 	%f384, [%rd748+8];
	ld.global.f32 	%f385, [%rd81+16];
	mul.f32 	%f3002, %f4937, %f4937;
	fma.rn.f32 	%f386, %f4951, %f4951, %f3002;
	mul.f32 	%f3003, %f5020, %f5020;
	fma.rn.f32 	%f387, %f4938, %f4938, %f3003;
	mov.f32 	%f3004, 0fBF000000;
	cvt.rzi.f32.f32 	%f3005, %f3004;
	add.f32 	%f3006, %f3005, %f3005;
	mov.f32 	%f3007, 0fBF800000;
	sub.f32 	%f3008, %f3007, %f3006;
	abs.f32 	%f388, %f3008;
	abs.f32 	%f389, %f381;
	setp.lt.f32 	%p420, %f389, 0f00800000;
	mul.f32 	%f3009, %f389, 0f4B800000;
	selp.f32 	%f3010, %f3009, %f389, %p420;
	selp.f32 	%f3011, 0fC1C00000, 0f00000000, %p420;
	mov.b32 	%r1134, %f3010;
	add.s32 	%r1135, %r1134, -1060439283;
	and.b32  	%r1136, %r1135, -8388608;
	sub.s32 	%r1137, %r1134, %r1136;
	mov.b32 	%f3012, %r1137;
	cvt.rn.f32.s32 	%f3013, %r1136;
	mov.f32 	%f3014, 0f34000000;
	fma.rn.f32 	%f3015, %f3013, %f3014, %f3011;
	add.f32 	%f3016, %f3012, 0fBF800000;
	add.f32 	%f3000, %f3012, 0f3F800000;
	mov.f32 	%f4944, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2999,%f3000;
	// end inline asm
	add.f32 	%f3017, %f3016, %f3016;
	mul.f32 	%f3018, %f2999, %f3017;
	mul.f32 	%f3019, %f3018, %f3018;
	sub.f32 	%f3020, %f3016, %f3018;
	add.f32 	%f3021, %f3020, %f3020;
	neg.f32 	%f3022, %f3018;
	fma.rn.f32 	%f3023, %f3022, %f3016, %f3021;
	mul.rn.f32 	%f3024, %f2999, %f3023;
	mov.f32 	%f3025, 0f3B52E7DB;
	mov.f32 	%f3026, 0f3A2C32E4;
	fma.rn.f32 	%f3027, %f3026, %f3019, %f3025;
	mov.f32 	%f3028, 0f3C93BB73;
	fma.rn.f32 	%f3029, %f3027, %f3019, %f3028;
	mov.f32 	%f3030, 0f3DF6384F;
	fma.rn.f32 	%f3031, %f3029, %f3019, %f3030;
	mul.rn.f32 	%f3032, %f3031, %f3019;
	mov.f32 	%f3033, 0f3FB8AA3B;
	fma.rn.f32 	%f3034, %f3018, %f3033, %f3015;
	sub.f32 	%f3035, %f3015, %f3034;
	fma.rn.f32 	%f3036, %f3018, %f3033, %f3035;
	fma.rn.f32 	%f3037, %f3024, %f3033, %f3036;
	mov.f32 	%f3038, 0f32A55E34;
	fma.rn.f32 	%f3039, %f3018, %f3038, %f3037;
	mul.f32 	%f3040, %f3032, 0f40400000;
	fma.rn.f32 	%f3041, %f3040, %f3024, %f3039;
	fma.rn.f32 	%f3042, %f3032, %f3018, %f3041;
	add.rn.f32 	%f3043, %f3034, %f3042;
	neg.f32 	%f3044, %f3034;
	add.rn.f32 	%f3045, %f3043, %f3044;
	neg.f32 	%f3046, %f3045;
	add.rn.f32 	%f3047, %f3042, %f3046;
	mul.rn.f32 	%f3048, %f3043, %f3007;
	neg.f32 	%f3049, %f3048;
	fma.rn.f32 	%f3050, %f3043, %f3007, %f3049;
	fma.rn.f32 	%f3051, %f3047, %f3007, %f3050;
	cvt.rni.f32.f32 	%f3052, %f3048;
	sub.f32 	%f3053, %f3048, %f3052;
	add.f32 	%f3054, %f3051, %f3053;
	mov.f32 	%f3055, 0f3AAF85ED;
	mov.f32 	%f3056, 0f391FCB8E;
	fma.rn.f32 	%f3057, %f3056, %f3054, %f3055;
	mov.f32 	%f3058, 0f3C1D9856;
	fma.rn.f32 	%f3059, %f3057, %f3054, %f3058;
	mov.f32 	%f3060, 0f3D6357BB;
	fma.rn.f32 	%f3061, %f3059, %f3054, %f3060;
	mov.f32 	%f3062, 0f3E75FDEC;
	fma.rn.f32 	%f3063, %f3061, %f3054, %f3062;
	mov.f32 	%f3064, 0f3F317218;
	fma.rn.f32 	%f3065, %f3063, %f3054, %f3064;
	fma.rn.f32 	%f3066, %f3065, %f3054, %f4944;
	cvt.rzi.s32.f32 	%r1138, %f3052;
	setp.gt.f32 	%p421, %f3052, 0f00000000;
	selp.b32 	%r1139, 0, -2097152000, %p421;
	add.s32 	%r1140, %r1139, 2130706432;
	mov.b32 	%f3067, %r1140;
	mul.f32 	%f3068, %f3066, %f3067;
	shl.b32 	%r1141, %r1138, 23;
	sub.s32 	%r1142, %r1141, %r1139;
	mov.b32 	%f3069, %r1142;
	mul.f32 	%f3070, %f3068, %f3069;
	abs.f32 	%f3071, %f3048;
	setp.gt.f32 	%p422, %f3071, 0f43180000;
	setp.lt.f32 	%p423, %f3048, 0f00000000;
	selp.f32 	%f3072, 0f00000000, 0f7F800000, %p423;
	selp.f32 	%f390, %f3072, %f3070, %p422;
	setp.eq.f32 	%p424, %f381, 0f3F800000;
	@%p424 bra 	$L__BB0_310;

	setp.gtu.f32 	%p425, %f389, 0f7F800000;
	@%p425 bra 	$L__BB0_309;
	bra.uni 	$L__BB0_305;

$L__BB0_309:
	mov.f32 	%f3075, 0fBF800000;
	add.rn.f32 	%f4944, %f381, %f3075;
	bra.uni 	$L__BB0_310;

$L__BB0_87:
	setp.eq.s16 	%p120, %rs14, 4;
	@%p120 bra 	$L__BB0_296;

	setp.ne.s16 	%p121, %rs14, 3;
	@%p121 bra 	$L__BB0_239;

	ld.global.u64 	%rd580, [%rd81+56];
	shl.b64 	%rd581, %rd70, 4;
	add.s64 	%rd582, %rd580, %rd581;
	add.s64 	%rd112, %rd582, 8;
	ld.local.v4.f32 	{%f1514, %f1515, %f1516, %f1517}, [%rd77];
	add.f32 	%f1520, %f1517, %f1514;
	mul.f32 	%f88, %f1520, 0f3F000000;
	sub.f32 	%f1521, %f1514, %f1517;
	mul.f32 	%f1522, %f1521, 0f3F000000;
	add.f32 	%f1525, %f1515, %f1516;
	mul.f32 	%f1526, %f1525, 0f3F000000;
	sub.f32 	%f1527, %f1515, %f1516;
	mul.f32 	%f89, %f1527, 0f3F000000;
	mul.f32 	%f1528, %f89, %f89;
	fma.rn.f32 	%f1529, %f88, %f88, %f1528;
	sqrt.rn.f32 	%f1530, %f1529;
	mul.f32 	%f1531, %f1526, %f1526;
	fma.rn.f32 	%f1532, %f1522, %f1522, %f1531;
	sqrt.rn.f32 	%f1533, %f1532;
	add.f32 	%f90, %f1530, %f1533;
	sub.f32 	%f91, %f1530, %f1533;
	abs.f32 	%f92, %f1522;
	abs.f32 	%f93, %f1526;
	setp.eq.f32 	%p124, %f92, 0f00000000;
	setp.eq.f32 	%p125, %f93, 0f00000000;
	and.pred  	%p126, %p124, %p125;
	mov.b32 	%r12, %f1522;
	mov.b32 	%r465, %f1526;
	and.b32  	%r13, %r465, -2147483648;
	@%p126 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_90;

$L__BB0_93:
	shr.s32 	%r470, %r12, 31;
	and.b32  	%r471, %r470, 1078530011;
	or.b32  	%r472, %r471, %r13;
	mov.b32 	%f4896, %r472;
	bra.uni 	$L__BB0_94;

$L__BB0_160:
	ld.global.u64 	%rd651, [%rd81+64];
	shl.b64 	%rd652, %rd70, 4;
	add.s64 	%rd144, %rd651, %rd652;
	ld.f32 	%f4924, [%rd144];
	ld.global.f32 	%f175, [%rd81+52];
	ld.global.f32 	%f176, [%rd81+56];
	ld.global.f32 	%f177, [%rd81+60];
	ld.local.v2.u64 	{%rd1168, %rd1169}, [%rd77];
	mov.b64 	{%r722, %r723}, %rd1169;
	mov.b64 	{%r724, %r725}, %rd1168;
	mov.b32 	%f1961, %r724;
	mov.b32 	%f1962, %r723;
	add.f32 	%f1963, %f1962, %f1961;
	mul.f32 	%f178, %f1963, 0f3F000000;
	sub.f32 	%f1964, %f1961, %f1962;
	mul.f32 	%f1965, %f1964, 0f3F000000;
	mov.b32 	%f1966, %r725;
	mov.b32 	%f1967, %r722;
	add.f32 	%f1968, %f1966, %f1967;
	mul.f32 	%f1969, %f1968, 0f3F000000;
	sub.f32 	%f1970, %f1966, %f1967;
	mul.f32 	%f179, %f1970, 0f3F000000;
	mul.f32 	%f1971, %f179, %f179;
	fma.rn.f32 	%f1972, %f178, %f178, %f1971;
	sqrt.rn.f32 	%f1973, %f1972;
	mul.f32 	%f1974, %f1969, %f1969;
	fma.rn.f32 	%f1975, %f1965, %f1965, %f1974;
	sqrt.rn.f32 	%f1976, %f1975;
	add.f32 	%f180, %f1973, %f1976;
	sub.f32 	%f1977, %f1973, %f1976;
	setp.lt.f32 	%p227, %f1977, 0f00000000;
	selp.f32 	%f181, 0fBF800000, 0f3F800000, %p227;
	mul.f32 	%f182, %f1977, %f181;
	abs.f32 	%f183, %f1965;
	abs.f32 	%f184, %f1969;
	setp.eq.f32 	%p228, %f183, 0f00000000;
	setp.eq.f32 	%p229, %f184, 0f00000000;
	and.pred  	%p230, %p228, %p229;
	mov.b32 	%r96, %f1965;
	mov.b32 	%r726, %f1969;
	and.b32  	%r97, %r726, -2147483648;
	@%p230 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_161;

$L__BB0_164:
	shr.s32 	%r731, %r96, 31;
	and.b32  	%r732, %r731, 1078530011;
	or.b32  	%r733, %r732, %r97;
	mov.b32 	%f4908, %r733;
	bra.uni 	$L__BB0_165;

$L__BB0_239:
	mov.b32 	%f2610, %r8;
	ld.global.u64 	%rd678, [%rd81+72];
	shl.b64 	%rd679, %rd70, 4;
	add.s64 	%rd680, %rd678, %rd679;
	add.s64 	%rd167, %rd680, 4;
	ld.global.u8 	%rs27, [%rd81+64];
	setp.ne.s16 	%p339, %rs27, 0;
	setp.neu.f32 	%p340, %f2610, 0f00000000;
	and.pred  	%p341, %p340, %p339;
	@%p341 bra 	$L__BB0_296;

	ld.local.v4.f32 	{%f2611, %f2612, %f2613, %f2614}, [%rd77];
	add.f32 	%f2617, %f2614, %f2611;
	mul.f32 	%f290, %f2617, 0f3F000000;
	sub.f32 	%f2618, %f2611, %f2614;
	mul.f32 	%f2619, %f2618, 0f3F000000;
	add.f32 	%f2622, %f2612, %f2613;
	mul.f32 	%f2623, %f2622, 0f3F000000;
	sub.f32 	%f2624, %f2612, %f2613;
	mul.f32 	%f291, %f2624, 0f3F000000;
	mul.f32 	%f2625, %f291, %f291;
	fma.rn.f32 	%f2626, %f290, %f290, %f2625;
	sqrt.rn.f32 	%f2627, %f2626;
	mul.f32 	%f2628, %f2623, %f2623;
	fma.rn.f32 	%f2629, %f2619, %f2619, %f2628;
	sqrt.rn.f32 	%f2630, %f2629;
	add.f32 	%f292, %f2627, %f2630;
	sub.f32 	%f2631, %f2627, %f2630;
	setp.lt.f32 	%p342, %f2631, 0f00000000;
	selp.f32 	%f293, 0fBF800000, 0f3F800000, %p342;
	mul.f32 	%f294, %f2631, %f293;
	abs.f32 	%f295, %f2619;
	abs.f32 	%f296, %f2623;
	setp.eq.f32 	%p343, %f295, 0f00000000;
	setp.eq.f32 	%p344, %f296, 0f00000000;
	and.pred  	%p345, %p343, %p344;
	mov.b32 	%r138, %f2619;
	mov.b32 	%r943, %f2623;
	and.b32  	%r139, %r943, -2147483648;
	@%p345 bra 	$L__BB0_244;
	bra.uni 	$L__BB0_241;

$L__BB0_244:
	shr.s32 	%r948, %r138, 31;
	and.b32  	%r949, %r948, 1078530011;
	or.b32  	%r950, %r949, %r139;
	mov.b32 	%f4925, %r950;
	bra.uni 	$L__BB0_245;

$L__BB0_316:
	ld.global.u64 	%rd749, [%rd81+24];
	shl.b64 	%rd750, %rd70, 4;
	add.s64 	%rd751, %rd749, %rd750;
	ld.f32 	%f407, [%rd751+8];
	ld.local.v4.f32 	{%f4951, %f3121, %f3122, %f3123}, [%rd77];
	mul.f32 	%f3127, %f3123, %f4951;
	mul.f32 	%f3128, %f3122, %f3121;
	sub.f32 	%f409, %f3127, %f3128;
	add.f32 	%f3129, %f3123, %f4951;
	mul.f32 	%f410, %f3129, 0f3F000000;
	sub.f32 	%f3130, %f4951, %f3123;
	mul.f32 	%f3131, %f3130, 0f3F000000;
	add.f32 	%f3132, %f3121, %f3122;
	mul.f32 	%f3133, %f3132, 0f3F000000;
	sub.f32 	%f3134, %f3121, %f3122;
	mul.f32 	%f411, %f3134, 0f3F000000;
	mul.f32 	%f3135, %f411, %f411;
	fma.rn.f32 	%f412, %f410, %f410, %f3135;
	mul.f32 	%f3136, %f3133, %f3133;
	fma.rn.f32 	%f413, %f3131, %f3131, %f3136;
	abs.f32 	%f414, %f3131;
	abs.f32 	%f415, %f3133;
	setp.eq.f32 	%p436, %f414, 0f00000000;
	setp.eq.f32 	%p437, %f415, 0f00000000;
	and.pred  	%p438, %p436, %p437;
	mov.b32 	%r200, %f3131;
	mov.b32 	%r1151, %f3133;
	and.b32  	%r201, %r1151, -2147483648;
	@%p438 bra 	$L__BB0_320;
	bra.uni 	$L__BB0_317;

$L__BB0_320:
	shr.s32 	%r1156, %r200, 31;
	and.b32  	%r1157, %r1156, 1078530011;
	or.b32  	%r1158, %r1157, %r201;
	mov.b32 	%f4949, %r1158;
	bra.uni 	$L__BB0_321;

$L__BB0_161:
	setp.eq.f32 	%p231, %f183, 0f7F800000;
	setp.eq.f32 	%p232, %f184, 0f7F800000;
	and.pred  	%p233, %p231, %p232;
	@%p233 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_162;

$L__BB0_163:
	setp.lt.s32 	%p237, %r96, 0;
	selp.b32 	%r729, 1075235812, 1061752795, %p237;
	or.b32  	%r730, %r729, %r97;
	mov.b32 	%f4908, %r730;
	bra.uni 	$L__BB0_165;

$L__BB0_117:
	setp.eq.f32 	%p168, %f125, 0f7F800000;
	setp.eq.f32 	%p169, %f126, 0f7F800000;
	and.pred  	%p170, %p168, %p169;
	@%p170 bra 	$L__BB0_119;
	bra.uni 	$L__BB0_118;

$L__BB0_119:
	setp.lt.s32 	%p174, %r54, 0;
	selp.b32 	%r589, 1075235812, 1061752795, %p174;
	or.b32  	%r590, %r589, %r55;
	mov.b32 	%f4900, %r590;
	bra.uni 	$L__BB0_121;

$L__BB0_90:
	setp.eq.f32 	%p127, %f92, 0f7F800000;
	setp.eq.f32 	%p128, %f93, 0f7F800000;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	setp.lt.s32 	%p133, %r12, 0;
	selp.b32 	%r468, 1075235812, 1061752795, %p133;
	or.b32  	%r469, %r468, %r13;
	mov.b32 	%f4896, %r469;
	bra.uni 	$L__BB0_94;

$L__BB0_317:
	setp.eq.f32 	%p439, %f414, 0f7F800000;
	setp.eq.f32 	%p440, %f415, 0f7F800000;
	and.pred  	%p441, %p439, %p440;
	@%p441 bra 	$L__BB0_319;
	bra.uni 	$L__BB0_318;

$L__BB0_319:
	setp.lt.s32 	%p445, %r200, 0;
	selp.b32 	%r1154, 1075235812, 1061752795, %p445;
	or.b32  	%r1155, %r1154, %r201;
	mov.b32 	%f4949, %r1155;
	bra.uni 	$L__BB0_321;

$L__BB0_162:
	setp.lt.s32 	%p234, %r96, 0;
	min.f32 	%f1978, %f184, %f183;
	max.f32 	%f1979, %f184, %f183;
	div.rn.f32 	%f1980, %f1978, %f1979;
	mul.rn.f32 	%f1981, %f1980, %f1980;
	mov.f32 	%f1982, 0fC0B59883;
	mov.f32 	%f1983, 0fBF52C7EA;
	fma.rn.f32 	%f1984, %f1981, %f1983, %f1982;
	mov.f32 	%f1985, 0fC0D21907;
	fma.rn.f32 	%f1986, %f1984, %f1981, %f1985;
	mul.f32 	%f1987, %f1981, %f1986;
	mul.f32 	%f1988, %f1980, %f1987;
	add.f32 	%f1989, %f1981, 0f41355DC0;
	mov.f32 	%f1990, 0f41E6BD60;
	fma.rn.f32 	%f1991, %f1989, %f1981, %f1990;
	mov.f32 	%f1992, 0f419D92C8;
	fma.rn.f32 	%f1993, %f1991, %f1981, %f1992;
	rcp.rn.f32 	%f1994, %f1993;
	fma.rn.f32 	%f1995, %f1988, %f1994, %f1980;
	mov.f32 	%f1996, 0f3FC90FDB;
	sub.f32 	%f1997, %f1996, %f1995;
	setp.gt.f32 	%p235, %f184, %f183;
	selp.f32 	%f1998, %f1997, %f1995, %p235;
	mov.f32 	%f1999, 0f40490FDB;
	sub.f32 	%f2000, %f1999, %f1998;
	selp.f32 	%f2001, %f2000, %f1998, %p234;
	mov.b32 	%r727, %f2001;
	or.b32  	%r728, %r97, %r727;
	mov.b32 	%f2002, %r728;
	add.f32 	%f2003, %f183, %f184;
	setp.le.f32 	%p236, %f2003, 0f7F800000;
	selp.f32 	%f4908, %f2002, %f2003, %p236;

$L__BB0_165:
	abs.f32 	%f189, %f178;
	setp.eq.f32 	%p238, %f189, 0f00000000;
	abs.f32 	%f190, %f179;
	setp.eq.f32 	%p239, %f190, 0f00000000;
	and.pred  	%p240, %p238, %p239;
	mov.b32 	%r98, %f178;
	mov.b32 	%r734, %f179;
	and.b32  	%r99, %r734, -2147483648;
	@%p240 bra 	$L__BB0_169;
	bra.uni 	$L__BB0_166;

$L__BB0_169:
	shr.s32 	%r739, %r98, 31;
	and.b32  	%r740, %r739, 1078530011;
	or.b32  	%r741, %r740, %r99;
	mov.b32 	%f4909, %r741;
	bra.uni 	$L__BB0_170;

$L__BB0_166:
	setp.eq.f32 	%p241, %f189, 0f7F800000;
	setp.eq.f32 	%p242, %f190, 0f7F800000;
	and.pred  	%p243, %p241, %p242;
	@%p243 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_167;

$L__BB0_168:
	setp.lt.s32 	%p247, %r98, 0;
	selp.b32 	%r737, 1075235812, 1061752795, %p247;
	or.b32  	%r738, %r737, %r99;
	mov.b32 	%f4909, %r738;
	bra.uni 	$L__BB0_170;

$L__BB0_167:
	setp.lt.s32 	%p244, %r98, 0;
	min.f32 	%f2004, %f190, %f189;
	max.f32 	%f2005, %f190, %f189;
	div.rn.f32 	%f2006, %f2004, %f2005;
	mul.rn.f32 	%f2007, %f2006, %f2006;
	mov.f32 	%f2008, 0fC0B59883;
	mov.f32 	%f2009, 0fBF52C7EA;
	fma.rn.f32 	%f2010, %f2007, %f2009, %f2008;
	mov.f32 	%f2011, 0fC0D21907;
	fma.rn.f32 	%f2012, %f2010, %f2007, %f2011;
	mul.f32 	%f2013, %f2007, %f2012;
	mul.f32 	%f2014, %f2006, %f2013;
	add.f32 	%f2015, %f2007, 0f41355DC0;
	mov.f32 	%f2016, 0f41E6BD60;
	fma.rn.f32 	%f2017, %f2015, %f2007, %f2016;
	mov.f32 	%f2018, 0f419D92C8;
	fma.rn.f32 	%f2019, %f2017, %f2007, %f2018;
	rcp.rn.f32 	%f2020, %f2019;
	fma.rn.f32 	%f2021, %f2014, %f2020, %f2006;
	mov.f32 	%f2022, 0f3FC90FDB;
	sub.f32 	%f2023, %f2022, %f2021;
	setp.gt.f32 	%p245, %f190, %f189;
	selp.f32 	%f2024, %f2023, %f2021, %p245;
	mov.f32 	%f2025, 0f40490FDB;
	sub.f32 	%f2026, %f2025, %f2024;
	selp.f32 	%f2027, %f2026, %f2024, %p244;
	mov.b32 	%r735, %f2027;
	or.b32  	%r736, %r99, %r735;
	mov.b32 	%f2028, %r736;
	add.f32 	%f2029, %f189, %f190;
	setp.le.f32 	%p246, %f2029, 0f7F800000;
	selp.f32 	%f4909, %f2028, %f2029, %p246;

$L__BB0_170:
	sub.f32 	%f2030, %f4909, %f4908;
	mul.f32 	%f195, %f2030, 0f3F000000;
	add.f32 	%f2031, %f4908, %f4909;
	mul.f32 	%f196, %f2031, 0f3F000000;
	mul.f32 	%f2032, %f195, 0f3F22F983;
	cvt.rni.s32.f32 	%r1708, %f2032;
	cvt.rn.f32.s32 	%f2033, %r1708;
	mov.f32 	%f2034, 0fBFC90FDA;
	fma.rn.f32 	%f2035, %f2033, %f2034, %f195;
	mov.f32 	%f2036, 0fB3A22168;
	fma.rn.f32 	%f2037, %f2033, %f2036, %f2035;
	mov.f32 	%f2038, 0fA7C234C5;
	fma.rn.f32 	%f4910, %f2033, %f2038, %f2037;
	abs.f32 	%f198, %f195;
	setp.ltu.f32 	%p248, %f198, 0f47CE4780;
	@%p248 bra 	$L__BB0_178;

	setp.eq.f32 	%p249, %f198, 0f7F800000;
	@%p249 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_172;

$L__BB0_177:
	mov.f32 	%f2041, 0f00000000;
	mul.rn.f32 	%f4910, %f195, %f2041;
	mov.u32 	%r1708, 0;
	bra.uni 	$L__BB0_178;

$L__BB0_118:
	setp.lt.s32 	%p171, %r54, 0;
	min.f32 	%f1721, %f126, %f125;
	max.f32 	%f1722, %f126, %f125;
	div.rn.f32 	%f1723, %f1721, %f1722;
	mul.rn.f32 	%f1724, %f1723, %f1723;
	mov.f32 	%f1725, 0fC0B59883;
	mov.f32 	%f1726, 0fBF52C7EA;
	fma.rn.f32 	%f1727, %f1724, %f1726, %f1725;
	mov.f32 	%f1728, 0fC0D21907;
	fma.rn.f32 	%f1729, %f1727, %f1724, %f1728;
	mul.f32 	%f1730, %f1724, %f1729;
	mul.f32 	%f1731, %f1723, %f1730;
	add.f32 	%f1732, %f1724, 0f41355DC0;
	mov.f32 	%f1733, 0f41E6BD60;
	fma.rn.f32 	%f1734, %f1732, %f1724, %f1733;
	mov.f32 	%f1735, 0f419D92C8;
	fma.rn.f32 	%f1736, %f1734, %f1724, %f1735;
	rcp.rn.f32 	%f1737, %f1736;
	fma.rn.f32 	%f1738, %f1731, %f1737, %f1723;
	mov.f32 	%f1739, 0f3FC90FDB;
	sub.f32 	%f1740, %f1739, %f1738;
	setp.gt.f32 	%p172, %f126, %f125;
	selp.f32 	%f1741, %f1740, %f1738, %p172;
	mov.f32 	%f1742, 0f40490FDB;
	sub.f32 	%f1743, %f1742, %f1741;
	selp.f32 	%f1744, %f1743, %f1741, %p171;
	mov.b32 	%r587, %f1744;
	or.b32  	%r588, %r55, %r587;
	mov.b32 	%f1745, %r588;
	add.f32 	%f1746, %f125, %f126;
	setp.le.f32 	%p173, %f1746, 0f7F800000;
	selp.f32 	%f4900, %f1745, %f1746, %p173;

$L__BB0_121:
	abs.f32 	%f131, %f121;
	setp.eq.f32 	%p175, %f131, 0f00000000;
	abs.f32 	%f132, %f122;
	setp.eq.f32 	%p176, %f132, 0f00000000;
	and.pred  	%p177, %p175, %p176;
	mov.b32 	%r56, %f121;
	mov.b32 	%r594, %f122;
	and.b32  	%r57, %r594, -2147483648;
	@%p177 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_122;

$L__BB0_125:
	shr.s32 	%r599, %r56, 31;
	and.b32  	%r600, %r599, 1078530011;
	or.b32  	%r601, %r600, %r57;
	mov.b32 	%f4901, %r601;
	bra.uni 	$L__BB0_126;

$L__BB0_122:
	setp.eq.f32 	%p178, %f131, 0f7F800000;
	setp.eq.f32 	%p179, %f132, 0f7F800000;
	and.pred  	%p180, %p178, %p179;
	@%p180 bra 	$L__BB0_124;
	bra.uni 	$L__BB0_123;

$L__BB0_124:
	setp.lt.s32 	%p184, %r56, 0;
	selp.b32 	%r597, 1075235812, 1061752795, %p184;
	or.b32  	%r598, %r597, %r57;
	mov.b32 	%f4901, %r598;
	bra.uni 	$L__BB0_126;

$L__BB0_91:
	setp.lt.s32 	%p130, %r12, 0;
	min.f32 	%f1534, %f93, %f92;
	max.f32 	%f1535, %f93, %f92;
	div.rn.f32 	%f1536, %f1534, %f1535;
	mul.rn.f32 	%f1537, %f1536, %f1536;
	mov.f32 	%f1538, 0fC0B59883;
	mov.f32 	%f1539, 0fBF52C7EA;
	fma.rn.f32 	%f1540, %f1537, %f1539, %f1538;
	mov.f32 	%f1541, 0fC0D21907;
	fma.rn.f32 	%f1542, %f1540, %f1537, %f1541;
	mul.f32 	%f1543, %f1537, %f1542;
	mul.f32 	%f1544, %f1536, %f1543;
	add.f32 	%f1545, %f1537, 0f41355DC0;
	mov.f32 	%f1546, 0f41E6BD60;
	fma.rn.f32 	%f1547, %f1545, %f1537, %f1546;
	mov.f32 	%f1548, 0f419D92C8;
	fma.rn.f32 	%f1549, %f1547, %f1537, %f1548;
	rcp.rn.f32 	%f1550, %f1549;
	fma.rn.f32 	%f1551, %f1544, %f1550, %f1536;
	mov.f32 	%f1552, 0f3FC90FDB;
	sub.f32 	%f1553, %f1552, %f1551;
	setp.gt.f32 	%p131, %f93, %f92;
	selp.f32 	%f1554, %f1553, %f1551, %p131;
	mov.f32 	%f1555, 0f40490FDB;
	sub.f32 	%f1556, %f1555, %f1554;
	selp.f32 	%f1557, %f1556, %f1554, %p130;
	mov.b32 	%r466, %f1557;
	or.b32  	%r467, %r13, %r466;
	mov.b32 	%f1558, %r467;
	add.f32 	%f1559, %f92, %f93;
	setp.le.f32 	%p132, %f1559, 0f7F800000;
	selp.f32 	%f4896, %f1558, %f1559, %p132;

$L__BB0_94:
	abs.f32 	%f98, %f88;
	setp.eq.f32 	%p134, %f98, 0f00000000;
	abs.f32 	%f99, %f89;
	setp.eq.f32 	%p135, %f99, 0f00000000;
	and.pred  	%p136, %p134, %p135;
	mov.b32 	%r14, %f88;
	mov.b32 	%r473, %f89;
	and.b32  	%r15, %r473, -2147483648;
	@%p136 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_95;

$L__BB0_98:
	shr.s32 	%r478, %r14, 31;
	and.b32  	%r479, %r478, 1078530011;
	or.b32  	%r480, %r479, %r15;
	mov.b32 	%f4897, %r480;
	bra.uni 	$L__BB0_99;

$L__BB0_95:
	setp.eq.f32 	%p137, %f98, 0f7F800000;
	setp.eq.f32 	%p138, %f99, 0f7F800000;
	and.pred  	%p139, %p137, %p138;
	@%p139 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_96;

$L__BB0_97:
	setp.lt.s32 	%p143, %r14, 0;
	selp.b32 	%r476, 1075235812, 1061752795, %p143;
	or.b32  	%r477, %r476, %r15;
	mov.b32 	%f4897, %r477;
	bra.uni 	$L__BB0_99;

$L__BB0_123:
	setp.lt.s32 	%p181, %r56, 0;
	min.f32 	%f1747, %f132, %f131;
	max.f32 	%f1748, %f132, %f131;
	div.rn.f32 	%f1749, %f1747, %f1748;
	mul.rn.f32 	%f1750, %f1749, %f1749;
	mov.f32 	%f1751, 0fC0B59883;
	mov.f32 	%f1752, 0fBF52C7EA;
	fma.rn.f32 	%f1753, %f1750, %f1752, %f1751;
	mov.f32 	%f1754, 0fC0D21907;
	fma.rn.f32 	%f1755, %f1753, %f1750, %f1754;
	mul.f32 	%f1756, %f1750, %f1755;
	mul.f32 	%f1757, %f1749, %f1756;
	add.f32 	%f1758, %f1750, 0f41355DC0;
	mov.f32 	%f1759, 0f41E6BD60;
	fma.rn.f32 	%f1760, %f1758, %f1750, %f1759;
	mov.f32 	%f1761, 0f419D92C8;
	fma.rn.f32 	%f1762, %f1760, %f1750, %f1761;
	rcp.rn.f32 	%f1763, %f1762;
	fma.rn.f32 	%f1764, %f1757, %f1763, %f1749;
	mov.f32 	%f1765, 0f3FC90FDB;
	sub.f32 	%f1766, %f1765, %f1764;
	setp.gt.f32 	%p182, %f132, %f131;
	selp.f32 	%f1767, %f1766, %f1764, %p182;
	mov.f32 	%f1768, 0f40490FDB;
	sub.f32 	%f1769, %f1768, %f1767;
	selp.f32 	%f1770, %f1769, %f1767, %p181;
	mov.b32 	%r595, %f1770;
	or.b32  	%r596, %r57, %r595;
	mov.b32 	%f1771, %r596;
	add.f32 	%f1772, %f131, %f132;
	setp.le.f32 	%p183, %f1772, 0f7F800000;
	selp.f32 	%f4901, %f1771, %f1772, %p183;

$L__BB0_126:
	sub.f32 	%f1773, %f4901, %f4900;
	mul.f32 	%f137, %f1773, 0f3F000000;
	add.f32 	%f1774, %f4900, %f4901;
	mul.f32 	%f138, %f1774, 0f3F000000;
	mul.f32 	%f1775, %f137, 0f3F22F983;
	cvt.rni.s32.f32 	%r1698, %f1775;
	cvt.rn.f32.s32 	%f1776, %r1698;
	mov.f32 	%f1777, 0fBFC90FDA;
	fma.rn.f32 	%f1778, %f1776, %f1777, %f137;
	mov.f32 	%f1779, 0fB3A22168;
	fma.rn.f32 	%f1780, %f1776, %f1779, %f1778;
	mov.f32 	%f1781, 0fA7C234C5;
	fma.rn.f32 	%f4902, %f1776, %f1781, %f1780;
	abs.f32 	%f140, %f137;
	setp.ltu.f32 	%p185, %f140, 0f47CE4780;
	@%p185 bra 	$L__BB0_134;

	setp.eq.f32 	%p186, %f140, 0f7F800000;
	@%p186 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_128;

$L__BB0_133:
	mov.f32 	%f1784, 0f00000000;
	mul.rn.f32 	%f4902, %f137, %f1784;
	mov.u32 	%r1698, 0;
	bra.uni 	$L__BB0_134;

$L__BB0_96:
	setp.lt.s32 	%p140, %r14, 0;
	min.f32 	%f1560, %f99, %f98;
	max.f32 	%f1561, %f99, %f98;
	div.rn.f32 	%f1562, %f1560, %f1561;
	mul.rn.f32 	%f1563, %f1562, %f1562;
	mov.f32 	%f1564, 0fC0B59883;
	mov.f32 	%f1565, 0fBF52C7EA;
	fma.rn.f32 	%f1566, %f1563, %f1565, %f1564;
	mov.f32 	%f1567, 0fC0D21907;
	fma.rn.f32 	%f1568, %f1566, %f1563, %f1567;
	mul.f32 	%f1569, %f1563, %f1568;
	mul.f32 	%f1570, %f1562, %f1569;
	add.f32 	%f1571, %f1563, 0f41355DC0;
	mov.f32 	%f1572, 0f41E6BD60;
	fma.rn.f32 	%f1573, %f1571, %f1563, %f1572;
	mov.f32 	%f1574, 0f419D92C8;
	fma.rn.f32 	%f1575, %f1573, %f1563, %f1574;
	rcp.rn.f32 	%f1576, %f1575;
	fma.rn.f32 	%f1577, %f1570, %f1576, %f1562;
	mov.f32 	%f1578, 0f3FC90FDB;
	sub.f32 	%f1579, %f1578, %f1577;
	setp.gt.f32 	%p141, %f99, %f98;
	selp.f32 	%f1580, %f1579, %f1577, %p141;
	mov.f32 	%f1581, 0f40490FDB;
	sub.f32 	%f1582, %f1581, %f1580;
	selp.f32 	%f1583, %f1582, %f1580, %p140;
	mov.b32 	%r474, %f1583;
	or.b32  	%r475, %r15, %r474;
	mov.b32 	%f1584, %r475;
	add.f32 	%f1585, %f98, %f99;
	setp.le.f32 	%p142, %f1585, 0f7F800000;
	selp.f32 	%f4897, %f1584, %f1585, %p142;

$L__BB0_99:
	sub.f32 	%f1586, %f4897, %f4896;
	mul.f32 	%f104, %f1586, 0f3F000000;
	add.f32 	%f1587, %f4896, %f4897;
	mul.f32 	%f105, %f1587, 0f3F000000;
	mul.f32 	%f1588, %f104, 0f3F22F983;
	cvt.rni.s32.f32 	%r1688, %f1588;
	cvt.rn.f32.s32 	%f1589, %r1688;
	mov.f32 	%f1590, 0fBFC90FDA;
	fma.rn.f32 	%f1591, %f1589, %f1590, %f104;
	mov.f32 	%f1592, 0fB3A22168;
	fma.rn.f32 	%f1593, %f1589, %f1592, %f1591;
	mov.f32 	%f1594, 0fA7C234C5;
	fma.rn.f32 	%f4898, %f1589, %f1594, %f1593;
	abs.f32 	%f107, %f104;
	setp.ltu.f32 	%p144, %f107, 0f47CE4780;
	@%p144 bra 	$L__BB0_107;

	setp.eq.f32 	%p145, %f107, 0f7F800000;
	@%p145 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_101;

$L__BB0_106:
	mov.f32 	%f1597, 0f00000000;
	mul.rn.f32 	%f4898, %f104, %f1597;
	mov.u32 	%r1688, 0;
	bra.uni 	$L__BB0_107;

$L__BB0_241:
	setp.eq.f32 	%p346, %f295, 0f7F800000;
	setp.eq.f32 	%p347, %f296, 0f7F800000;
	and.pred  	%p348, %p346, %p347;
	@%p348 bra 	$L__BB0_243;
	bra.uni 	$L__BB0_242;

$L__BB0_243:
	setp.lt.s32 	%p352, %r138, 0;
	selp.b32 	%r946, 1075235812, 1061752795, %p352;
	or.b32  	%r947, %r946, %r139;
	mov.b32 	%f4925, %r947;
	bra.uni 	$L__BB0_245;

$L__BB0_318:
	setp.lt.s32 	%p442, %r200, 0;
	min.f32 	%f3137, %f415, %f414;
	max.f32 	%f3138, %f415, %f414;
	div.rn.f32 	%f3139, %f3137, %f3138;
	mul.rn.f32 	%f3140, %f3139, %f3139;
	mov.f32 	%f3141, 0fC0B59883;
	mov.f32 	%f3142, 0fBF52C7EA;
	fma.rn.f32 	%f3143, %f3140, %f3142, %f3141;
	mov.f32 	%f3144, 0fC0D21907;
	fma.rn.f32 	%f3145, %f3143, %f3140, %f3144;
	mul.f32 	%f3146, %f3140, %f3145;
	mul.f32 	%f3147, %f3139, %f3146;
	add.f32 	%f3148, %f3140, 0f41355DC0;
	mov.f32 	%f3149, 0f41E6BD60;
	fma.rn.f32 	%f3150, %f3148, %f3140, %f3149;
	mov.f32 	%f3151, 0f419D92C8;
	fma.rn.f32 	%f3152, %f3150, %f3140, %f3151;
	rcp.rn.f32 	%f3153, %f3152;
	fma.rn.f32 	%f3154, %f3147, %f3153, %f3139;
	mov.f32 	%f3155, 0f3FC90FDB;
	sub.f32 	%f3156, %f3155, %f3154;
	setp.gt.f32 	%p443, %f415, %f414;
	selp.f32 	%f3157, %f3156, %f3154, %p443;
	mov.f32 	%f3158, 0f40490FDB;
	sub.f32 	%f3159, %f3158, %f3157;
	selp.f32 	%f3160, %f3159, %f3157, %p442;
	mov.b32 	%r1152, %f3160;
	or.b32  	%r1153, %r201, %r1152;
	mov.b32 	%f3161, %r1153;
	add.f32 	%f3162, %f414, %f415;
	setp.le.f32 	%p444, %f3162, 0f7F800000;
	selp.f32 	%f4949, %f3161, %f3162, %p444;

$L__BB0_321:
	abs.f32 	%f420, %f410;
	setp.eq.f32 	%p446, %f420, 0f00000000;
	abs.f32 	%f421, %f411;
	setp.eq.f32 	%p447, %f421, 0f00000000;
	and.pred  	%p448, %p446, %p447;
	mov.b32 	%r202, %f410;
	mov.b32 	%r1159, %f411;
	and.b32  	%r203, %r1159, -2147483648;
	@%p448 bra 	$L__BB0_325;
	bra.uni 	$L__BB0_322;

$L__BB0_325:
	shr.s32 	%r1164, %r202, 31;
	and.b32  	%r1165, %r1164, 1078530011;
	or.b32  	%r1166, %r1165, %r203;
	mov.b32 	%f4950, %r1166;
	bra.uni 	$L__BB0_326;

$L__BB0_322:
	setp.eq.f32 	%p449, %f420, 0f7F800000;
	setp.eq.f32 	%p450, %f421, 0f7F800000;
	and.pred  	%p451, %p449, %p450;
	@%p451 bra 	$L__BB0_324;
	bra.uni 	$L__BB0_323;

$L__BB0_324:
	setp.lt.s32 	%p455, %r202, 0;
	selp.b32 	%r1162, 1075235812, 1061752795, %p455;
	or.b32  	%r1163, %r1162, %r203;
	mov.b32 	%f4950, %r1163;
	bra.uni 	$L__BB0_326;

$L__BB0_323:
	setp.lt.s32 	%p452, %r202, 0;
	min.f32 	%f3163, %f421, %f420;
	max.f32 	%f3164, %f421, %f420;
	div.rn.f32 	%f3165, %f3163, %f3164;
	mul.rn.f32 	%f3166, %f3165, %f3165;
	mov.f32 	%f3167, 0fC0B59883;
	mov.f32 	%f3168, 0fBF52C7EA;
	fma.rn.f32 	%f3169, %f3166, %f3168, %f3167;
	mov.f32 	%f3170, 0fC0D21907;
	fma.rn.f32 	%f3171, %f3169, %f3166, %f3170;
	mul.f32 	%f3172, %f3166, %f3171;
	mul.f32 	%f3173, %f3165, %f3172;
	add.f32 	%f3174, %f3166, 0f41355DC0;
	mov.f32 	%f3175, 0f41E6BD60;
	fma.rn.f32 	%f3176, %f3174, %f3166, %f3175;
	mov.f32 	%f3177, 0f419D92C8;
	fma.rn.f32 	%f3178, %f3176, %f3166, %f3177;
	rcp.rn.f32 	%f3179, %f3178;
	fma.rn.f32 	%f3180, %f3173, %f3179, %f3165;
	mov.f32 	%f3181, 0f3FC90FDB;
	sub.f32 	%f3182, %f3181, %f3180;
	setp.gt.f32 	%p453, %f421, %f420;
	selp.f32 	%f3183, %f3182, %f3180, %p453;
	mov.f32 	%f3184, 0f40490FDB;
	sub.f32 	%f3185, %f3184, %f3183;
	selp.f32 	%f3186, %f3185, %f3183, %p452;
	mov.b32 	%r1160, %f3186;
	or.b32  	%r1161, %r203, %r1160;
	mov.b32 	%f3187, %r1161;
	add.f32 	%f3188, %f420, %f421;
	setp.le.f32 	%p454, %f3188, 0f7F800000;
	selp.f32 	%f4950, %f3187, %f3188, %p454;

$L__BB0_326:
	sub.f32 	%f3189, %f4950, %f4949;
	mul.f32 	%f426, %f3189, 0f3F000000;
	add.f32 	%f3190, %f4949, %f4950;
	mul.f32 	%f427, %f3190, 0f3F000000;
	abs.f32 	%f3191, %f426;
	setp.ltu.f32 	%p456, %f3191, 0f47CE4780;
	setp.eq.f32 	%p457, %f3191, 0f7F800000;
	or.pred  	%p458, %p456, %p457;
	@%p458 bra 	$L__BB0_330;

	mov.b32 	%r1169, %f426;
	shl.b32 	%r1170, %r1169, 8;
	or.b32  	%r204, %r1170, -2147483648;
	mov.u32 	%r1729, 0;
	mov.u64 	%rd1192, __cudart_i2opi_f;
	mov.u64 	%rd1193, %rd5;
	mov.u32 	%r1730, %r1729;

$L__BB0_328:
	.pragma "nounroll";
	mov.u32 	%r206, %r1730;
	ld.global.nc.u32 	%r1173, [%rd1192];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1171, %r1173, %r204, %r206;
	madc.hi.u32     %r1730, %r1173, %r204,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1193], %r1171;
	add.s64 	%rd1193, %rd1193, 4;
	add.s64 	%rd1192, %rd1192, 4;
	add.s32 	%r1729, %r1729, 1;
	setp.ne.s32 	%p459, %r1729, 6;
	@%p459 bra 	$L__BB0_328;

	add.s64 	%rd1117, %rd5, 24;
	mov.u32 	%r1178, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1176, %r1178, %r204, %r206;
	madc.hi.u32     %r1177, %r1178, %r204,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1117], %r1177;

$L__BB0_330:
	abs.f32 	%f3192, %f427;
	setp.ltu.f32 	%p460, %f3192, 0f47CE4780;
	setp.eq.f32 	%p461, %f3192, 0f7F800000;
	or.pred  	%p462, %p460, %p461;
	@%p462 bra 	$L__BB0_334;

	mov.b32 	%r1183, %f427;
	shl.b32 	%r1184, %r1183, 8;
	or.b32  	%r209, %r1184, -2147483648;
	mov.u32 	%r1731, 0;
	mov.u64 	%rd1194, __cudart_i2opi_f;
	mov.u64 	%rd1195, %rd5;
	mov.u32 	%r1732, %r1731;

$L__BB0_332:
	.pragma "nounroll";
	mov.u32 	%r211, %r1732;
	ld.global.nc.u32 	%r1187, [%rd1194];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1185, %r1187, %r209, %r211;
	madc.hi.u32     %r1732, %r1187, %r209,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1195], %r1185;
	add.s64 	%rd1195, %rd1195, 4;
	add.s64 	%rd1194, %rd1194, 4;
	add.s32 	%r1731, %r1731, 1;
	setp.ne.s32 	%p463, %r1731, 6;
	@%p463 bra 	$L__BB0_332;

	add.s64 	%rd1118, %rd5, 24;
	mov.u32 	%r1192, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1190, %r1192, %r209, %r211;
	madc.hi.u32     %r1191, %r1192, %r209,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1118], %r1191;

$L__BB0_334:
	sqrt.rn.f32 	%f3193, %f412;
	sqrt.rn.f32 	%f3194, %f413;
	sub.f32 	%f3195, %f3193, %f3194;
	add.f32 	%f3196, %f3193, %f3194;
	add.f32 	%f3197, %f3196, 0fBF800000;
	mov.f32 	%f3198, 0f00000000;
	max.f32 	%f3199, %f3197, %f3198;
	setp.lt.f32 	%p464, %f3195, 0f00000000;
	selp.f32 	%f3200, 0fBF800000, 0f3F800000, %p464;
	fma.rn.f32 	%f3201, %f3195, %f3200, 0fBF800000;
	max.f32 	%f3202, %f3201, %f3198;
	ld.global.f32 	%f3203, [%rd81+20];
	mul.f32 	%f3204, %f407, %f3203;
	mul.f32 	%f3205, %f3202, %f3202;
	fma.rn.f32 	%f3206, %f3199, %f3199, %f3205;
	add.f32 	%f3207, %f3206, 0f00000000;
	mul.f32 	%f4952, %f3204, %f3207;
	setp.lt.f32 	%p465, %f409, 0f3F800000;
	@%p465 bra 	$L__BB0_336;

	add.f32 	%f3208, %f409, 0fBF800000;
	ld.global.f32 	%f3209, [%rd81+16];
	mul.f32 	%f3210, %f407, %f3209;
	mul.f32 	%f3211, %f3210, 0f3F000000;
	mul.f32 	%f3212, %f3208, %f3211;
	fma.rn.f32 	%f4952, %f3208, %f3212, %f4952;
	bra.uni 	$L__BB0_336;

$L__BB0_172:
	mov.b32 	%r101, %f195;
	shr.u32 	%r744, %r101, 23;
	and.b32  	%r745, %r744, 255;
	add.s32 	%r102, %r745, -128;
	shl.b32 	%r746, %r101, 8;
	or.b32  	%r103, %r746, -2147483648;
	shr.u32 	%r104, %r102, 5;
	mov.u32 	%r1704, 0;
	mov.u64 	%rd1164, __cudart_i2opi_f;
	mov.u64 	%rd1165, %rd5;
	mov.u32 	%r1705, %r1704;

$L__BB0_173:
	.pragma "nounroll";
	mov.u32 	%r106, %r1705;
	ld.global.nc.u32 	%r749, [%rd1164];
	// begin inline asm
	{
	mad.lo.cc.u32   %r747, %r749, %r103, %r106;
	madc.hi.u32     %r1705, %r749, %r103,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1165], %r747;
	add.s64 	%rd1165, %rd1165, 4;
	add.s64 	%rd1164, %rd1164, 4;
	add.s32 	%r1704, %r1704, 1;
	setp.ne.s32 	%p250, %r1704, 6;
	@%p250 bra 	$L__BB0_173;

	mov.u32 	%r754, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r752, %r754, %r103, %r106;
	madc.hi.u32     %r753, %r754, %r103,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r753;
	mov.u32 	%r757, 4;
	sub.s32 	%r109, %r757, %r104;
	mov.u32 	%r758, 6;
	sub.s32 	%r759, %r758, %r104;
	mul.wide.s32 	%rd656, %r759, 4;
	add.s64 	%rd657, %rd5, %rd656;
	ld.local.u32 	%r1706, [%rd657];
	ld.local.u32 	%r1707, [%rd657+-4];
	and.b32  	%r112, %r102, 31;
	setp.eq.s32 	%p251, %r112, 0;
	@%p251 bra 	$L__BB0_176;

	mov.u32 	%r760, 32;
	sub.s32 	%r761, %r760, %r112;
	shr.u32 	%r762, %r1707, %r761;
	shl.b32 	%r763, %r1706, %r112;
	add.s32 	%r1706, %r762, %r763;
	mul.wide.s32 	%rd658, %r109, 4;
	add.s64 	%rd659, %rd5, %rd658;
	ld.local.u32 	%r764, [%rd659];
	shr.u32 	%r765, %r764, %r761;
	shl.b32 	%r766, %r1707, %r112;
	add.s32 	%r1707, %r765, %r766;

$L__BB0_176:
	and.b32  	%r767, %r101, -2147483648;
	shr.u32 	%r768, %r1707, 30;
	shl.b32 	%r769, %r1706, 2;
	or.b32  	%r770, %r768, %r769;
	shr.u32 	%r771, %r770, 31;
	shr.u32 	%r772, %r1706, 30;
	add.s32 	%r773, %r771, %r772;
	neg.s32 	%r774, %r773;
	setp.eq.s32 	%p252, %r767, 0;
	selp.b32 	%r1708, %r773, %r774, %p252;
	setp.ne.s32 	%p253, %r771, 0;
	xor.b32  	%r775, %r767, -2147483648;
	selp.b32 	%r776, %r775, %r767, %p253;
	selp.b32 	%r777, -1, 0, %p253;
	xor.b32  	%r778, %r770, %r777;
	shl.b32 	%r779, %r1707, 2;
	xor.b32  	%r780, %r779, %r777;
	cvt.u64.u32 	%rd660, %r778;
	cvt.u64.u32 	%rd661, %r780;
	bfi.b64 	%rd662, %rd660, %rd661, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd662;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2039, %fd10;
	setp.eq.s32 	%p254, %r776, 0;
	neg.f32 	%f2040, %f2039;
	selp.f32 	%f4910, %f2039, %f2040, %p254;

$L__BB0_178:
	mul.f32 	%f2042, %f196, 0f3F22F983;
	cvt.rni.s32.f32 	%r1713, %f2042;
	cvt.rn.f32.s32 	%f2043, %r1713;
	fma.rn.f32 	%f2045, %f2043, %f2034, %f196;
	fma.rn.f32 	%f2047, %f2043, %f2036, %f2045;
	fma.rn.f32 	%f4911, %f2043, %f2038, %f2047;
	abs.f32 	%f203, %f196;
	setp.ltu.f32 	%p255, %f203, 0f47CE4780;
	@%p255 bra 	$L__BB0_186;

	setp.eq.f32 	%p256, %f203, 0f7F800000;
	@%p256 bra 	$L__BB0_185;
	bra.uni 	$L__BB0_180;

$L__BB0_185:
	mov.f32 	%f2051, 0f00000000;
	mul.rn.f32 	%f4911, %f196, %f2051;
	mov.u32 	%r1713, 0;
	bra.uni 	$L__BB0_186;

$L__BB0_180:
	mov.b32 	%r120, %f196;
	shr.u32 	%r784, %r120, 23;
	and.b32  	%r785, %r784, 255;
	add.s32 	%r121, %r785, -128;
	shl.b32 	%r786, %r120, 8;
	or.b32  	%r122, %r786, -2147483648;
	shr.u32 	%r123, %r121, 5;
	mov.u32 	%r1709, 0;
	mov.u64 	%rd1166, __cudart_i2opi_f;
	mov.u64 	%rd1167, %rd5;
	mov.u32 	%r1710, %r1709;

$L__BB0_181:
	.pragma "nounroll";
	mov.u32 	%r125, %r1710;
	ld.global.nc.u32 	%r789, [%rd1166];
	// begin inline asm
	{
	mad.lo.cc.u32   %r787, %r789, %r122, %r125;
	madc.hi.u32     %r1710, %r789, %r122,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1167], %r787;
	add.s64 	%rd1167, %rd1167, 4;
	add.s64 	%rd1166, %rd1166, 4;
	add.s32 	%r1709, %r1709, 1;
	setp.ne.s32 	%p257, %r1709, 6;
	@%p257 bra 	$L__BB0_181;

	mov.u32 	%r794, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r792, %r794, %r122, %r125;
	madc.hi.u32     %r793, %r794, %r122,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r793;
	mov.u32 	%r797, 4;
	sub.s32 	%r128, %r797, %r123;
	mov.u32 	%r798, 6;
	sub.s32 	%r799, %r798, %r123;
	mul.wide.s32 	%rd664, %r799, 4;
	add.s64 	%rd665, %rd5, %rd664;
	ld.local.u32 	%r1711, [%rd665];
	ld.local.u32 	%r1712, [%rd665+-4];
	and.b32  	%r131, %r121, 31;
	setp.eq.s32 	%p258, %r131, 0;
	@%p258 bra 	$L__BB0_184;

	mov.u32 	%r800, 32;
	sub.s32 	%r801, %r800, %r131;
	shr.u32 	%r802, %r1712, %r801;
	shl.b32 	%r803, %r1711, %r131;
	add.s32 	%r1711, %r802, %r803;
	mul.wide.s32 	%rd666, %r128, 4;
	add.s64 	%rd667, %rd5, %rd666;
	ld.local.u32 	%r804, [%rd667];
	shr.u32 	%r805, %r804, %r801;
	shl.b32 	%r806, %r1712, %r131;
	add.s32 	%r1712, %r805, %r806;

$L__BB0_184:
	and.b32  	%r807, %r120, -2147483648;
	shr.u32 	%r808, %r1712, 30;
	shl.b32 	%r809, %r1711, 2;
	or.b32  	%r810, %r808, %r809;
	shr.u32 	%r811, %r810, 31;
	shr.u32 	%r812, %r1711, 30;
	add.s32 	%r813, %r811, %r812;
	neg.s32 	%r814, %r813;
	setp.eq.s32 	%p259, %r807, 0;
	selp.b32 	%r1713, %r813, %r814, %p259;
	setp.ne.s32 	%p260, %r811, 0;
	xor.b32  	%r815, %r807, -2147483648;
	selp.b32 	%r816, %r815, %r807, %p260;
	selp.b32 	%r817, -1, 0, %p260;
	xor.b32  	%r818, %r810, %r817;
	shl.b32 	%r819, %r1712, 2;
	xor.b32  	%r820, %r819, %r817;
	cvt.u64.u32 	%rd668, %r818;
	cvt.u64.u32 	%rd669, %r820;
	bfi.b64 	%rd670, %rd668, %rd669, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd670;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2049, %fd12;
	setp.eq.s32 	%p261, %r816, 0;
	neg.f32 	%f2050, %f2049;
	selp.f32 	%f4911, %f2049, %f2050, %p261;

$L__BB0_186:
	mul.f32 	%f2052, %f4910, %f4910;
	mov.f32 	%f2053, 0fBAB607ED;
	mov.f32 	%f2054, 0f37CBAC00;
	fma.rn.f32 	%f2055, %f2054, %f2052, %f2053;
	mov.f32 	%f2056, 0f3D2AAABB;
	fma.rn.f32 	%f2057, %f2055, %f2052, %f2056;
	mov.f32 	%f2058, 0fBEFFFFFF;
	fma.rn.f32 	%f2059, %f2057, %f2052, %f2058;
	mov.f32 	%f2060, 0f3F800000;
	fma.rn.f32 	%f2061, %f2059, %f2052, %f2060;
	mov.f32 	%f2062, 0f3C0885E4;
	mov.f32 	%f2063, 0fB94D4153;
	fma.rn.f32 	%f2064, %f2063, %f2052, %f2062;
	mov.f32 	%f2065, 0fBE2AAAA8;
	fma.rn.f32 	%f2066, %f2064, %f2052, %f2065;
	mov.f32 	%f2067, 0f00000000;
	fma.rn.f32 	%f2068, %f2052, %f4910, %f2067;
	fma.rn.f32 	%f2069, %f2066, %f2068, %f4910;
	and.b32  	%r822, %r1708, 1;
	setp.eq.b32 	%p262, %r822, 1;
	selp.f32 	%f2070, %f2061, %f2069, %p262;
	selp.f32 	%f2071, %f2069, %f2061, %p262;
	neg.f32 	%f2072, %f2070;
	and.b32  	%r823, %r1708, 2;
	setp.eq.s32 	%p263, %r823, 0;
	selp.f32 	%f2073, %f2070, %f2072, %p263;
	neg.f32 	%f2074, %f2071;
	add.s32 	%r824, %r1708, 1;
	and.b32  	%r825, %r824, 2;
	setp.eq.s32 	%p264, %r825, 0;
	selp.f32 	%f2075, %f2071, %f2074, %p264;
	mul.f32 	%f2076, %f4911, %f4911;
	fma.rn.f32 	%f2077, %f2054, %f2076, %f2053;
	fma.rn.f32 	%f2078, %f2077, %f2076, %f2056;
	fma.rn.f32 	%f2079, %f2078, %f2076, %f2058;
	fma.rn.f32 	%f2080, %f2079, %f2076, %f2060;
	fma.rn.f32 	%f2081, %f2076, %f4911, %f2067;
	fma.rn.f32 	%f2082, %f2063, %f2076, %f2062;
	fma.rn.f32 	%f2083, %f2082, %f2076, %f2065;
	fma.rn.f32 	%f2084, %f2083, %f2081, %f4911;
	and.b32  	%r826, %r1713, 1;
	setp.eq.b32 	%p265, %r826, 1;
	selp.f32 	%f2085, %f2080, %f2084, %p265;
	selp.f32 	%f2086, %f2084, %f2080, %p265;
	and.b32  	%r827, %r1713, 2;
	setp.eq.s32 	%p266, %r827, 0;
	neg.f32 	%f2087, %f2085;
	selp.f32 	%f2088, %f2085, %f2087, %p266;
	add.s32 	%r828, %r1713, 1;
	and.b32  	%r829, %r828, 2;
	setp.eq.s32 	%p267, %r829, 0;
	neg.f32 	%f2089, %f2086;
	selp.f32 	%f2090, %f2086, %f2089, %p267;
	mov.b32 	%r830, %f2090;
	neg.f32 	%f2091, %f2088;
	mov.b32 	%r831, %f2088;
	cvt.u64.u32 	%rd671, %r831;
	cvt.u64.u32 	%rd672, %r830;
	bfi.b64 	%rd155, %rd671, %rd672, 32, 32;
	mov.b32 	%r832, %f2091;
	cvt.u64.u32 	%rd673, %r832;
	bfi.b64 	%rd156, %rd672, %rd673, 32, 32;
	mul.f32 	%f2092, %f181, %f2073;
	mov.b32 	%r833, %f2092;
	cvt.u64.u32 	%rd674, %r833;
	mov.b32 	%r834, %f2075;
	cvt.u64.u32 	%rd675, %r834;
	bfi.b64 	%rd157, %rd674, %rd675, 32, 32;
	neg.f32 	%f2093, %f2073;
	mov.b32 	%r835, %f2093;
	mul.f32 	%f2094, %f181, %f2075;
	mov.b32 	%r836, %f2094;
	cvt.u64.u32 	%rd676, %r836;
	cvt.u64.u32 	%rd677, %r835;
	bfi.b64 	%rd158, %rd676, %rd677, 32, 32;
	mul.f32 	%f207, %f180, %f180;
	add.f32 	%f2095, %f207, 0f00000000;
	mul.f32 	%f208, %f182, %f182;
	add.f32 	%f209, %f2095, %f208;
	ld.global.f32 	%f210, [%rd81+44];
	neg.f32 	%f2096, %f4924;
	max.f32 	%f2097, %f2096, %f2067;
	mul.f32 	%f211, %f175, %f2097;
	abs.f32 	%f212, %f211;
	setp.ltu.f32 	%p268, %f212, 0f3F800000;
	@%p268 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_187;

$L__BB0_188:
	mul.f32 	%f2119, %f211, %f211;
	mov.f32 	%f2120, 0f394FFF49;
	mov.f32 	%f2121, 0f363D0ADA;
	fma.rn.f32 	%f2122, %f2121, %f2119, %f2120;
	mov.f32 	%f2123, 0f3C08889A;
	fma.rn.f32 	%f2124, %f2122, %f2119, %f2123;
	mov.f32 	%f2125, 0f3E2AAAAB;
	fma.rn.f32 	%f2126, %f2124, %f2119, %f2125;
	mul.f32 	%f2127, %f2119, %f2126;
	fma.rn.f32 	%f4912, %f2127, %f211, %f211;
	bra.uni 	$L__BB0_189;

$L__BB0_187:
	mov.f32 	%f2098, 0f3FB8AA3B;
	mul.rn.f32 	%f2099, %f212, %f2098;
	cvt.rzi.f32.f32 	%f2100, %f2099;
	abs.f32 	%f2101, %f2100;
	setp.gt.f32 	%p269, %f2101, 0f42FC0000;
	mov.b32 	%r837, %f2100;
	and.b32  	%r838, %r837, -2147483648;
	or.b32  	%r839, %r838, 1123811328;
	mov.b32 	%f2102, %r839;
	selp.f32 	%f2103, %f2102, %f2100, %p269;
	mov.f32 	%f2104, 0fBF317218;
	fma.rn.f32 	%f2105, %f2103, %f2104, %f212;
	mov.f32 	%f2106, 0f3102E308;
	fma.rn.f32 	%f2107, %f2103, %f2106, %f2105;
	mul.f32 	%f2108, %f2107, 0f3FB8AA3B;
	add.f32 	%f2109, %f2103, 0f4B40007D;
	mov.b32 	%r840, %f2109;
	shl.b32 	%r841, %r840, 23;
	mov.b32 	%f2110, %r841;
	ex2.approx.ftz.f32 	%f2111, %f2108;
	mul.f32 	%f2112, %f2111, %f2110;
	mov.f32 	%f2113, 0f3E000000;
	div.approx.f32 	%f2114, %f2113, %f2112;
	neg.f32 	%f2115, %f2114;
	mov.f32 	%f2116, 0f40000000;
	fma.rn.f32 	%f2117, %f2116, %f2112, %f2115;
	setp.ge.f32 	%p270, %f212, 0f42B40000;
	selp.f32 	%f2118, 0f7F800000, %f2117, %p270;
	mov.b32 	%r842, %f2118;
	mov.b32 	%r843, %f211;
	and.b32  	%r844, %r843, -2147483648;
	or.b32  	%r845, %r844, %r842;
	mov.b32 	%f4912, %r845;

$L__BB0_189:
	add.f32 	%f2131, %f4912, 0f3727C5AC;
	mul.f32 	%f216, %f210, %f2131;
	ld.global.f32 	%f217, [%rd81+40];
	mov.f32 	%f2132, 0fBF000000;
	cvt.rzi.f32.f32 	%f2133, %f2132;
	add.f32 	%f2134, %f2133, %f2133;
	mov.f32 	%f2135, 0fBF800000;
	sub.f32 	%f2136, %f2135, %f2134;
	abs.f32 	%f218, %f2136;
	mul.f32 	%f219, %f180, %f182;
	abs.f32 	%f220, %f219;
	setp.lt.f32 	%p271, %f220, 0f00800000;
	mul.f32 	%f2137, %f220, 0f4B800000;
	selp.f32 	%f2138, %f2137, %f220, %p271;
	selp.f32 	%f2139, 0fC1C00000, 0f00000000, %p271;
	mov.b32 	%r846, %f2138;
	add.s32 	%r847, %r846, -1060439283;
	and.b32  	%r848, %r847, -8388608;
	sub.s32 	%r849, %r846, %r848;
	mov.b32 	%f2140, %r849;
	cvt.rn.f32.s32 	%f2141, %r848;
	mov.f32 	%f2142, 0f34000000;
	fma.rn.f32 	%f2143, %f2141, %f2142, %f2139;
	add.f32 	%f2144, %f2140, 0fBF800000;
	add.f32 	%f2129, %f2140, 0f3F800000;
	mov.f32 	%f4913, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2128,%f2129;
	// end inline asm
	add.f32 	%f2145, %f2144, %f2144;
	mul.f32 	%f2146, %f2128, %f2145;
	mul.f32 	%f2147, %f2146, %f2146;
	sub.f32 	%f2148, %f2144, %f2146;
	add.f32 	%f2149, %f2148, %f2148;
	neg.f32 	%f2150, %f2146;
	fma.rn.f32 	%f2151, %f2150, %f2144, %f2149;
	mul.rn.f32 	%f2152, %f2128, %f2151;
	mov.f32 	%f2153, 0f3B52E7DB;
	mov.f32 	%f2154, 0f3A2C32E4;
	fma.rn.f32 	%f2155, %f2154, %f2147, %f2153;
	mov.f32 	%f2156, 0f3C93BB73;
	fma.rn.f32 	%f2157, %f2155, %f2147, %f2156;
	mov.f32 	%f2158, 0f3DF6384F;
	fma.rn.f32 	%f2159, %f2157, %f2147, %f2158;
	mul.rn.f32 	%f2160, %f2159, %f2147;
	mov.f32 	%f2161, 0f3FB8AA3B;
	fma.rn.f32 	%f2162, %f2146, %f2161, %f2143;
	sub.f32 	%f2163, %f2143, %f2162;
	fma.rn.f32 	%f2164, %f2146, %f2161, %f2163;
	fma.rn.f32 	%f2165, %f2152, %f2161, %f2164;
	mov.f32 	%f2166, 0f32A55E34;
	fma.rn.f32 	%f2167, %f2146, %f2166, %f2165;
	mul.f32 	%f2168, %f2160, 0f40400000;
	fma.rn.f32 	%f2169, %f2168, %f2152, %f2167;
	fma.rn.f32 	%f2170, %f2160, %f2146, %f2169;
	add.rn.f32 	%f221, %f2162, %f2170;
	neg.f32 	%f2171, %f2162;
	add.rn.f32 	%f2172, %f221, %f2171;
	neg.f32 	%f2173, %f2172;
	add.rn.f32 	%f222, %f2170, %f2173;
	mul.rn.f32 	%f2174, %f221, %f2135;
	neg.f32 	%f2175, %f2174;
	fma.rn.f32 	%f2176, %f221, %f2135, %f2175;
	fma.rn.f32 	%f2177, %f222, %f2135, %f2176;
	cvt.rni.f32.f32 	%f2178, %f2174;
	sub.f32 	%f2179, %f2174, %f2178;
	add.f32 	%f2180, %f2177, %f2179;
	mov.f32 	%f2181, 0f3AAF85ED;
	mov.f32 	%f2182, 0f391FCB8E;
	fma.rn.f32 	%f2183, %f2182, %f2180, %f2181;
	mov.f32 	%f2184, 0f3C1D9856;
	fma.rn.f32 	%f2185, %f2183, %f2180, %f2184;
	mov.f32 	%f2186, 0f3D6357BB;
	fma.rn.f32 	%f2187, %f2185, %f2180, %f2186;
	mov.f32 	%f2188, 0f3E75FDEC;
	fma.rn.f32 	%f2189, %f2187, %f2180, %f2188;
	mov.f32 	%f2190, 0f3F317218;
	fma.rn.f32 	%f2191, %f2189, %f2180, %f2190;
	fma.rn.f32 	%f2192, %f2191, %f2180, %f4913;
	cvt.rzi.s32.f32 	%r850, %f2178;
	setp.gt.f32 	%p272, %f2178, 0f00000000;
	selp.b32 	%r851, 0, -2097152000, %p272;
	add.s32 	%r852, %r851, 2130706432;
	mov.b32 	%f2193, %r852;
	mul.f32 	%f2194, %f2192, %f2193;
	shl.b32 	%r853, %r850, 23;
	sub.s32 	%r854, %r853, %r851;
	mov.b32 	%f2195, %r854;
	mul.f32 	%f2196, %f2194, %f2195;
	abs.f32 	%f2197, %f2174;
	setp.gt.f32 	%p273, %f2197, 0f43180000;
	setp.lt.f32 	%p274, %f2174, 0f00000000;
	selp.f32 	%f2198, 0f00000000, 0f7F800000, %p274;
	selp.f32 	%f223, %f2198, %f2196, %p273;
	setp.eq.f32 	%p275, %f219, 0f3F800000;
	@%p275 bra 	$L__BB0_196;

	abs.f32 	%f4834, %f219;
	setp.gtu.f32 	%p276, %f4834, 0f7F800000;
	@%p276 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_191;

$L__BB0_195:
	mov.f32 	%f2201, 0fBF800000;
	add.rn.f32 	%f4913, %f219, %f2201;
	bra.uni 	$L__BB0_196;

$L__BB0_191:
	abs.f32 	%f4835, %f219;
	setp.eq.f32 	%p277, %f219, 0f00000000;
	setp.eq.f32 	%p278, %f4835, 0f7F800000;
	or.pred  	%p279, %p277, %p278;
	@%p279 bra 	$L__BB0_194;
	bra.uni 	$L__BB0_192;

$L__BB0_194:
	setp.eq.f32 	%p282, %f218, 0f3F800000;
	add.f32 	%f2200, %f219, %f219;
	mov.b32 	%r855, %f2200;
	xor.b32  	%r856, %r855, 2139095040;
	and.b32  	%r857, %r856, 2147483647;
	selp.b32 	%r858, %r856, %r857, %p282;
	mov.b32 	%f4913, %r858;
	bra.uni 	$L__BB0_196;

$L__BB0_128:
	mov.b32 	%r59, %f137;
	shr.u32 	%r604, %r59, 23;
	and.b32  	%r605, %r604, 255;
	add.s32 	%r60, %r605, -128;
	shl.b32 	%r606, %r59, 8;
	or.b32  	%r61, %r606, -2147483648;
	shr.u32 	%r62, %r60, 5;
	mov.u32 	%r1694, 0;
	mov.u64 	%rd1154, __cudart_i2opi_f;
	mov.u64 	%rd1155, %rd5;
	mov.u32 	%r1695, %r1694;

$L__BB0_129:
	.pragma "nounroll";
	mov.u32 	%r64, %r1695;
	ld.global.nc.u32 	%r609, [%rd1154];
	// begin inline asm
	{
	mad.lo.cc.u32   %r607, %r609, %r61, %r64;
	madc.hi.u32     %r1695, %r609, %r61,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1155], %r607;
	add.s64 	%rd1155, %rd1155, 4;
	add.s64 	%rd1154, %rd1154, 4;
	add.s32 	%r1694, %r1694, 1;
	setp.ne.s32 	%p187, %r1694, 6;
	@%p187 bra 	$L__BB0_129;

	mov.u32 	%r614, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r612, %r614, %r61, %r64;
	madc.hi.u32     %r613, %r614, %r61,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r613;
	mov.u32 	%r617, 4;
	sub.s32 	%r67, %r617, %r62;
	mov.u32 	%r618, 6;
	sub.s32 	%r619, %r618, %r62;
	mul.wide.s32 	%rd614, %r619, 4;
	add.s64 	%rd615, %rd5, %rd614;
	ld.local.u32 	%r1696, [%rd615];
	ld.local.u32 	%r1697, [%rd615+-4];
	and.b32  	%r70, %r60, 31;
	setp.eq.s32 	%p188, %r70, 0;
	@%p188 bra 	$L__BB0_132;

	mov.u32 	%r620, 32;
	sub.s32 	%r621, %r620, %r70;
	shr.u32 	%r622, %r1697, %r621;
	shl.b32 	%r623, %r1696, %r70;
	add.s32 	%r1696, %r622, %r623;
	mul.wide.s32 	%rd616, %r67, 4;
	add.s64 	%rd617, %rd5, %rd616;
	ld.local.u32 	%r624, [%rd617];
	shr.u32 	%r625, %r624, %r621;
	shl.b32 	%r626, %r1697, %r70;
	add.s32 	%r1697, %r625, %r626;

$L__BB0_132:
	and.b32  	%r627, %r59, -2147483648;
	shr.u32 	%r628, %r1697, 30;
	shl.b32 	%r629, %r1696, 2;
	or.b32  	%r630, %r628, %r629;
	shr.u32 	%r631, %r630, 31;
	shr.u32 	%r632, %r1696, 30;
	add.s32 	%r633, %r631, %r632;
	neg.s32 	%r634, %r633;
	setp.eq.s32 	%p189, %r627, 0;
	selp.b32 	%r1698, %r633, %r634, %p189;
	setp.ne.s32 	%p190, %r631, 0;
	xor.b32  	%r635, %r627, -2147483648;
	selp.b32 	%r636, %r635, %r627, %p190;
	selp.b32 	%r637, -1, 0, %p190;
	xor.b32  	%r638, %r630, %r637;
	shl.b32 	%r639, %r1697, 2;
	xor.b32  	%r640, %r639, %r637;
	cvt.u64.u32 	%rd618, %r638;
	cvt.u64.u32 	%rd619, %r640;
	bfi.b64 	%rd620, %rd618, %rd619, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd620;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1782, %fd6;
	setp.eq.s32 	%p191, %r636, 0;
	neg.f32 	%f1783, %f1782;
	selp.f32 	%f4902, %f1782, %f1783, %p191;

$L__BB0_134:
	mul.f32 	%f1785, %f138, 0f3F22F983;
	cvt.rni.s32.f32 	%r1703, %f1785;
	cvt.rn.f32.s32 	%f1786, %r1703;
	fma.rn.f32 	%f1788, %f1786, %f1777, %f138;
	fma.rn.f32 	%f1790, %f1786, %f1779, %f1788;
	fma.rn.f32 	%f4903, %f1786, %f1781, %f1790;
	abs.f32 	%f145, %f138;
	setp.ltu.f32 	%p192, %f145, 0f47CE4780;
	@%p192 bra 	$L__BB0_142;

	setp.eq.f32 	%p193, %f145, 0f7F800000;
	@%p193 bra 	$L__BB0_141;
	bra.uni 	$L__BB0_136;

$L__BB0_141:
	mov.f32 	%f1794, 0f00000000;
	mul.rn.f32 	%f4903, %f138, %f1794;
	mov.u32 	%r1703, 0;
	bra.uni 	$L__BB0_142;

$L__BB0_101:
	mov.b32 	%r17, %f104;
	shr.u32 	%r483, %r17, 23;
	and.b32  	%r484, %r483, 255;
	add.s32 	%r18, %r484, -128;
	shl.b32 	%r485, %r17, 8;
	or.b32  	%r19, %r485, -2147483648;
	shr.u32 	%r20, %r18, 5;
	mov.u32 	%r1684, 0;
	mov.u64 	%rd1150, __cudart_i2opi_f;
	mov.u64 	%rd1151, %rd5;
	mov.u32 	%r1685, %r1684;

$L__BB0_102:
	.pragma "nounroll";
	mov.u32 	%r22, %r1685;
	ld.global.nc.u32 	%r488, [%rd1150];
	// begin inline asm
	{
	mad.lo.cc.u32   %r486, %r488, %r19, %r22;
	madc.hi.u32     %r1685, %r488, %r19,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1151], %r486;
	add.s64 	%rd1151, %rd1151, 4;
	add.s64 	%rd1150, %rd1150, 4;
	add.s32 	%r1684, %r1684, 1;
	setp.ne.s32 	%p146, %r1684, 6;
	@%p146 bra 	$L__BB0_102;

	mov.u32 	%r493, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r491, %r493, %r19, %r22;
	madc.hi.u32     %r492, %r493, %r19,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r492;
	mov.u32 	%r496, 4;
	sub.s32 	%r25, %r496, %r20;
	mov.u32 	%r497, 6;
	sub.s32 	%r498, %r497, %r20;
	mul.wide.s32 	%rd584, %r498, 4;
	add.s64 	%rd585, %rd5, %rd584;
	ld.local.u32 	%r1686, [%rd585];
	ld.local.u32 	%r1687, [%rd585+-4];
	and.b32  	%r28, %r18, 31;
	setp.eq.s32 	%p147, %r28, 0;
	@%p147 bra 	$L__BB0_105;

	mov.u32 	%r499, 32;
	sub.s32 	%r500, %r499, %r28;
	shr.u32 	%r501, %r1687, %r500;
	shl.b32 	%r502, %r1686, %r28;
	add.s32 	%r1686, %r501, %r502;
	mul.wide.s32 	%rd586, %r25, 4;
	add.s64 	%rd587, %rd5, %rd586;
	ld.local.u32 	%r503, [%rd587];
	shr.u32 	%r504, %r503, %r500;
	shl.b32 	%r505, %r1687, %r28;
	add.s32 	%r1687, %r504, %r505;

$L__BB0_105:
	and.b32  	%r506, %r17, -2147483648;
	shr.u32 	%r507, %r1687, 30;
	shl.b32 	%r508, %r1686, 2;
	or.b32  	%r509, %r507, %r508;
	shr.u32 	%r510, %r509, 31;
	shr.u32 	%r511, %r1686, 30;
	add.s32 	%r512, %r510, %r511;
	neg.s32 	%r513, %r512;
	setp.eq.s32 	%p148, %r506, 0;
	selp.b32 	%r1688, %r512, %r513, %p148;
	setp.ne.s32 	%p149, %r510, 0;
	xor.b32  	%r514, %r506, -2147483648;
	selp.b32 	%r515, %r514, %r506, %p149;
	selp.b32 	%r516, -1, 0, %p149;
	xor.b32  	%r517, %r509, %r516;
	shl.b32 	%r518, %r1687, 2;
	xor.b32  	%r519, %r518, %r516;
	cvt.u64.u32 	%rd588, %r517;
	cvt.u64.u32 	%rd589, %r519;
	bfi.b64 	%rd590, %rd588, %rd589, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd590;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1595, %fd2;
	setp.eq.s32 	%p150, %r515, 0;
	neg.f32 	%f1596, %f1595;
	selp.f32 	%f4898, %f1595, %f1596, %p150;

$L__BB0_107:
	mul.f32 	%f1598, %f105, 0f3F22F983;
	cvt.rni.s32.f32 	%r1693, %f1598;
	cvt.rn.f32.s32 	%f1599, %r1693;
	fma.rn.f32 	%f1601, %f1599, %f1590, %f105;
	fma.rn.f32 	%f1603, %f1599, %f1592, %f1601;
	fma.rn.f32 	%f4899, %f1599, %f1594, %f1603;
	abs.f32 	%f112, %f105;
	setp.ltu.f32 	%p151, %f112, 0f47CE4780;
	@%p151 bra 	$L__BB0_115;

	setp.eq.f32 	%p152, %f112, 0f7F800000;
	@%p152 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_109;

$L__BB0_114:
	mov.f32 	%f1607, 0f00000000;
	mul.rn.f32 	%f4899, %f105, %f1607;
	mov.u32 	%r1693, 0;
	bra.uni 	$L__BB0_115;

$L__BB0_136:
	mov.b32 	%r78, %f138;
	shr.u32 	%r644, %r78, 23;
	and.b32  	%r645, %r644, 255;
	add.s32 	%r79, %r645, -128;
	shl.b32 	%r646, %r78, 8;
	or.b32  	%r80, %r646, -2147483648;
	shr.u32 	%r81, %r79, 5;
	mov.u32 	%r1699, 0;
	mov.u64 	%rd1156, __cudart_i2opi_f;
	mov.u64 	%rd1157, %rd5;
	mov.u32 	%r1700, %r1699;

$L__BB0_137:
	.pragma "nounroll";
	mov.u32 	%r83, %r1700;
	ld.global.nc.u32 	%r649, [%rd1156];
	// begin inline asm
	{
	mad.lo.cc.u32   %r647, %r649, %r80, %r83;
	madc.hi.u32     %r1700, %r649, %r80,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1157], %r647;
	add.s64 	%rd1157, %rd1157, 4;
	add.s64 	%rd1156, %rd1156, 4;
	add.s32 	%r1699, %r1699, 1;
	setp.ne.s32 	%p194, %r1699, 6;
	@%p194 bra 	$L__BB0_137;

	mov.u32 	%r654, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r652, %r654, %r80, %r83;
	madc.hi.u32     %r653, %r654, %r80,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r653;
	mov.u32 	%r657, 4;
	sub.s32 	%r86, %r657, %r81;
	mov.u32 	%r658, 6;
	sub.s32 	%r659, %r658, %r81;
	mul.wide.s32 	%rd622, %r659, 4;
	add.s64 	%rd623, %rd5, %rd622;
	ld.local.u32 	%r1701, [%rd623];
	ld.local.u32 	%r1702, [%rd623+-4];
	and.b32  	%r89, %r79, 31;
	setp.eq.s32 	%p195, %r89, 0;
	@%p195 bra 	$L__BB0_140;

	mov.u32 	%r660, 32;
	sub.s32 	%r661, %r660, %r89;
	shr.u32 	%r662, %r1702, %r661;
	shl.b32 	%r663, %r1701, %r89;
	add.s32 	%r1701, %r662, %r663;
	mul.wide.s32 	%rd624, %r86, 4;
	add.s64 	%rd625, %rd5, %rd624;
	ld.local.u32 	%r664, [%rd625];
	shr.u32 	%r665, %r664, %r661;
	shl.b32 	%r666, %r1702, %r89;
	add.s32 	%r1702, %r665, %r666;

$L__BB0_140:
	and.b32  	%r667, %r78, -2147483648;
	shr.u32 	%r668, %r1702, 30;
	shl.b32 	%r669, %r1701, 2;
	or.b32  	%r670, %r668, %r669;
	shr.u32 	%r671, %r670, 31;
	shr.u32 	%r672, %r1701, 30;
	add.s32 	%r673, %r671, %r672;
	neg.s32 	%r674, %r673;
	setp.eq.s32 	%p196, %r667, 0;
	selp.b32 	%r1703, %r673, %r674, %p196;
	setp.ne.s32 	%p197, %r671, 0;
	xor.b32  	%r675, %r667, -2147483648;
	selp.b32 	%r676, %r675, %r667, %p197;
	selp.b32 	%r677, -1, 0, %p197;
	xor.b32  	%r678, %r670, %r677;
	shl.b32 	%r679, %r1702, 2;
	xor.b32  	%r680, %r679, %r677;
	cvt.u64.u32 	%rd626, %r678;
	cvt.u64.u32 	%rd627, %r680;
	bfi.b64 	%rd628, %rd626, %rd627, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd628;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1792, %fd8;
	setp.eq.s32 	%p198, %r676, 0;
	neg.f32 	%f1793, %f1792;
	selp.f32 	%f4903, %f1792, %f1793, %p198;

$L__BB0_142:
	setp.lt.f32 	%p199, %f124, 0f00000000;
	mov.f32 	%f1795, 0f00000000;
	selp.f32 	%f1796, 0fBF800000, 0f3F800000, %p199;
	mov.f32 	%f1797, 0f3F800000;
	mul.f32 	%f149, %f124, %f1796;
	mul.f32 	%f1798, %f4902, %f4902;
	mov.f32 	%f1799, 0fBAB607ED;
	mov.f32 	%f1800, 0f37CBAC00;
	fma.rn.f32 	%f1801, %f1800, %f1798, %f1799;
	mov.f32 	%f1802, 0f3D2AAABB;
	fma.rn.f32 	%f1803, %f1801, %f1798, %f1802;
	mov.f32 	%f1804, 0fBEFFFFFF;
	fma.rn.f32 	%f1805, %f1803, %f1798, %f1804;
	fma.rn.f32 	%f1806, %f1805, %f1798, %f1797;
	mov.f32 	%f1807, 0f3C0885E4;
	mov.f32 	%f1808, 0fB94D4153;
	fma.rn.f32 	%f1809, %f1808, %f1798, %f1807;
	mov.f32 	%f1810, 0fBE2AAAA8;
	fma.rn.f32 	%f1811, %f1809, %f1798, %f1810;
	fma.rn.f32 	%f1812, %f1798, %f4902, %f1795;
	fma.rn.f32 	%f1813, %f1811, %f1812, %f4902;
	and.b32  	%r682, %r1698, 1;
	setp.eq.b32 	%p200, %r682, 1;
	selp.f32 	%f1814, %f1806, %f1813, %p200;
	selp.f32 	%f1815, %f1813, %f1806, %p200;
	neg.f32 	%f1816, %f1814;
	and.b32  	%r683, %r1698, 2;
	setp.eq.s32 	%p201, %r683, 0;
	selp.f32 	%f1817, %f1814, %f1816, %p201;
	neg.f32 	%f1818, %f1815;
	add.s32 	%r684, %r1698, 1;
	and.b32  	%r685, %r684, 2;
	setp.eq.s32 	%p202, %r685, 0;
	selp.f32 	%f1819, %f1815, %f1818, %p202;
	mul.f32 	%f1820, %f4903, %f4903;
	fma.rn.f32 	%f1821, %f1800, %f1820, %f1799;
	fma.rn.f32 	%f1822, %f1821, %f1820, %f1802;
	fma.rn.f32 	%f1823, %f1822, %f1820, %f1804;
	fma.rn.f32 	%f1824, %f1823, %f1820, %f1797;
	fma.rn.f32 	%f1825, %f1820, %f4903, %f1795;
	fma.rn.f32 	%f1826, %f1808, %f1820, %f1807;
	fma.rn.f32 	%f1827, %f1826, %f1820, %f1810;
	fma.rn.f32 	%f1828, %f1827, %f1825, %f4903;
	and.b32  	%r686, %r1703, 1;
	setp.eq.b32 	%p203, %r686, 1;
	selp.f32 	%f1829, %f1824, %f1828, %p203;
	selp.f32 	%f1830, %f1828, %f1824, %p203;
	and.b32  	%r687, %r1703, 2;
	setp.eq.s32 	%p204, %r687, 0;
	neg.f32 	%f1831, %f1829;
	selp.f32 	%f1832, %f1829, %f1831, %p204;
	add.s32 	%r688, %r1703, 1;
	and.b32  	%r689, %r688, 2;
	setp.eq.s32 	%p205, %r689, 0;
	neg.f32 	%f1833, %f1830;
	selp.f32 	%f1834, %f1830, %f1833, %p205;
	mov.b32 	%r690, %f1834;
	neg.f32 	%f1835, %f1832;
	mov.b32 	%r691, %f1832;
	cvt.u64.u32 	%rd629, %r691;
	cvt.u64.u32 	%rd630, %r690;
	bfi.b64 	%rd130, %rd629, %rd630, 32, 32;
	mov.b32 	%r692, %f1835;
	cvt.u64.u32 	%rd631, %r692;
	bfi.b64 	%rd131, %rd630, %rd631, 32, 32;
	mul.f32 	%f1836, %f1796, %f1817;
	mov.b32 	%r693, %f1836;
	cvt.u64.u32 	%rd632, %r693;
	mov.b32 	%r694, %f1819;
	cvt.u64.u32 	%rd633, %r694;
	bfi.b64 	%rd132, %rd632, %rd633, 32, 32;
	neg.f32 	%f1837, %f1817;
	mov.b32 	%r695, %f1837;
	mul.f32 	%f1838, %f1796, %f1819;
	mov.b32 	%r696, %f1838;
	cvt.u64.u32 	%rd634, %r696;
	cvt.u64.u32 	%rd635, %r695;
	bfi.b64 	%rd133, %rd634, %rd635, 32, 32;
	mul.f32 	%f1839, %f123, 0f4B000000;
	setp.lt.f32 	%p206, %f123, 0f00800000;
	selp.f32 	%f150, %f1839, %f123, %p206;
	selp.f32 	%f1840, 0fC1B80000, 0f00000000, %p206;
	mov.b32 	%r697, %f150;
	add.s32 	%r698, %r697, -1059760811;
	and.b32  	%r699, %r698, -8388608;
	sub.s32 	%r700, %r697, %r699;
	mov.b32 	%f1841, %r700;
	cvt.rn.f32.s32 	%f1842, %r699;
	mov.f32 	%f1843, 0f34000000;
	fma.rn.f32 	%f1844, %f1842, %f1843, %f1840;
	add.f32 	%f1845, %f1841, 0fBF800000;
	mov.f32 	%f1846, 0f3E1039F6;
	mov.f32 	%f1847, 0fBE055027;
	fma.rn.f32 	%f1848, %f1847, %f1845, %f1846;
	mov.f32 	%f1849, 0fBDF8CDCC;
	fma.rn.f32 	%f1850, %f1848, %f1845, %f1849;
	mov.f32 	%f1851, 0f3E0F2955;
	fma.rn.f32 	%f1852, %f1850, %f1845, %f1851;
	mov.f32 	%f1853, 0fBE2AD8B9;
	fma.rn.f32 	%f1854, %f1852, %f1845, %f1853;
	mov.f32 	%f1855, 0f3E4CED0B;
	fma.rn.f32 	%f1856, %f1854, %f1845, %f1855;
	mov.f32 	%f1857, 0fBE7FFF22;
	fma.rn.f32 	%f1858, %f1856, %f1845, %f1857;
	mov.f32 	%f1859, 0f3EAAAA78;
	fma.rn.f32 	%f1860, %f1858, %f1845, %f1859;
	mov.f32 	%f1861, 0fBF000000;
	fma.rn.f32 	%f1862, %f1860, %f1845, %f1861;
	mul.f32 	%f1863, %f1845, %f1862;
	fma.rn.f32 	%f1864, %f1863, %f1845, %f1845;
	mov.f32 	%f1865, 0f3F317218;
	fma.rn.f32 	%f4904, %f1844, %f1865, %f1864;
	setp.lt.u32 	%p207, %r697, 2139095040;
	@%p207 bra 	$L__BB0_144;

	mov.f32 	%f1866, 0f7F800000;
	fma.rn.f32 	%f4904, %f150, %f1866, %f1866;

$L__BB0_144:
	setp.eq.f32 	%p208, %f150, 0f00000000;
	selp.f32 	%f154, 0fFF800000, %f4904, %p208;
	mul.f32 	%f1867, %f149, 0f4B000000;
	setp.lt.f32 	%p209, %f149, 0f00800000;
	selp.f32 	%f155, %f1867, %f149, %p209;
	selp.f32 	%f1868, 0fC1B80000, 0f00000000, %p209;
	mov.b32 	%r701, %f155;
	add.s32 	%r702, %r701, -1059760811;
	and.b32  	%r703, %r702, -8388608;
	sub.s32 	%r704, %r701, %r703;
	mov.b32 	%f1869, %r704;
	cvt.rn.f32.s32 	%f1870, %r703;
	fma.rn.f32 	%f1872, %f1870, %f1843, %f1868;
	add.f32 	%f1873, %f1869, 0fBF800000;
	fma.rn.f32 	%f1876, %f1847, %f1873, %f1846;
	fma.rn.f32 	%f1878, %f1876, %f1873, %f1849;
	fma.rn.f32 	%f1880, %f1878, %f1873, %f1851;
	fma.rn.f32 	%f1882, %f1880, %f1873, %f1853;
	fma.rn.f32 	%f1884, %f1882, %f1873, %f1855;
	fma.rn.f32 	%f1886, %f1884, %f1873, %f1857;
	fma.rn.f32 	%f1888, %f1886, %f1873, %f1859;
	fma.rn.f32 	%f1890, %f1888, %f1873, %f1861;
	mul.f32 	%f1891, %f1873, %f1890;
	fma.rn.f32 	%f1892, %f1891, %f1873, %f1873;
	fma.rn.f32 	%f4905, %f1872, %f1865, %f1892;
	setp.lt.u32 	%p210, %r701, 2139095040;
	@%p210 bra 	$L__BB0_146;

	mov.f32 	%f1894, 0f7F800000;
	fma.rn.f32 	%f4905, %f155, %f1894, %f1894;

$L__BB0_146:
	add.u64 	%rd1089, %SPL, 32;
	setp.eq.f32 	%p211, %f155, 0f00000000;
	selp.f32 	%f159, 0fFF800000, %f4905, %p211;
	mov.b32 	%r705, %f159;
	cvt.u64.u32 	%rd638, %r705;
	mov.b32 	%r706, %f154;
	cvt.u64.u32 	%rd639, %r706;
	bfi.b64 	%rd640, %rd638, %rd639, 32, 32;
	mov.u64 	%rd1158, 0;
	st.local.u64 	[%rd4], %rd640;
	st.local.u64 	[%rd1], %rd1158;
	mov.u64 	%rd1162, 1;
	st.local.u64 	[%rd1089], %rd1162;
	setp.le.f32 	%p212, %f159, %f154;
	setp.ge.f32 	%p213, %f159, %f154;
	selp.b16 	%rs15, 1, 2, %p213;
	setp.ltu.f32 	%p214, %f159, %f154;
	selp.b16 	%rs16, -1, 0, %p214;
	selp.b16 	%rs17, %rs16, %rs15, %p212;
	setp.ne.s16 	%p215, %rs17, -1;
	mov.f32 	%f4906, %f159;
	mov.u64 	%rd1159, %rd1162;
	@%p215 bra 	$L__BB0_148;

	add.u64 	%rd1097, %SPL, 32;
	mov.u64 	%rd1159, 0;
	st.local.u64 	[%rd1097], %rd1159;
	mov.u64 	%rd1158, 1;
	st.local.u64 	[%rd1], %rd1158;
	mov.f32 	%f4906, %f154;

$L__BB0_148:
	setp.ge.f32 	%p216, %f159, %f4906;
	selp.b16 	%rs18, 1, 2, %p216;
	setp.ltu.f32 	%p217, %f159, %f4906;
	selp.b16 	%rs19, -1, 0, %p217;
	setp.le.f32 	%p218, %f159, %f4906;
	selp.b16 	%rs20, %rs19, %rs18, %p218;
	setp.ne.s16 	%p219, %rs20, -1;
	mov.u64 	%rd1161, %rd1159;
	@%p219 bra 	$L__BB0_152;

	add.u64 	%rd1160, %SPL, 32;
	shl.b64 	%rd644, %rd1158, 2;
	add.s64 	%rd645, %rd4, %rd644;
	ld.local.f32 	%f1895, [%rd645];
	setp.le.f32 	%p220, %f159, %f1895;
	setp.ge.f32 	%p221, %f159, %f1895;
	selp.b16 	%rs21, 1, 2, %p221;
	setp.ltu.f32 	%p222, %f159, %f1895;
	selp.b16 	%rs22, -1, 0, %p222;
	selp.b16 	%rs23, %rs22, %rs21, %p220;
	setp.ne.s16 	%p223, %rs23, -1;
	@%p223 bra 	$L__BB0_151;

	add.u64 	%rd1095, %SPL, 32;
	st.local.u64 	[%rd1095], %rd1158;
	mov.u64 	%rd1160, %rd1;

$L__BB0_151:
	add.u64 	%rd1093, %SPL, 32;
	mov.u64 	%rd646, 1;
	st.local.u64 	[%rd1160], %rd646;
	ld.local.u64 	%rd1161, [%rd1093];
	mov.u64 	%rd1162, %rd1159;

$L__BB0_152:
	ld.f32 	%f161, [%rd121];
	add.f32 	%f1896, %f161, 0fBF800000;
	ld.global.f32 	%f162, [%rd81+48];
	sub.f32 	%f163, %f162, %f1896;
	add.f32 	%f1897, %f154, 0f00000000;
	add.f32 	%f164, %f1897, %f159;
	shl.b64 	%rd647, %rd1162, 2;
	add.s64 	%rd140, %rd4, %rd647;
	ld.local.f32 	%f165, [%rd140];
	add.f32 	%f166, %f120, %f120;
	mul.f32 	%f1898, %f166, %f165;
	fma.rn.f32 	%f1899, %f119, %f164, %f1898;
	setp.gtu.f32 	%p224, %f1899, %f163;
	@%p224 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_296;

$L__BB0_154:
	add.f32 	%f167, %f119, %f166;
	setp.gt.u64 	%p225, %rd1161, 1;
	@%p225 bra 	$L__BB0_159;

	shl.b64 	%rd648, %rd1161, 2;
	add.s64 	%rd649, %rd4, %rd648;
	ld.local.f32 	%f1900, [%rd649];
	sub.f32 	%f1901, %f164, %f165;
	mul.f32 	%f168, %f119, %f1901;
	fma.rn.f32 	%f1902, %f167, %f1900, %f168;
	setp.gtu.f32 	%p226, %f1902, %f163;
	@%p226 bra 	$L__BB0_157;
	bra.uni 	$L__BB0_156;

$L__BB0_157:
	fma.rn.f32 	%f1905, %f119, 0f40400000, %f166;
	div.rn.f32 	%f4907, %f163, %f1905;
	mov.b32 	%r707, %f4907;
	st.local.v2.f32 	[%rd4], {%f4907, %f4907};
	mov.b64 	%rd1163, {%r707, %r707};
	bra.uni 	$L__BB0_158;

$L__BB0_156:
	sub.f32 	%f1903, %f163, %f168;
	div.rn.f32 	%f1904, %f1903, %f167;
	st.local.f32 	[%rd140], %f1904;
	ld.local.f32 	%f4907, [%rd4+4];
	ld.local.u64 	%rd1163, [%rd4];

$L__BB0_158:
	cvt.u32.u64 	%r708, %rd1163;
	mov.b32 	%f1906, %r708;
	shr.u64 	%rd650, %rd1163, 32;
	cvt.u32.u64 	%r709, %rd650;
	mov.b32 	%f1907, %r709;
	sub.f32 	%f1908, %f154, %f1906;
	sub.f32 	%f1909, %f159, %f1907;
	mul.f32 	%f1910, %f1909, %f1909;
	fma.rn.f32 	%f1911, %f1908, %f1908, %f1910;
	add.f32 	%f1912, %f1911, 0f00000000;
	sqrt.rn.f32 	%f1913, %f1912;
	ld.global.f32 	%f1914, [%rd81+52];
	fma.rn.f32 	%f1915, %f1914, %f1913, %f161;
	min.f32 	%f1916, %f1915, %f162;
	st.f32 	[%rd121], %f1916;
	mov.f32 	%f1917, 0f3F000000;
	mov.f32 	%f1918, 0f3BBB989D;
	fma.rn.f32 	%f1919, %f1906, %f1918, %f1917;
	mov.f32 	%f1920, 0f3FB8AA3B;
	mov.f32 	%f1921, 0f437C0000;
	cvt.sat.f32.f32 	%f1922, %f1919;
	mov.f32 	%f1923, 0f4B400001;
	fma.rm.f32 	%f1924, %f1922, %f1921, %f1923;
	add.f32 	%f1925, %f1924, 0fCB40007F;
	neg.f32 	%f1926, %f1925;
	fma.rn.f32 	%f1927, %f1906, %f1920, %f1926;
	mov.f32 	%f1928, 0f32A57060;
	fma.rn.f32 	%f1929, %f1906, %f1928, %f1927;
	mov.b32 	%r710, %f1924;
	shl.b32 	%r711, %r710, 23;
	mov.b32 	%f1930, %r711;
	ex2.approx.ftz.f32 	%f1931, %f1929;
	mul.f32 	%f1932, %f1931, %f1930;
	fma.rn.f32 	%f1933, %f4907, %f1918, %f1917;
	cvt.sat.f32.f32 	%f1934, %f1933;
	fma.rm.f32 	%f1935, %f1934, %f1921, %f1923;
	add.f32 	%f1936, %f1935, 0fCB40007F;
	neg.f32 	%f1937, %f1936;
	fma.rn.f32 	%f1938, %f4907, %f1920, %f1937;
	fma.rn.f32 	%f1939, %f4907, %f1928, %f1938;
	mov.b32 	%r712, %f1935;
	shl.b32 	%r713, %r712, 23;
	mov.b32 	%f1940, %r713;
	ex2.approx.ftz.f32 	%f1941, %f1939;
	mul.f32 	%f1942, %f1941, %f1940;
	mov.b64 	{%r714, %r715}, %rd131;
	mov.b64 	{%r716, %r717}, %rd130;
	mov.b32 	%f1943, %r716;
	mul.f32 	%f1944, %f1943, %f1932;
	mov.b32 	%f1945, %r717;
	mul.f32 	%f1946, %f1945, %f1932;
	mov.b32 	%f1947, %r714;
	mul.f32 	%f1948, %f1947, %f1942;
	mov.b32 	%f1949, %r715;
	mul.f32 	%f1950, %f1949, %f1942;
	mov.b64 	{%r718, %r719}, %rd133;
	mov.b64 	{%r720, %r721}, %rd132;
	mov.b32 	%f1951, %r720;
	mov.b32 	%f1952, %r721;
	mul.f32 	%f1953, %f1952, %f1948;
	mul.f32 	%f1954, %f1952, %f1950;
	fma.rn.f32 	%f4938, %f1951, %f1946, %f1954;
	mov.b32 	%f1955, %r718;
	mov.b32 	%f1956, %r719;
	mul.f32 	%f1957, %f1956, %f1948;
	fma.rn.f32 	%f4937, %f1955, %f1944, %f1957;
	mul.f32 	%f1958, %f1956, %f1950;
	fma.rn.f32 	%f1959, %f1955, %f1946, %f1958;
	fma.rn.f32 	%f1960, %f1951, %f1944, %f1953;
	st.local.v4.f32 	[%rd77], {%f1960, %f4938, %f4937, %f1959};
	bra.uni 	$L__BB0_296;

$L__BB0_109:
	mov.b32 	%r36, %f105;
	shr.u32 	%r523, %r36, 23;
	and.b32  	%r524, %r523, 255;
	add.s32 	%r37, %r524, -128;
	shl.b32 	%r525, %r36, 8;
	or.b32  	%r38, %r525, -2147483648;
	shr.u32 	%r39, %r37, 5;
	mov.u32 	%r1689, 0;
	mov.u64 	%rd1152, __cudart_i2opi_f;
	mov.u64 	%rd1153, %rd5;
	mov.u32 	%r1690, %r1689;

$L__BB0_110:
	.pragma "nounroll";
	mov.u32 	%r41, %r1690;
	ld.global.nc.u32 	%r528, [%rd1152];
	// begin inline asm
	{
	mad.lo.cc.u32   %r526, %r528, %r38, %r41;
	madc.hi.u32     %r1690, %r528, %r38,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1153], %r526;
	add.s64 	%rd1153, %rd1153, 4;
	add.s64 	%rd1152, %rd1152, 4;
	add.s32 	%r1689, %r1689, 1;
	setp.ne.s32 	%p153, %r1689, 6;
	@%p153 bra 	$L__BB0_110;

	mov.u32 	%r533, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r531, %r533, %r38, %r41;
	madc.hi.u32     %r532, %r533, %r38,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r532;
	mov.u32 	%r536, 4;
	sub.s32 	%r44, %r536, %r39;
	mov.u32 	%r537, 6;
	sub.s32 	%r538, %r537, %r39;
	mul.wide.s32 	%rd592, %r538, 4;
	add.s64 	%rd593, %rd5, %rd592;
	ld.local.u32 	%r1691, [%rd593];
	ld.local.u32 	%r1692, [%rd593+-4];
	and.b32  	%r47, %r37, 31;
	setp.eq.s32 	%p154, %r47, 0;
	@%p154 bra 	$L__BB0_113;

	mov.u32 	%r539, 32;
	sub.s32 	%r540, %r539, %r47;
	shr.u32 	%r541, %r1692, %r540;
	shl.b32 	%r542, %r1691, %r47;
	add.s32 	%r1691, %r541, %r542;
	mul.wide.s32 	%rd594, %r44, 4;
	add.s64 	%rd595, %rd5, %rd594;
	ld.local.u32 	%r543, [%rd595];
	shr.u32 	%r544, %r543, %r540;
	shl.b32 	%r545, %r1692, %r47;
	add.s32 	%r1692, %r544, %r545;

$L__BB0_113:
	and.b32  	%r546, %r36, -2147483648;
	shr.u32 	%r547, %r1692, 30;
	shl.b32 	%r548, %r1691, 2;
	or.b32  	%r549, %r547, %r548;
	shr.u32 	%r550, %r549, 31;
	shr.u32 	%r551, %r1691, 30;
	add.s32 	%r552, %r550, %r551;
	neg.s32 	%r553, %r552;
	setp.eq.s32 	%p155, %r546, 0;
	selp.b32 	%r1693, %r552, %r553, %p155;
	setp.ne.s32 	%p156, %r550, 0;
	xor.b32  	%r554, %r546, -2147483648;
	selp.b32 	%r555, %r554, %r546, %p156;
	selp.b32 	%r556, -1, 0, %p156;
	xor.b32  	%r557, %r549, %r556;
	shl.b32 	%r558, %r1692, 2;
	xor.b32  	%r559, %r558, %r556;
	cvt.u64.u32 	%rd596, %r557;
	cvt.u64.u32 	%rd597, %r559;
	bfi.b64 	%rd598, %rd596, %rd597, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd598;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1605, %fd4;
	setp.eq.s32 	%p157, %r555, 0;
	neg.f32 	%f1606, %f1605;
	selp.f32 	%f4899, %f1605, %f1606, %p157;

$L__BB0_115:
	setp.lt.f32 	%p158, %f91, 0f00000000;
	mov.f32 	%f1608, 0f00000000;
	selp.f32 	%f1609, 0fBF800000, 0f3F800000, %p158;
	mov.f32 	%f1610, 0f3F800000;
	mul.f32 	%f1611, %f91, %f1609;
	mul.f32 	%f1612, %f4898, %f4898;
	mov.f32 	%f1613, 0fBAB607ED;
	mov.f32 	%f1614, 0f37CBAC00;
	fma.rn.f32 	%f1615, %f1614, %f1612, %f1613;
	mov.f32 	%f1616, 0f3D2AAABB;
	fma.rn.f32 	%f1617, %f1615, %f1612, %f1616;
	mov.f32 	%f1618, 0fBEFFFFFF;
	fma.rn.f32 	%f1619, %f1617, %f1612, %f1618;
	fma.rn.f32 	%f1620, %f1619, %f1612, %f1610;
	mov.f32 	%f1621, 0f3C0885E4;
	mov.f32 	%f1622, 0fB94D4153;
	fma.rn.f32 	%f1623, %f1622, %f1612, %f1621;
	mov.f32 	%f1624, 0fBE2AAAA8;
	fma.rn.f32 	%f1625, %f1623, %f1612, %f1624;
	fma.rn.f32 	%f1626, %f1612, %f4898, %f1608;
	fma.rn.f32 	%f1627, %f1625, %f1626, %f4898;
	and.b32  	%r561, %r1688, 1;
	setp.eq.b32 	%p159, %r561, 1;
	selp.f32 	%f1628, %f1620, %f1627, %p159;
	selp.f32 	%f1629, %f1627, %f1620, %p159;
	neg.f32 	%f1630, %f1628;
	and.b32  	%r562, %r1688, 2;
	setp.eq.s32 	%p160, %r562, 0;
	selp.f32 	%f1631, %f1628, %f1630, %p160;
	neg.f32 	%f1632, %f1629;
	add.s32 	%r563, %r1688, 1;
	and.b32  	%r564, %r563, 2;
	setp.eq.s32 	%p161, %r564, 0;
	selp.f32 	%f1633, %f1629, %f1632, %p161;
	mul.f32 	%f1634, %f4899, %f4899;
	fma.rn.f32 	%f1635, %f1614, %f1634, %f1613;
	fma.rn.f32 	%f1636, %f1635, %f1634, %f1616;
	fma.rn.f32 	%f1637, %f1636, %f1634, %f1618;
	fma.rn.f32 	%f1638, %f1637, %f1634, %f1610;
	fma.rn.f32 	%f1639, %f1634, %f4899, %f1608;
	fma.rn.f32 	%f1640, %f1622, %f1634, %f1621;
	fma.rn.f32 	%f1641, %f1640, %f1634, %f1624;
	fma.rn.f32 	%f1642, %f1641, %f1639, %f4899;
	and.b32  	%r565, %r1693, 1;
	setp.eq.b32 	%p162, %r565, 1;
	selp.f32 	%f1643, %f1638, %f1642, %p162;
	selp.f32 	%f1644, %f1642, %f1638, %p162;
	and.b32  	%r566, %r1693, 2;
	setp.eq.s32 	%p163, %r566, 0;
	neg.f32 	%f1645, %f1643;
	selp.f32 	%f1646, %f1643, %f1645, %p163;
	add.s32 	%r567, %r1693, 1;
	and.b32  	%r568, %r567, 2;
	setp.eq.s32 	%p164, %r568, 0;
	neg.f32 	%f1647, %f1644;
	selp.f32 	%f1648, %f1644, %f1647, %p164;
	mov.b32 	%r569, %f1648;
	neg.f32 	%f1649, %f1646;
	mov.b32 	%r570, %f1646;
	cvt.u64.u32 	%rd599, %r570;
	mov.b32 	%r571, %f1649;
	cvt.u64.u32 	%rd600, %r571;
	cvt.u64.u32 	%rd601, %r569;
	bfi.b64 	%rd602, %rd601, %rd600, 32, 32;
	mov.b64 	{%r572, %r573}, %rd602;
	bfi.b64 	%rd603, %rd599, %rd601, 32, 32;
	mov.b64 	{%r574, %r575}, %rd603;
	mul.f32 	%f1650, %f1609, %f1631;
	mov.b32 	%r576, %f1650;
	cvt.u64.u32 	%rd604, %r576;
	mov.b32 	%r577, %f1633;
	cvt.u64.u32 	%rd605, %r577;
	neg.f32 	%f1651, %f1631;
	mov.b32 	%r578, %f1651;
	mul.f32 	%f1652, %f1609, %f1633;
	mov.b32 	%r579, %f1652;
	cvt.u64.u32 	%rd606, %r579;
	cvt.u64.u32 	%rd607, %r578;
	bfi.b64 	%rd608, %rd606, %rd607, 32, 32;
	mov.b64 	{%r580, %r581}, %rd608;
	bfi.b64 	%rd609, %rd604, %rd605, 32, 32;
	mov.b64 	{%r582, %r583}, %rd609;
	ld.global.f32 	%f1653, [%rd81+40];
	sub.f32 	%f1654, %f1610, %f1653;
	max.f32 	%f1655, %f90, %f1654;
	ld.global.f32 	%f1656, [%rd81+44];
	add.f32 	%f1657, %f1656, 0f3F800000;
	min.f32 	%f1658, %f1655, %f1657;
	max.f32 	%f1659, %f1611, %f1654;
	min.f32 	%f1660, %f1659, %f1657;
	mul.f32 	%f1661, %f1658, %f1660;
	mul.f32 	%f1662, %f90, %f1611;
	div.rn.f32 	%f1663, %f1662, %f1661;
	mul.f32 	%f4939, %f4939, %f1663;
	sub.f32 	%f1664, %f1610, %f4939;
	ld.global.f32 	%f1665, [%rd81+48];
	mul.f32 	%f1666, %f1665, %f1664;
	mov.f32 	%f1667, 0f3F000000;
	mov.f32 	%f1668, 0f3BBB989D;
	fma.rn.f32 	%f1669, %f1666, %f1668, %f1667;
	mov.f32 	%f1670, 0f3FB8AA3B;
	mov.f32 	%f1671, 0f437C0000;
	cvt.sat.f32.f32 	%f1672, %f1669;
	mov.f32 	%f1673, 0f4B400001;
	fma.rm.f32 	%f1674, %f1672, %f1671, %f1673;
	add.f32 	%f1675, %f1674, 0fCB40007F;
	neg.f32 	%f1676, %f1675;
	fma.rn.f32 	%f1677, %f1666, %f1670, %f1676;
	mov.f32 	%f1678, 0f32A57060;
	fma.rn.f32 	%f1679, %f1666, %f1678, %f1677;
	mov.b32 	%r584, %f1674;
	shl.b32 	%r585, %r584, 23;
	mov.b32 	%f1680, %r585;
	ex2.approx.ftz.f32 	%f1681, %f1679;
	mul.f32 	%f1682, %f1681, %f1680;
	st.f32 	[%rd112], %f1682;
	mov.b32 	%f1683, %r574;
	mul.f32 	%f1684, %f1658, %f1683;
	mov.b32 	%f1685, %r575;
	mul.f32 	%f1686, %f1658, %f1685;
	mov.b32 	%f1687, %r572;
	mul.f32 	%f1688, %f1660, %f1687;
	mov.b32 	%f1689, %r573;
	mul.f32 	%f1690, %f1660, %f1689;
	mov.b32 	%f1691, %r582;
	mov.b32 	%f1692, %r583;
	mul.f32 	%f1693, %f1692, %f1688;
	mul.f32 	%f1694, %f1692, %f1690;
	fma.rn.f32 	%f4938, %f1691, %f1686, %f1694;
	mov.b32 	%f1695, %r580;
	mov.b32 	%f1696, %r581;
	mul.f32 	%f1697, %f1696, %f1688;
	fma.rn.f32 	%f4937, %f1695, %f1684, %f1697;
	mul.f32 	%f1698, %f1696, %f1690;
	fma.rn.f32 	%f1699, %f1695, %f1686, %f1698;
	fma.rn.f32 	%f1700, %f1691, %f1684, %f1693;
	st.local.v4.f32 	[%rd77], {%f1700, %f4938, %f4937, %f1699};
	bra.uni 	$L__BB0_296;

$L__BB0_305:
	setp.eq.f32 	%p426, %f381, 0f00000000;
	setp.eq.f32 	%p427, %f389, 0f7F800000;
	or.pred  	%p428, %p426, %p427;
	@%p428 bra 	$L__BB0_308;
	bra.uni 	$L__BB0_306;

$L__BB0_308:
	setp.eq.f32 	%p431, %f388, 0f3F800000;
	add.f32 	%f3074, %f381, %f381;
	mov.b32 	%r1143, %f3074;
	xor.b32  	%r1144, %r1143, 2139095040;
	and.b32  	%r1145, %r1144, 2147483647;
	selp.b32 	%r1146, %r1144, %r1145, %p431;
	mov.b32 	%f4944, %r1146;
	bra.uni 	$L__BB0_310;

$L__BB0_242:
	setp.lt.s32 	%p349, %r138, 0;
	min.f32 	%f2632, %f296, %f295;
	max.f32 	%f2633, %f296, %f295;
	div.rn.f32 	%f2634, %f2632, %f2633;
	mul.rn.f32 	%f2635, %f2634, %f2634;
	mov.f32 	%f2636, 0fC0B59883;
	mov.f32 	%f2637, 0fBF52C7EA;
	fma.rn.f32 	%f2638, %f2635, %f2637, %f2636;
	mov.f32 	%f2639, 0fC0D21907;
	fma.rn.f32 	%f2640, %f2638, %f2635, %f2639;
	mul.f32 	%f2641, %f2635, %f2640;
	mul.f32 	%f2642, %f2634, %f2641;
	add.f32 	%f2643, %f2635, 0f41355DC0;
	mov.f32 	%f2644, 0f41E6BD60;
	fma.rn.f32 	%f2645, %f2643, %f2635, %f2644;
	mov.f32 	%f2646, 0f419D92C8;
	fma.rn.f32 	%f2647, %f2645, %f2635, %f2646;
	rcp.rn.f32 	%f2648, %f2647;
	fma.rn.f32 	%f2649, %f2642, %f2648, %f2634;
	mov.f32 	%f2650, 0f3FC90FDB;
	sub.f32 	%f2651, %f2650, %f2649;
	setp.gt.f32 	%p350, %f296, %f295;
	selp.f32 	%f2652, %f2651, %f2649, %p350;
	mov.f32 	%f2653, 0f40490FDB;
	sub.f32 	%f2654, %f2653, %f2652;
	selp.f32 	%f2655, %f2654, %f2652, %p349;
	mov.b32 	%r944, %f2655;
	or.b32  	%r945, %r139, %r944;
	mov.b32 	%f2656, %r945;
	add.f32 	%f2657, %f295, %f296;
	setp.le.f32 	%p351, %f2657, 0f7F800000;
	selp.f32 	%f4925, %f2656, %f2657, %p351;

$L__BB0_245:
	abs.f32 	%f301, %f290;
	setp.eq.f32 	%p353, %f301, 0f00000000;
	abs.f32 	%f302, %f291;
	setp.eq.f32 	%p354, %f302, 0f00000000;
	and.pred  	%p355, %p353, %p354;
	mov.b32 	%r140, %f290;
	mov.b32 	%r951, %f291;
	and.b32  	%r141, %r951, -2147483648;
	@%p355 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_246;

$L__BB0_249:
	shr.s32 	%r956, %r140, 31;
	and.b32  	%r957, %r956, 1078530011;
	or.b32  	%r958, %r957, %r141;
	mov.b32 	%f4926, %r958;
	bra.uni 	$L__BB0_250;

$L__BB0_246:
	setp.eq.f32 	%p356, %f301, 0f7F800000;
	setp.eq.f32 	%p357, %f302, 0f7F800000;
	and.pred  	%p358, %p356, %p357;
	@%p358 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_247;

$L__BB0_248:
	setp.lt.s32 	%p362, %r140, 0;
	selp.b32 	%r954, 1075235812, 1061752795, %p362;
	or.b32  	%r955, %r954, %r141;
	mov.b32 	%f4926, %r955;
	bra.uni 	$L__BB0_250;

$L__BB0_247:
	setp.lt.s32 	%p359, %r140, 0;
	min.f32 	%f2658, %f302, %f301;
	max.f32 	%f2659, %f302, %f301;
	div.rn.f32 	%f2660, %f2658, %f2659;
	mul.rn.f32 	%f2661, %f2660, %f2660;
	mov.f32 	%f2662, 0fC0B59883;
	mov.f32 	%f2663, 0fBF52C7EA;
	fma.rn.f32 	%f2664, %f2661, %f2663, %f2662;
	mov.f32 	%f2665, 0fC0D21907;
	fma.rn.f32 	%f2666, %f2664, %f2661, %f2665;
	mul.f32 	%f2667, %f2661, %f2666;
	mul.f32 	%f2668, %f2660, %f2667;
	add.f32 	%f2669, %f2661, 0f41355DC0;
	mov.f32 	%f2670, 0f41E6BD60;
	fma.rn.f32 	%f2671, %f2669, %f2661, %f2670;
	mov.f32 	%f2672, 0f419D92C8;
	fma.rn.f32 	%f2673, %f2671, %f2661, %f2672;
	rcp.rn.f32 	%f2674, %f2673;
	fma.rn.f32 	%f2675, %f2668, %f2674, %f2660;
	mov.f32 	%f2676, 0f3FC90FDB;
	sub.f32 	%f2677, %f2676, %f2675;
	setp.gt.f32 	%p360, %f302, %f301;
	selp.f32 	%f2678, %f2677, %f2675, %p360;
	mov.f32 	%f2679, 0f40490FDB;
	sub.f32 	%f2680, %f2679, %f2678;
	selp.f32 	%f2681, %f2680, %f2678, %p359;
	mov.b32 	%r952, %f2681;
	or.b32  	%r953, %r141, %r952;
	mov.b32 	%f2682, %r953;
	add.f32 	%f2683, %f301, %f302;
	setp.le.f32 	%p361, %f2683, 0f7F800000;
	selp.f32 	%f4926, %f2682, %f2683, %p361;

$L__BB0_250:
	sub.f32 	%f2684, %f4926, %f4925;
	mul.f32 	%f307, %f2684, 0f3F000000;
	add.f32 	%f2685, %f4925, %f4926;
	mul.f32 	%f308, %f2685, 0f3F000000;
	mul.f32 	%f2686, %f307, 0f3F22F983;
	cvt.rni.s32.f32 	%r1718, %f2686;
	cvt.rn.f32.s32 	%f2687, %r1718;
	mov.f32 	%f2688, 0fBFC90FDA;
	fma.rn.f32 	%f2689, %f2687, %f2688, %f307;
	mov.f32 	%f2690, 0fB3A22168;
	fma.rn.f32 	%f2691, %f2687, %f2690, %f2689;
	mov.f32 	%f2692, 0fA7C234C5;
	fma.rn.f32 	%f4927, %f2687, %f2692, %f2691;
	abs.f32 	%f310, %f307;
	setp.ltu.f32 	%p363, %f310, 0f47CE4780;
	@%p363 bra 	$L__BB0_258;

	setp.eq.f32 	%p364, %f310, 0f7F800000;
	@%p364 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_252;

$L__BB0_257:
	mov.f32 	%f2695, 0f00000000;
	mul.rn.f32 	%f4927, %f307, %f2695;
	mov.u32 	%r1718, 0;
	bra.uni 	$L__BB0_258;

$L__BB0_192:
	setp.geu.f32 	%p280, %f219, 0f00000000;
	mov.f32 	%f4913, %f223;
	@%p280 bra 	$L__BB0_196;

	setp.eq.f32 	%p281, %f218, 0f3F800000;
	neg.f32 	%f2199, %f223;
	selp.f32 	%f4913, %f2199, %f223, %p281;

$L__BB0_196:
	mul.f32 	%f228, %f209, 0f3F000000;
	sub.f32 	%f2202, %f207, %f228;
	sub.f32 	%f2203, %f208, %f228;
	mul.f32 	%f2204, %f217, %f4913;
	mul.f32 	%f229, %f2202, %f2204;
	mul.f32 	%f230, %f2203, %f2204;
	div.rn.f32 	%f2206, %f2135, %f219;
	add.f32 	%f2207, %f219, %f2206;
	mul.f32 	%f2208, %f210, 0f3F000000;
	mul.f32 	%f2209, %f2207, %f2208;
	mul.f32 	%f231, %f219, %f2209;
	neg.f32 	%f232, %f231;
	setp.lt.f32 	%p283, %f216, %f232;
	@%p283 bra 	$L__BB0_226;
	bra.uni 	$L__BB0_197;

$L__BB0_226:
	mul.f32 	%f2480, %f216, 0fC0000000;
	div.rn.f32 	%f2481, %f2480, %f210;
	add.f32 	%f2482, %f2481, 0f3F800000;
	mov.f32 	%f4921, 0f3F800000;
	sqrt.rn.f32 	%f275, %f2482;
	abs.f32 	%f276, %f275;
	setp.eq.f32 	%p324, %f275, 0f3F800000;
	@%p324 bra 	$L__BB0_233;

	setp.gtu.f32 	%p325, %f276, 0f7F800000;
	@%p325 bra 	$L__BB0_232;
	bra.uni 	$L__BB0_228;

$L__BB0_232:
	mov.f32 	%f2559, 0f3F000000;
	add.rn.f32 	%f4921, %f275, %f2559;
	bra.uni 	$L__BB0_233;

$L__BB0_197:
	mul.f32 	%f233, %f176, %f216;
	setp.gt.f32 	%p284, %f231, %f233;
	add.f32 	%f234, %f176, %f176;
	@%p284 bra 	$L__BB0_214;
	bra.uni 	$L__BB0_198;

$L__BB0_214:
	mul.f32 	%f2349, %f234, %f216;
	div.rn.f32 	%f2350, %f2349, %f210;
	add.f32 	%f2351, %f2350, 0f3F800000;
	mov.f32 	%f4918, 0f3F800000;
	sqrt.rn.f32 	%f263, %f2351;
	abs.f32 	%f264, %f263;
	setp.eq.f32 	%p309, %f263, 0f3F800000;
	@%p309 bra 	$L__BB0_221;

	setp.gtu.f32 	%p310, %f264, 0f7F800000;
	@%p310 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_216;

$L__BB0_220:
	mov.f32 	%f2428, 0f3F000000;
	add.rn.f32 	%f4918, %f263, %f2428;
	bra.uni 	$L__BB0_221;

$L__BB0_198:
	add.f32 	%f235, %f234, 0f3F800000;
	add.f32 	%f236, %f235, %f235;
	sub.f32 	%f2210, %f233, %f231;
	mul.f32 	%f237, %f177, %f177;
	mul.f32 	%f2211, %f237, %f2210;
	sub.f32 	%f2212, %f232, %f216;
	mul.f32 	%f238, %f2212, %f2211;
	mul.f32 	%f2213, %f230, %f230;
	fma.rn.f32 	%f2214, %f229, %f229, %f2213;
	add.f32 	%f239, %f2214, 0f00000000;
	fma.rn.f32 	%f2215, %f236, %f239, %f238;
	setp.lt.f32 	%p285, %f2215, 0f38D1B717;
	@%p285 bra 	$L__BB0_238;

	ld.global.u8 	%rs24, [%rd81+48];
	setp.eq.s16 	%p286, %rs24, 0;
	setp.leu.f32 	%p287, %f216, 0f38D1B717;
	mov.f32 	%f2216, 0f38D1B717;
	or.pred  	%p288, %p287, %p286;
	add.f32 	%f2217, %f216, 0fB8D1B717;
	setp.leu.f32 	%p289, %f2217, %f232;
	or.pred  	%p290, %p289, %p288;
	sub.f32 	%f2218, %f2216, %f233;
	setp.geu.f32 	%p291, %f2218, %f232;
	sqrt.rn.f32 	%f240, %f239;
	or.pred  	%p292, %p291, %p290;
	@%p292 bra 	$L__BB0_206;

	mov.f32 	%f2219, 0f3F800000;
	sub.f32 	%f2220, %f2219, %f176;
	mul.f32 	%f2221, %f2220, %f216;
	mul.f32 	%f241, %f2221, 0f3F000000;
	add.f32 	%f2222, %f231, %f241;
	fma.rn.f32 	%f2223, %f240, 0fBFB504F3, 0f00000000;
	mul.f32 	%f2224, %f2223, %f2223;
	fma.rn.f32 	%f2225, %f2222, %f2222, %f2224;
	add.f32 	%f2226, %f2225, 0f00000000;
	sqrt.rn.f32 	%f2227, %f2226;
	div.rn.f32 	%f242, %f2222, %f2227;
	div.rn.f32 	%f2228, %f2223, %f2227;
	add.f32 	%f2229, %f233, %f241;
	mul.f32 	%f2230, %f237, %f2229;
	sub.f32 	%f2231, %f241, %f216;
	mul.f32 	%f2232, %f2231, %f2230;
	mul.f32 	%f2233, %f237, %f242;
	add.f32 	%f2234, %f241, %f241;
	sub.f32 	%f2235, %f2234, %f216;
	add.f32 	%f2236, %f233, %f2235;
	mul.f32 	%f243, %f2236, %f2233;
	mul.f32 	%f2237, %f235, %f2228;
	mul.f32 	%f2238, %f2228, %f2237;
	fma.rn.f32 	%f2239, %f242, %f2233, %f2238;
	mul.f32 	%f2240, %f2239, 0fC0800000;
	mul.f32 	%f2241, %f2232, %f2240;
	fma.rn.f32 	%f2242, %f243, %f243, %f2241;
	sqrt.rn.f32 	%f244, %f2242;
	sub.f32 	%f2243, %f244, %f243;
	add.f32 	%f245, %f2239, %f2239;
	div.rn.f32 	%f2244, %f2243, %f245;
	fma.rn.f32 	%f4914, %f242, %f2244, %f241;
	sub.f32 	%f2245, %f232, %f241;
	sub.f32 	%f2246, %f4914, %f241;
	mul.f32 	%f2247, %f2245, %f2246;
	setp.gt.f32 	%p293, %f2247, 0f00000000;
	@%p293 bra 	$L__BB0_202;

	neg.f32 	%f2248, %f243;
	sub.f32 	%f2249, %f2248, %f244;
	div.rn.f32 	%f2250, %f2249, %f245;
	fma.rn.f32 	%f4914, %f242, %f2250, %f241;

$L__BB0_202:
	mul.f32 	%f2251, %f4914, 0fC0000000;
	div.rn.f32 	%f2252, %f2251, %f210;
	add.f32 	%f2253, %f2252, 0f3F800000;
	abs.f32 	%f2254, %f2253;
	sqrt.rn.f32 	%f249, %f2254;
	setp.leu.f32 	%p294, %f249, 0f38D1B717;
	@%p294 bra 	$L__BB0_206;

	div.rn.f32 	%f2255, %f219, %f249;
	setp.lt.f32 	%p295, %f2255, 0f00800000;
	mul.f32 	%f2256, %f2255, 0f4B000000;
	selp.f32 	%f250, %f2256, %f2255, %p295;
	selp.f32 	%f2257, 0fC1B80000, 0f00000000, %p295;
	mov.b32 	%r859, %f250;
	add.s32 	%r860, %r859, -1059760811;
	and.b32  	%r861, %r860, -8388608;
	sub.s32 	%r862, %r859, %r861;
	mov.b32 	%f2258, %r862;
	cvt.rn.f32.s32 	%f2259, %r861;
	mov.f32 	%f2260, 0f34000000;
	fma.rn.f32 	%f2261, %f2259, %f2260, %f2257;
	add.f32 	%f2262, %f2258, 0fBF800000;
	mov.f32 	%f2263, 0f3E1039F6;
	mov.f32 	%f2264, 0fBE055027;
	fma.rn.f32 	%f2265, %f2264, %f2262, %f2263;
	mov.f32 	%f2266, 0fBDF8CDCC;
	fma.rn.f32 	%f2267, %f2265, %f2262, %f2266;
	mov.f32 	%f2268, 0f3E0F2955;
	fma.rn.f32 	%f2269, %f2267, %f2262, %f2268;
	mov.f32 	%f2270, 0fBE2AD8B9;
	fma.rn.f32 	%f2271, %f2269, %f2262, %f2270;
	mov.f32 	%f2272, 0f3E4CED0B;
	fma.rn.f32 	%f2273, %f2271, %f2262, %f2272;
	mov.f32 	%f2274, 0fBE7FFF22;
	fma.rn.f32 	%f2275, %f2273, %f2262, %f2274;
	mov.f32 	%f2276, 0f3EAAAA78;
	fma.rn.f32 	%f2277, %f2275, %f2262, %f2276;
	mov.f32 	%f2278, 0fBF000000;
	fma.rn.f32 	%f2279, %f2277, %f2262, %f2278;
	mul.f32 	%f2280, %f2262, %f2279;
	fma.rn.f32 	%f2281, %f2280, %f2262, %f2262;
	mov.f32 	%f2282, 0f3F317218;
	fma.rn.f32 	%f4915, %f2261, %f2282, %f2281;
	setp.lt.u32 	%p296, %r859, 2139095040;
	@%p296 bra 	$L__BB0_205;

	mov.f32 	%f2283, 0f7F800000;
	fma.rn.f32 	%f4915, %f250, %f2283, %f2283;

$L__BB0_205:
	setp.eq.f32 	%p297, %f250, 0f00000000;
	selp.f32 	%f2284, 0fFF800000, %f4915, %p297;
	add.f32 	%f4924, %f4924, %f2284;

$L__BB0_206:
	setp.eq.f32 	%p748, %f219, 0f3F800000;
	neg.f32 	%f2286, %f238;
	div.rn.f32 	%f256, %f2286, %f236;
	mov.f32 	%f2287, 0f3F000000;
	cvt.rzi.f32.f32 	%f2288, %f2287;
	add.f32 	%f2289, %f2288, %f2288;
	mov.f32 	%f4917, 0f3F800000;
	sub.f32 	%f2290, %f4917, %f2289;
	abs.f32 	%f257, %f2290;
	mul.rn.f32 	%f2291, %f221, %f4917;
	neg.f32 	%f2292, %f2291;
	fma.rn.f32 	%f2293, %f221, %f4917, %f2292;
	fma.rn.f32 	%f2294, %f222, %f4917, %f2293;
	cvt.rni.f32.f32 	%f2295, %f2291;
	sub.f32 	%f2296, %f2291, %f2295;
	add.f32 	%f2297, %f2294, %f2296;
	mov.f32 	%f2298, 0f3AAF85ED;
	mov.f32 	%f2299, 0f391FCB8E;
	fma.rn.f32 	%f2300, %f2299, %f2297, %f2298;
	mov.f32 	%f2301, 0f3C1D9856;
	fma.rn.f32 	%f2302, %f2300, %f2297, %f2301;
	mov.f32 	%f2303, 0f3D6357BB;
	fma.rn.f32 	%f2304, %f2302, %f2297, %f2303;
	mov.f32 	%f2305, 0f3E75FDEC;
	fma.rn.f32 	%f2306, %f2304, %f2297, %f2305;
	mov.f32 	%f2307, 0f3F317218;
	fma.rn.f32 	%f2308, %f2306, %f2297, %f2307;
	fma.rn.f32 	%f2309, %f2308, %f2297, %f4917;
	cvt.rzi.s32.f32 	%r863, %f2295;
	setp.gt.f32 	%p298, %f2295, 0f00000000;
	selp.b32 	%r864, 0, -2097152000, %p298;
	add.s32 	%r865, %r864, 2130706432;
	mov.b32 	%f2310, %r865;
	mul.f32 	%f2311, %f2309, %f2310;
	shl.b32 	%r866, %r863, 23;
	sub.s32 	%r867, %r866, %r864;
	mov.b32 	%f2312, %r867;
	mul.f32 	%f2313, %f2311, %f2312;
	abs.f32 	%f2314, %f2291;
	setp.gt.f32 	%p299, %f2314, 0f43180000;
	setp.lt.f32 	%p300, %f2291, 0f00000000;
	selp.f32 	%f2315, 0f00000000, 0f7F800000, %p300;
	selp.f32 	%f258, %f2315, %f2313, %p299;
	@%p748 bra 	$L__BB0_213;

	abs.f32 	%f4836, %f219;
	setp.gtu.f32 	%p302, %f4836, 0f7F800000;
	@%p302 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_208;

$L__BB0_212:
	mov.f32 	%f2318, 0f3F800000;
	add.rn.f32 	%f4917, %f219, %f2318;
	bra.uni 	$L__BB0_213;

$L__BB0_228:
	setp.eq.f32 	%p326, %f275, 0f00000000;
	setp.eq.f32 	%p327, %f276, 0f7F800000;
	or.pred  	%p328, %p326, %p327;
	@%p328 bra 	$L__BB0_231;
	bra.uni 	$L__BB0_229;

$L__BB0_231:
	mov.f32 	%f2552, 0f3E800000;
	cvt.rzi.f32.f32 	%f2553, %f2552;
	add.f32 	%f2554, %f2553, %f2553;
	mov.f32 	%f2555, 0f3F000000;
	sub.f32 	%f2556, %f2555, %f2554;
	abs.f32 	%f2557, %f2556;
	setp.eq.f32 	%p334, %f2557, 0f3F800000;
	add.f32 	%f2558, %f275, %f275;
	mov.b32 	%r920, %f2558;
	and.b32  	%r921, %r920, 2147483647;
	selp.b32 	%r922, %r920, %r921, %p334;
	mov.b32 	%f4921, %r922;
	bra.uni 	$L__BB0_233;

$L__BB0_252:
	mov.b32 	%r143, %f307;
	shr.u32 	%r961, %r143, 23;
	and.b32  	%r962, %r961, 255;
	add.s32 	%r144, %r962, -128;
	shl.b32 	%r963, %r143, 8;
	or.b32  	%r145, %r963, -2147483648;
	shr.u32 	%r146, %r144, 5;
	mov.u32 	%r1714, 0;
	mov.u64 	%rd1170, __cudart_i2opi_f;
	mov.u64 	%rd1171, %rd5;
	mov.u32 	%r1715, %r1714;

$L__BB0_253:
	.pragma "nounroll";
	mov.u32 	%r148, %r1715;
	ld.global.nc.u32 	%r966, [%rd1170];
	// begin inline asm
	{
	mad.lo.cc.u32   %r964, %r966, %r145, %r148;
	madc.hi.u32     %r1715, %r966, %r145,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1171], %r964;
	add.s64 	%rd1171, %rd1171, 4;
	add.s64 	%rd1170, %rd1170, 4;
	add.s32 	%r1714, %r1714, 1;
	setp.ne.s32 	%p365, %r1714, 6;
	@%p365 bra 	$L__BB0_253;

	mov.u32 	%r971, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r969, %r971, %r145, %r148;
	madc.hi.u32     %r970, %r971, %r145,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r970;
	mov.u32 	%r974, 4;
	sub.s32 	%r151, %r974, %r146;
	mov.u32 	%r975, 6;
	sub.s32 	%r976, %r975, %r146;
	mul.wide.s32 	%rd682, %r976, 4;
	add.s64 	%rd683, %rd5, %rd682;
	ld.local.u32 	%r1716, [%rd683];
	ld.local.u32 	%r1717, [%rd683+-4];
	and.b32  	%r154, %r144, 31;
	setp.eq.s32 	%p366, %r154, 0;
	@%p366 bra 	$L__BB0_256;

	mov.u32 	%r977, 32;
	sub.s32 	%r978, %r977, %r154;
	shr.u32 	%r979, %r1717, %r978;
	shl.b32 	%r980, %r1716, %r154;
	add.s32 	%r1716, %r979, %r980;
	mul.wide.s32 	%rd684, %r151, 4;
	add.s64 	%rd685, %rd5, %rd684;
	ld.local.u32 	%r981, [%rd685];
	shr.u32 	%r982, %r981, %r978;
	shl.b32 	%r983, %r1717, %r154;
	add.s32 	%r1717, %r982, %r983;

$L__BB0_256:
	and.b32  	%r984, %r143, -2147483648;
	shr.u32 	%r985, %r1717, 30;
	shl.b32 	%r986, %r1716, 2;
	or.b32  	%r987, %r985, %r986;
	shr.u32 	%r988, %r987, 31;
	shr.u32 	%r989, %r1716, 30;
	add.s32 	%r990, %r988, %r989;
	neg.s32 	%r991, %r990;
	setp.eq.s32 	%p367, %r984, 0;
	selp.b32 	%r1718, %r990, %r991, %p367;
	setp.ne.s32 	%p368, %r988, 0;
	xor.b32  	%r992, %r984, -2147483648;
	selp.b32 	%r993, %r992, %r984, %p368;
	selp.b32 	%r994, -1, 0, %p368;
	xor.b32  	%r995, %r987, %r994;
	shl.b32 	%r996, %r1717, 2;
	xor.b32  	%r997, %r996, %r994;
	cvt.u64.u32 	%rd686, %r995;
	cvt.u64.u32 	%rd687, %r997;
	bfi.b64 	%rd688, %rd686, %rd687, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd688;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2693, %fd14;
	setp.eq.s32 	%p369, %r993, 0;
	neg.f32 	%f2694, %f2693;
	selp.f32 	%f4927, %f2693, %f2694, %p369;

$L__BB0_258:
	mul.f32 	%f2696, %f308, 0f3F22F983;
	cvt.rni.s32.f32 	%r1723, %f2696;
	cvt.rn.f32.s32 	%f2697, %r1723;
	fma.rn.f32 	%f2699, %f2697, %f2688, %f308;
	fma.rn.f32 	%f2701, %f2697, %f2690, %f2699;
	fma.rn.f32 	%f4928, %f2697, %f2692, %f2701;
	abs.f32 	%f315, %f308;
	setp.ltu.f32 	%p370, %f315, 0f47CE4780;
	@%p370 bra 	$L__BB0_266;

	setp.eq.f32 	%p371, %f315, 0f7F800000;
	@%p371 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_260;

$L__BB0_265:
	mov.f32 	%f2705, 0f00000000;
	mul.rn.f32 	%f4928, %f308, %f2705;
	mov.u32 	%r1723, 0;
	bra.uni 	$L__BB0_266;

$L__BB0_260:
	mov.b32 	%r162, %f308;
	shr.u32 	%r1001, %r162, 23;
	and.b32  	%r1002, %r1001, 255;
	add.s32 	%r163, %r1002, -128;
	shl.b32 	%r1003, %r162, 8;
	or.b32  	%r164, %r1003, -2147483648;
	shr.u32 	%r165, %r163, 5;
	mov.u32 	%r1719, 0;
	mov.u64 	%rd1172, __cudart_i2opi_f;
	mov.u64 	%rd1173, %rd5;
	mov.u32 	%r1720, %r1719;

$L__BB0_261:
	.pragma "nounroll";
	mov.u32 	%r167, %r1720;
	ld.global.nc.u32 	%r1006, [%rd1172];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1004, %r1006, %r164, %r167;
	madc.hi.u32     %r1720, %r1006, %r164,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1173], %r1004;
	add.s64 	%rd1173, %rd1173, 4;
	add.s64 	%rd1172, %rd1172, 4;
	add.s32 	%r1719, %r1719, 1;
	setp.ne.s32 	%p372, %r1719, 6;
	@%p372 bra 	$L__BB0_261;

	mov.u32 	%r1011, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1009, %r1011, %r164, %r167;
	madc.hi.u32     %r1010, %r1011, %r164,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r1010;
	mov.u32 	%r1014, 4;
	sub.s32 	%r170, %r1014, %r165;
	mov.u32 	%r1015, 6;
	sub.s32 	%r1016, %r1015, %r165;
	mul.wide.s32 	%rd690, %r1016, 4;
	add.s64 	%rd691, %rd5, %rd690;
	ld.local.u32 	%r1721, [%rd691];
	ld.local.u32 	%r1722, [%rd691+-4];
	and.b32  	%r173, %r163, 31;
	setp.eq.s32 	%p373, %r173, 0;
	@%p373 bra 	$L__BB0_264;

	mov.u32 	%r1017, 32;
	sub.s32 	%r1018, %r1017, %r173;
	shr.u32 	%r1019, %r1722, %r1018;
	shl.b32 	%r1020, %r1721, %r173;
	add.s32 	%r1721, %r1019, %r1020;
	mul.wide.s32 	%rd692, %r170, 4;
	add.s64 	%rd693, %rd5, %rd692;
	ld.local.u32 	%r1021, [%rd693];
	shr.u32 	%r1022, %r1021, %r1018;
	shl.b32 	%r1023, %r1722, %r173;
	add.s32 	%r1722, %r1022, %r1023;

$L__BB0_264:
	and.b32  	%r1024, %r162, -2147483648;
	shr.u32 	%r1025, %r1722, 30;
	shl.b32 	%r1026, %r1721, 2;
	or.b32  	%r1027, %r1025, %r1026;
	shr.u32 	%r1028, %r1027, 31;
	shr.u32 	%r1029, %r1721, 30;
	add.s32 	%r1030, %r1028, %r1029;
	neg.s32 	%r1031, %r1030;
	setp.eq.s32 	%p374, %r1024, 0;
	selp.b32 	%r1723, %r1030, %r1031, %p374;
	setp.ne.s32 	%p375, %r1028, 0;
	xor.b32  	%r1032, %r1024, -2147483648;
	selp.b32 	%r1033, %r1032, %r1024, %p375;
	selp.b32 	%r1034, -1, 0, %p375;
	xor.b32  	%r1035, %r1027, %r1034;
	shl.b32 	%r1036, %r1722, 2;
	xor.b32  	%r1037, %r1036, %r1034;
	cvt.u64.u32 	%rd694, %r1035;
	cvt.u64.u32 	%rd695, %r1037;
	bfi.b64 	%rd696, %rd694, %rd695, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd696;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2703, %fd16;
	setp.eq.s32 	%p376, %r1033, 0;
	neg.f32 	%f2704, %f2703;
	selp.f32 	%f4928, %f2703, %f2704, %p376;

$L__BB0_266:
	mul.f32 	%f2706, %f4927, %f4927;
	mov.f32 	%f2707, 0fBAB607ED;
	mov.f32 	%f2708, 0f37CBAC00;
	fma.rn.f32 	%f2709, %f2708, %f2706, %f2707;
	mov.f32 	%f2710, 0f3D2AAABB;
	fma.rn.f32 	%f2711, %f2709, %f2706, %f2710;
	mov.f32 	%f2712, 0fBEFFFFFF;
	fma.rn.f32 	%f2713, %f2711, %f2706, %f2712;
	mov.f32 	%f2714, 0f3F800000;
	fma.rn.f32 	%f2715, %f2713, %f2706, %f2714;
	mov.f32 	%f2716, 0f3C0885E4;
	mov.f32 	%f4930, 0fB94D4153;
	fma.rn.f32 	%f2718, %f4930, %f2706, %f2716;
	mov.f32 	%f2719, 0fBE2AAAA8;
	fma.rn.f32 	%f2720, %f2718, %f2706, %f2719;
	mov.f32 	%f2721, 0f00000000;
	fma.rn.f32 	%f2722, %f2706, %f4927, %f2721;
	fma.rn.f32 	%f2723, %f2720, %f2722, %f4927;
	and.b32  	%r1039, %r1718, 1;
	setp.eq.b32 	%p377, %r1039, 1;
	selp.f32 	%f2724, %f2715, %f2723, %p377;
	selp.f32 	%f2725, %f2723, %f2715, %p377;
	neg.f32 	%f2726, %f2724;
	and.b32  	%r1040, %r1718, 2;
	setp.eq.s32 	%p378, %r1040, 0;
	selp.f32 	%f2727, %f2724, %f2726, %p378;
	neg.f32 	%f2728, %f2725;
	add.s32 	%r1041, %r1718, 1;
	and.b32  	%r1042, %r1041, 2;
	setp.eq.s32 	%p379, %r1042, 0;
	selp.f32 	%f2729, %f2725, %f2728, %p379;
	mul.f32 	%f2730, %f4928, %f4928;
	fma.rn.f32 	%f2731, %f2708, %f2730, %f2707;
	fma.rn.f32 	%f2732, %f2731, %f2730, %f2710;
	fma.rn.f32 	%f2733, %f2732, %f2730, %f2712;
	fma.rn.f32 	%f2734, %f2733, %f2730, %f2714;
	fma.rn.f32 	%f2735, %f2730, %f4928, %f2721;
	fma.rn.f32 	%f2736, %f4930, %f2730, %f2716;
	fma.rn.f32 	%f2737, %f2736, %f2730, %f2719;
	fma.rn.f32 	%f2738, %f2737, %f2735, %f4928;
	and.b32  	%r1043, %r1723, 1;
	setp.eq.b32 	%p380, %r1043, 1;
	selp.f32 	%f2739, %f2734, %f2738, %p380;
	selp.f32 	%f2740, %f2738, %f2734, %p380;
	and.b32  	%r1044, %r1723, 2;
	setp.eq.s32 	%p381, %r1044, 0;
	neg.f32 	%f2741, %f2739;
	selp.f32 	%f2742, %f2739, %f2741, %p381;
	add.s32 	%r1045, %r1723, 1;
	and.b32  	%r1046, %r1045, 2;
	setp.eq.s32 	%p382, %r1046, 0;
	neg.f32 	%f2743, %f2740;
	selp.f32 	%f2744, %f2740, %f2743, %p382;
	mov.b32 	%r1047, %f2744;
	neg.f32 	%f2745, %f2742;
	mov.b32 	%r1048, %f2742;
	cvt.u64.u32 	%rd697, %r1048;
	cvt.u64.u32 	%rd698, %r1047;
	bfi.b64 	%rd176, %rd697, %rd698, 32, 32;
	mov.b32 	%r1049, %f2745;
	cvt.u64.u32 	%rd699, %r1049;
	bfi.b64 	%rd177, %rd698, %rd699, 32, 32;
	mul.f32 	%f2746, %f293, %f2727;
	mov.b32 	%r1050, %f2746;
	cvt.u64.u32 	%rd700, %r1050;
	mov.b32 	%r1051, %f2729;
	cvt.u64.u32 	%rd701, %r1051;
	bfi.b64 	%rd178, %rd700, %rd701, 32, 32;
	neg.f32 	%f2747, %f2727;
	mov.b32 	%r1052, %f2747;
	mul.f32 	%f2748, %f293, %f2729;
	mov.b32 	%r1053, %f2748;
	cvt.u64.u32 	%rd702, %r1053;
	cvt.u64.u32 	%rd703, %r1052;
	bfi.b64 	%rd179, %rd702, %rd703, 32, 32;
	ld.global.f32 	%f2749, [%rd81+44];
	ld.f32 	%f2750, [%rd167];
	mul.f32 	%f2751, %f2750, %f2749;
	ld.global.f32 	%f2752, [%rd81+52];
	sub.f32 	%f2753, %f2751, %f2752;
	ld.global.f32 	%f2754, [%rd81+48];
	mul.f32 	%f2755, %f2750, %f2754;
	neg.f32 	%f2756, %f2755;
	mov.f32 	%f2757, 0f3F000000;
	mov.f32 	%f2758, 0f3BBB989D;
	fma.rn.f32 	%f2759, %f2756, %f2758, %f2757;
	mov.f32 	%f2760, 0f3FB8AA3B;
	mov.f32 	%f2761, 0f437C0000;
	cvt.sat.f32.f32 	%f2762, %f2759;
	mov.f32 	%f2763, 0f4B400001;
	fma.rm.f32 	%f2764, %f2762, %f2761, %f2763;
	add.f32 	%f2765, %f2764, 0fCB40007F;
	neg.f32 	%f2766, %f2765;
	fma.rn.f32 	%f2767, %f2756, %f2760, %f2766;
	mov.f32 	%f2768, 0f32A57060;
	fma.rn.f32 	%f2769, %f2756, %f2768, %f2767;
	mov.b32 	%r1054, %f2764;
	shl.b32 	%r1055, %r1054, 23;
	mov.b32 	%f2770, %r1055;
	ex2.approx.ftz.f32 	%f2771, %f2769;
	mul.f32 	%f2772, %f2771, %f2770;
	ld.global.f32 	%f2773, [%rd81+40];
	fma.rn.f32 	%f319, %f2753, %f2772, %f2773;
	mul.f32 	%f2774, %f319, 0f3F22F983;
	cvt.rni.s32.f32 	%r1728, %f2774;
	cvt.rn.f32.s32 	%f2775, %r1728;
	mov.f32 	%f2776, 0fBFC90FDA;
	fma.rn.f32 	%f2777, %f2775, %f2776, %f319;
	mov.f32 	%f2778, 0fB3A22168;
	fma.rn.f32 	%f2779, %f2775, %f2778, %f2777;
	mov.f32 	%f2780, 0fA7C234C5;
	fma.rn.f32 	%f4929, %f2775, %f2780, %f2779;
	abs.f32 	%f321, %f319;
	setp.ltu.f32 	%p383, %f321, 0f47CE4780;
	@%p383 bra 	$L__BB0_274;

	setp.eq.f32 	%p384, %f321, 0f7F800000;
	@%p384 bra 	$L__BB0_273;
	bra.uni 	$L__BB0_268;

$L__BB0_273:
	mov.f32 	%f2783, 0f00000000;
	mul.rn.f32 	%f4929, %f319, %f2783;
	mov.u32 	%r1728, 0;
	bra.uni 	$L__BB0_274;

$L__BB0_268:
	mov.b32 	%r181, %f319;
	shr.u32 	%r1058, %r181, 23;
	and.b32  	%r1059, %r1058, 255;
	add.s32 	%r182, %r1059, -128;
	shl.b32 	%r1060, %r181, 8;
	or.b32  	%r183, %r1060, -2147483648;
	shr.u32 	%r184, %r182, 5;
	mov.u32 	%r1724, 0;
	mov.u64 	%rd1174, __cudart_i2opi_f;
	mov.u64 	%rd1175, %rd5;
	mov.u32 	%r1725, %r1724;

$L__BB0_269:
	.pragma "nounroll";
	mov.u32 	%r186, %r1725;
	ld.global.nc.u32 	%r1063, [%rd1174];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1061, %r1063, %r183, %r186;
	madc.hi.u32     %r1725, %r1063, %r183,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1175], %r1061;
	add.s64 	%rd1175, %rd1175, 4;
	add.s64 	%rd1174, %rd1174, 4;
	add.s32 	%r1724, %r1724, 1;
	setp.ne.s32 	%p385, %r1724, 6;
	@%p385 bra 	$L__BB0_269;

	mov.u32 	%r1068, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1066, %r1068, %r183, %r186;
	madc.hi.u32     %r1067, %r1068, %r183,  0;
	}
	// end inline asm
	st.local.u32 	[%rd111], %r1067;
	mov.u32 	%r1071, 4;
	sub.s32 	%r189, %r1071, %r184;
	mov.u32 	%r1072, 6;
	sub.s32 	%r1073, %r1072, %r184;
	mul.wide.s32 	%rd705, %r1073, 4;
	add.s64 	%rd706, %rd5, %rd705;
	ld.local.u32 	%r1726, [%rd706];
	ld.local.u32 	%r1727, [%rd706+-4];
	and.b32  	%r192, %r182, 31;
	setp.eq.s32 	%p386, %r192, 0;
	@%p386 bra 	$L__BB0_272;

	mov.u32 	%r1074, 32;
	sub.s32 	%r1075, %r1074, %r192;
	shr.u32 	%r1076, %r1727, %r1075;
	shl.b32 	%r1077, %r1726, %r192;
	add.s32 	%r1726, %r1076, %r1077;
	mul.wide.s32 	%rd707, %r189, 4;
	add.s64 	%rd708, %rd5, %rd707;
	ld.local.u32 	%r1078, [%rd708];
	shr.u32 	%r1079, %r1078, %r1075;
	shl.b32 	%r1080, %r1727, %r192;
	add.s32 	%r1727, %r1079, %r1080;

$L__BB0_272:
	and.b32  	%r1081, %r181, -2147483648;
	shr.u32 	%r1082, %r1727, 30;
	shl.b32 	%r1083, %r1726, 2;
	or.b32  	%r1084, %r1082, %r1083;
	shr.u32 	%r1085, %r1084, 31;
	shr.u32 	%r1086, %r1726, 30;
	add.s32 	%r1087, %r1085, %r1086;
	neg.s32 	%r1088, %r1087;
	setp.eq.s32 	%p387, %r1081, 0;
	selp.b32 	%r1728, %r1087, %r1088, %p387;
	setp.ne.s32 	%p388, %r1085, 0;
	xor.b32  	%r1089, %r1081, -2147483648;
	selp.b32 	%r1090, %r1089, %r1081, %p388;
	selp.b32 	%r1091, -1, 0, %p388;
	xor.b32  	%r1092, %r1084, %r1091;
	shl.b32 	%r1093, %r1727, 2;
	xor.b32  	%r1094, %r1093, %r1091;
	cvt.u64.u32 	%rd709, %r1092;
	cvt.u64.u32 	%rd710, %r1094;
	bfi.b64 	%rd711, %rd709, %rd710, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd711;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2781, %fd18;
	setp.eq.s32 	%p389, %r1090, 0;
	neg.f32 	%f2782, %f2781;
	selp.f32 	%f4929, %f2781, %f2782, %p389;

$L__BB0_274:
	and.b32  	%r199, %r1728, 1;
	setp.eq.s32 	%p390, %r199, 0;
	selp.f32 	%f325, %f4929, 0f3F800000, %p390;
	mul.rn.f32 	%f326, %f4929, %f4929;
	@%p390 bra 	$L__BB0_276;

	mov.f32 	%f2785, 0fBAB607ED;
	mov.f32 	%f2786, 0f37CBAC00;
	fma.rn.f32 	%f4930, %f2786, %f326, %f2785;

$L__BB0_276:
	selp.f32 	%f2787, 0f3C0885E4, 0f3D2AAABB, %p390;
	fma.rn.f32 	%f2788, %f4930, %f326, %f2787;
	selp.f32 	%f2789, 0fBE2AAAA8, 0fBEFFFFFF, %p390;
	fma.rn.f32 	%f2790, %f2788, %f326, %f2789;
	mov.f32 	%f2791, 0f00000000;
	fma.rn.f32 	%f2792, %f326, %f325, %f2791;
	fma.rn.f32 	%f4931, %f2790, %f2792, %f325;
	and.b32  	%r1096, %r1728, 2;
	setp.eq.s32 	%p392, %r1096, 0;
	@%p392 bra 	$L__BB0_278;

	mov.f32 	%f2794, 0fBF800000;
	fma.rn.f32 	%f4931, %f4931, %f2794, %f2791;

$L__BB0_278:
	ld.f32 	%f332, [%rd167+8];
	mul.f32 	%f2795, %f292, 0f4B000000;
	setp.lt.f32 	%p393, %f292, 0f00800000;
	selp.f32 	%f333, %f2795, %f292, %p393;
	selp.f32 	%f2796, 0fC1B80000, 0f00000000, %p393;
	mov.b32 	%r1097, %f333;
	add.s32 	%r1098, %r1097, -1059760811;
	and.b32  	%r1099, %r1098, -8388608;
	sub.s32 	%r1100, %r1097, %r1099;
	mov.b32 	%f2797, %r1100;
	cvt.rn.f32.s32 	%f2798, %r1099;
	mov.f32 	%f2799, 0f34000000;
	fma.rn.f32 	%f2800, %f2798, %f2799, %f2796;
	add.f32 	%f2801, %f2797, 0fBF800000;
	mov.f32 	%f2802, 0f3E1039F6;
	mov.f32 	%f2803, 0fBE055027;
	fma.rn.f32 	%f2804, %f2803, %f2801, %f2802;
	mov.f32 	%f2805, 0fBDF8CDCC;
	fma.rn.f32 	%f2806, %f2804, %f2801, %f2805;
	mov.f32 	%f2807, 0f3E0F2955;
	fma.rn.f32 	%f2808, %f2806, %f2801, %f2807;
	mov.f32 	%f2809, 0fBE2AD8B9;
	fma.rn.f32 	%f2810, %f2808, %f2801, %f2809;
	mov.f32 	%f2811, 0f3E4CED0B;
	fma.rn.f32 	%f2812, %f2810, %f2801, %f2811;
	mov.f32 	%f2813, 0fBE7FFF22;
	fma.rn.f32 	%f2814, %f2812, %f2801, %f2813;
	mov.f32 	%f2815, 0f3EAAAA78;
	fma.rn.f32 	%f2816, %f2814, %f2801, %f2815;
	mov.f32 	%f2817, 0fBF000000;
	fma.rn.f32 	%f2818, %f2816, %f2801, %f2817;
	mul.f32 	%f2819, %f2801, %f2818;
	fma.rn.f32 	%f2820, %f2819, %f2801, %f2801;
	mov.f32 	%f2821, 0f3F317218;
	fma.rn.f32 	%f4932, %f2800, %f2821, %f2820;
	setp.lt.u32 	%p394, %r1097, 2139095040;
	@%p394 bra 	$L__BB0_280;

	mov.f32 	%f2822, 0f7F800000;
	fma.rn.f32 	%f4932, %f333, %f2822, %f2822;

$L__BB0_280:
	setp.eq.f32 	%p395, %f333, 0f00000000;
	selp.f32 	%f337, 0fFF800000, %f4932, %p395;
	mul.f32 	%f2823, %f294, 0f4B000000;
	setp.lt.f32 	%p396, %f294, 0f00800000;
	selp.f32 	%f338, %f2823, %f294, %p396;
	selp.f32 	%f2824, 0fC1B80000, 0f00000000, %p396;
	mov.b32 	%r1101, %f338;
	add.s32 	%r1102, %r1101, -1059760811;
	and.b32  	%r1103, %r1102, -8388608;
	sub.s32 	%r1104, %r1101, %r1103;
	mov.b32 	%f2825, %r1104;
	cvt.rn.f32.s32 	%f2826, %r1103;
	fma.rn.f32 	%f2828, %f2826, %f2799, %f2824;
	add.f32 	%f2829, %f2825, 0fBF800000;
	fma.rn.f32 	%f2832, %f2803, %f2829, %f2802;
	fma.rn.f32 	%f2834, %f2832, %f2829, %f2805;
	fma.rn.f32 	%f2836, %f2834, %f2829, %f2807;
	fma.rn.f32 	%f2838, %f2836, %f2829, %f2809;
	fma.rn.f32 	%f2840, %f2838, %f2829, %f2811;
	fma.rn.f32 	%f2842, %f2840, %f2829, %f2813;
	fma.rn.f32 	%f2844, %f2842, %f2829, %f2815;
	fma.rn.f32 	%f2846, %f2844, %f2829, %f2817;
	mul.f32 	%f2847, %f2829, %f2846;
	fma.rn.f32 	%f2848, %f2847, %f2829, %f2829;
	fma.rn.f32 	%f4933, %f2828, %f2821, %f2848;
	setp.lt.u32 	%p397, %r1101, 2139095040;
	@%p397 bra 	$L__BB0_282;

	mov.f32 	%f2850, 0f7F800000;
	fma.rn.f32 	%f4933, %f338, %f2850, %f2850;

$L__BB0_282:
	add.u64 	%rd1179, %SP, 32;
	add.u64 	%rd1185, %SP, 64;
	setp.eq.f32 	%p398, %f338, 0f00000000;
	selp.f32 	%f2851, 0fFF800000, %f4933, %p398;
	fma.rn.f32 	%f342, %f332, 0f3F000000, %f337;
	fma.rn.f32 	%f343, %f332, 0f3F000000, %f2851;
	add.f32 	%f2852, %f342, 0f00000000;
	add.f32 	%f344, %f2852, %f343;
	mul.f32 	%f2853, %f344, 0f3F000000;
	sub.f32 	%f345, %f342, %f2853;
	mov.b32 	%r1105, %f345;
	sub.f32 	%f346, %f343, %f2853;
	mov.b32 	%r1106, %f346;
	cvt.u64.u32 	%rd713, %r1106;
	cvt.u64.u32 	%rd714, %r1105;
	bfi.b64 	%rd715, %rd713, %rd714, 32, 32;
	mov.u64 	%rd716, 0;
	st.local.u64 	[%rd1177], %rd715;
	st.local.u64 	[%rd1183], %rd716;
	add.s64 	%rd1176, %rd1177, 8;
	add.s64 	%rd1189, %rd1183, 8;
	add.f32 	%f2854, %f4931, %f4931;
	mul.f32 	%f2855, %f2854, 0f3F5105EC;
	mov.f32 	%f2856, 0f40400000;
	sub.f32 	%f2857, %f2856, %f4931;
	div.rn.f32 	%f347, %f2855, %f2857;
	mov.u64 	%rd1190, 2;
	mov.u64 	%rd1178, %rd1177;
	mov.u64 	%rd1180, %rd1177;
	mov.u64 	%rd1181, %rd1177;
	mov.u64 	%rd1182, %rd1179;
	mov.u64 	%rd1184, %rd1183;
	mov.u64 	%rd1186, %rd1183;
	mov.u64 	%rd1187, %rd1183;
	mov.u64 	%rd1188, %rd1185;

$L__BB0_283:
	setp.eq.s64 	%p399, %rd1190, 0;
	@%p399 bra 	$L__BB0_290;

	add.s64 	%rd1190, %rd1190, -1;
	add.s64 	%rd717, %rd1177, 8;
	setp.eq.s64 	%p400, %rd1180, %rd1176;
	selp.b64 	%rd718, %rd717, %rd1180, %p400;
	add.s64 	%rd719, %rd1178, 8;
	selp.b64 	%rd720, %rd719, %rd1181, %p400;
	add.s64 	%rd721, %rd1179, 8;
	selp.b64 	%rd722, %rd721, %rd1182, %p400;
	setp.eq.s64 	%p401, %rd1190, 0;
	add.s64 	%rd723, %rd718, 4;
	add.s64 	%rd724, %rd720, 4;
	add.s64 	%rd725, %rd722, 4;
	selp.b64 	%rd206, %rd718, %rd723, %p401;
	selp.b64 	%rd1181, %rd720, %rd724, %p401;
	selp.b64 	%rd1182, %rd722, %rd725, %p401;
	selp.b64 	%rd1177, %rd717, %rd1177, %p400;
	selp.b64 	%rd1178, %rd719, %rd1178, %p400;
	selp.b64 	%rd1179, %rd721, %rd1179, %p400;
	add.s64 	%rd726, %rd1180, 8;
	selp.b64 	%rd1176, %rd726, %rd1176, %p400;
	add.s64 	%rd727, %rd1186, 8;
	setp.eq.s64 	%p402, %rd1183, %rd1189;
	selp.b64 	%rd728, %rd727, %rd1183, %p402;
	add.s64 	%rd729, %rd1187, 8;
	selp.b64 	%rd730, %rd729, %rd1184, %p402;
	add.s64 	%rd731, %rd1188, 8;
	selp.b64 	%rd732, %rd731, %rd1185, %p402;
	selp.b64 	%rd1186, %rd727, %rd1186, %p402;
	selp.b64 	%rd1187, %rd729, %rd1187, %p402;
	selp.b64 	%rd1188, %rd731, %rd1188, %p402;
	add.s64 	%rd733, %rd1183, 8;
	selp.b64 	%rd1189, %rd733, %rd1189, %p402;
	add.s64 	%rd734, %rd728, 4;
	add.s64 	%rd735, %rd730, 4;
	add.s64 	%rd736, %rd732, 4;
	selp.b64 	%rd1183, %rd728, %rd734, %p401;
	selp.b64 	%rd1184, %rd730, %rd735, %p401;
	selp.b64 	%rd1185, %rd732, %rd736, %p401;
	ld.local.f32 	%f2858, [%rd730];
	ld.local.f32 	%f2859, [%rd720];
	setp.eq.f32 	%p403, %f2859, %f2858;
	mov.u64 	%rd1180, %rd206;
	@%p403 bra 	$L__BB0_283;

	setp.gt.f32 	%p404, %f344, 0f00000000;
	@%p404 bra 	$L__BB0_290;
	bra.uni 	$L__BB0_286;

$L__BB0_290:
	mul.f32 	%f2901, %f343, %f343;
	fma.rn.f32 	%f2902, %f342, %f342, %f2901;
	add.f32 	%f2903, %f2902, 0f00000000;
	sqrt.rn.f32 	%f4934, %f2903;
	mov.u64 	%rd1191, 4575657222473777152;

$L__BB0_291:
	mov.u64 	%rd1050, 0;
	mov.b32 	%r1113, %f4934;
	cvt.u64.u32 	%rd741, %r1113;
	or.b64  	%rd225, %rd741, %rd1050;
	shr.u64 	%rd742, %rd1191, 32;
	cvt.u32.u64 	%r1114, %rd742;
	cvt.u32.u64 	%r1115, %rd1191;
	mov.b32 	%f352, %r1115;
	mov.b32 	%f353, %r1114;
	mul.f32 	%f354, %f292, %f294;
	setp.lt.f32 	%p406, %f354, 0f00800000;
	mul.f32 	%f2904, %f354, 0f4B000000;
	selp.f32 	%f355, %f2904, %f354, %p406;
	selp.f32 	%f2905, 0fC1B80000, 0f00000000, %p406;
	mov.b32 	%r1116, %f355;
	add.s32 	%r1117, %r1116, -1059760811;
	and.b32  	%r1118, %r1117, -8388608;
	sub.s32 	%r1119, %r1116, %r1118;
	mov.b32 	%f2906, %r1119;
	cvt.rn.f32.s32 	%f2907, %r1118;
	mov.f32 	%f2908, 0f34000000;
	fma.rn.f32 	%f2909, %f2907, %f2908, %f2905;
	add.f32 	%f2910, %f2906, 0fBF800000;
	mov.f32 	%f2911, 0f3E1039F6;
	mov.f32 	%f2912, 0fBE055027;
	fma.rn.f32 	%f2913, %f2912, %f2910, %f2911;
	mov.f32 	%f2914, 0fBDF8CDCC;
	fma.rn.f32 	%f2915, %f2913, %f2910, %f2914;
	mov.f32 	%f2916, 0f3E0F2955;
	fma.rn.f32 	%f2917, %f2915, %f2910, %f2916;
	mov.f32 	%f2918, 0fBE2AD8B9;
	fma.rn.f32 	%f2919, %f2917, %f2910, %f2918;
	mov.f32 	%f2920, 0f3E4CED0B;
	fma.rn.f32 	%f2921, %f2919, %f2910, %f2920;
	mov.f32 	%f2922, 0fBE7FFF22;
	fma.rn.f32 	%f2923, %f2921, %f2910, %f2922;
	mov.f32 	%f2924, 0f3EAAAA78;
	fma.rn.f32 	%f2925, %f2923, %f2910, %f2924;
	mov.f32 	%f2926, 0fBF000000;
	fma.rn.f32 	%f2927, %f2925, %f2910, %f2926;
	mul.f32 	%f2928, %f2910, %f2927;
	fma.rn.f32 	%f2929, %f2928, %f2910, %f2910;
	mov.f32 	%f2930, 0f3F317218;
	fma.rn.f32 	%f4935, %f2909, %f2930, %f2929;
	setp.lt.u32 	%p407, %r1116, 2139095040;
	@%p407 bra 	$L__BB0_293;

	mov.f32 	%f2931, 0f7F800000;
	fma.rn.f32 	%f4935, %f355, %f2931, %f2931;

$L__BB0_293:
	mul.f32 	%f2932, %f352, %f353;
	setp.eq.f32 	%p408, %f355, 0f00000000;
	selp.f32 	%f359, 0fFF800000, %f4935, %p408;
	mul.f32 	%f2933, %f2932, 0f4B000000;
	setp.lt.f32 	%p409, %f2932, 0f00800000;
	selp.f32 	%f360, %f2933, %f2932, %p409;
	selp.f32 	%f2934, 0fC1B80000, 0f00000000, %p409;
	mov.b32 	%r1120, %f360;
	add.s32 	%r1121, %r1120, -1059760811;
	and.b32  	%r1122, %r1121, -8388608;
	sub.s32 	%r1123, %r1120, %r1122;
	mov.b32 	%f2935, %r1123;
	cvt.rn.f32.s32 	%f2936, %r1122;
	fma.rn.f32 	%f2938, %f2936, %f2908, %f2934;
	add.f32 	%f2939, %f2935, 0fBF800000;
	fma.rn.f32 	%f2942, %f2912, %f2939, %f2911;
	fma.rn.f32 	%f2944, %f2942, %f2939, %f2914;
	fma.rn.f32 	%f2946, %f2944, %f2939, %f2916;
	fma.rn.f32 	%f2948, %f2946, %f2939, %f2918;
	fma.rn.f32 	%f2950, %f2948, %f2939, %f2920;
	fma.rn.f32 	%f2952, %f2950, %f2939, %f2922;
	fma.rn.f32 	%f2954, %f2952, %f2939, %f2924;
	fma.rn.f32 	%f2956, %f2954, %f2939, %f2926;
	mul.f32 	%f2957, %f2939, %f2956;
	fma.rn.f32 	%f2958, %f2957, %f2939, %f2939;
	fma.rn.f32 	%f4936, %f2938, %f2930, %f2958;
	setp.lt.u32 	%p410, %r1120, 2139095040;
	div.rn.f32 	%f2960, %f354, %f2932;
	mul.f32 	%f4939, %f4939, %f2960;
	@%p410 bra 	$L__BB0_295;

	mov.f32 	%f2961, 0f7F800000;
	fma.rn.f32 	%f4936, %f360, %f2961, %f2961;

$L__BB0_295:
	setp.eq.f32 	%p411, %f360, 0f00000000;
	selp.f32 	%f2962, 0fFF800000, %f4936, %p411;
	sub.f32 	%f2963, %f359, %f2962;
	ld.f32 	%f2964, [%rd167+8];
	add.f32 	%f2965, %f2964, %f2963;
	st.f32 	[%rd167+8], %f2965;
	ld.f32 	%f2966, [%rd167];
	shl.b64 	%rd744, %rd225, 32;
	or.b64  	%rd745, %rd744, %rd742;
	mov.b64 	{%r1124, %r1125}, %rd745;
	mov.b32 	%f2967, %r1125;
	add.f32 	%f2968, %f2967, %f2966;
	st.f32 	[%rd167], %f2968;
	mov.b64 	{%r1126, %r1127}, %rd177;
	mov.b64 	{%r1128, %r1129}, %rd176;
	mov.b32 	%f2969, %r1128;
	mul.f32 	%f2970, %f2969, %f352;
	mov.b32 	%f2971, %r1129;
	mul.f32 	%f2972, %f2971, %f352;
	mov.b32 	%f2973, %r1126;
	mul.f32 	%f2974, %f2973, %f353;
	mov.b32 	%f2975, %r1127;
	mul.f32 	%f2976, %f2975, %f353;
	mov.b64 	{%r1130, %r1131}, %rd179;
	mov.b64 	{%r1132, %r1133}, %rd178;
	mov.b32 	%f2977, %r1132;
	mov.b32 	%f2978, %r1133;
	mul.f32 	%f2979, %f2978, %f2974;
	mul.f32 	%f2980, %f2978, %f2976;
	fma.rn.f32 	%f4938, %f2977, %f2972, %f2980;
	mov.b32 	%f2981, %r1130;
	mov.b32 	%f2982, %r1131;
	mul.f32 	%f2983, %f2982, %f2974;
	fma.rn.f32 	%f4937, %f2981, %f2970, %f2983;
	mul.f32 	%f2984, %f2982, %f2976;
	fma.rn.f32 	%f2985, %f2981, %f2972, %f2984;
	fma.rn.f32 	%f2986, %f2977, %f2970, %f2979;
	st.local.v4.f32 	[%rd77], {%f2986, %f4938, %f4937, %f2985};
	bra.uni 	$L__BB0_296;

$L__BB0_286:
	mul.f32 	%f2860, %f346, %f346;
	fma.rn.f32 	%f2861, %f345, %f345, %f2860;
	add.f32 	%f2862, %f2861, 0f00000000;
	sqrt.rn.f32 	%f348, %f2862;
	ld.global.f32 	%f2863, [%rd81+56];
	ld.global.f32 	%f2864, [%rd81+60];
	add.f32 	%f2865, %f2864, %f2864;
	fma.rn.f32 	%f2866, %f2863, 0f40000000, %f2865;
	div.rn.f32 	%f2867, %f2866, %f2865;
	mul.f32 	%f2868, %f344, %f2867;
	fma.rn.f32 	%f4934, %f347, %f2868, %f348;
	setp.gtu.f32 	%p405, %f4934, 0f00000000;
	@%p405 bra 	$L__BB0_288;
	bra.uni 	$L__BB0_296;

$L__BB0_288:
	div.rn.f32 	%f2869, %f345, %f348;
	mul.f32 	%f2870, %f4934, %f2869;
	div.rn.f32 	%f2871, %f346, %f348;
	mul.f32 	%f2872, %f4934, %f2871;
	sub.f32 	%f2873, %f342, %f2870;
	sub.f32 	%f2874, %f343, %f2872;
	mov.f32 	%f2875, 0f3F000000;
	mov.f32 	%f2876, 0f3BBB989D;
	fma.rn.f32 	%f2877, %f2873, %f2876, %f2875;
	mov.f32 	%f2878, 0f3FB8AA3B;
	mov.f32 	%f2879, 0f437C0000;
	cvt.sat.f32.f32 	%f2880, %f2877;
	mov.f32 	%f2881, 0f4B400001;
	fma.rm.f32 	%f2882, %f2880, %f2879, %f2881;
	add.f32 	%f2883, %f2882, 0fCB40007F;
	neg.f32 	%f2884, %f2883;
	fma.rn.f32 	%f2885, %f2873, %f2878, %f2884;
	mov.f32 	%f2886, 0f32A57060;
	fma.rn.f32 	%f2887, %f2873, %f2886, %f2885;
	mov.b32 	%r1107, %f2882;
	shl.b32 	%r1108, %r1107, 23;
	mov.b32 	%f2888, %r1108;
	ex2.approx.ftz.f32 	%f2889, %f2887;
	mul.f32 	%f2890, %f2889, %f2888;
	fma.rn.f32 	%f2891, %f2874, %f2876, %f2875;
	cvt.sat.f32.f32 	%f2892, %f2891;
	fma.rm.f32 	%f2893, %f2892, %f2879, %f2881;
	add.f32 	%f2894, %f2893, 0fCB40007F;
	neg.f32 	%f2895, %f2894;
	fma.rn.f32 	%f2896, %f2874, %f2878, %f2895;
	fma.rn.f32 	%f2897, %f2874, %f2886, %f2896;
	mov.b32 	%r1109, %f2893;
	shl.b32 	%r1110, %r1109, 23;
	mov.b32 	%f2898, %r1110;
	ex2.approx.ftz.f32 	%f2899, %f2897;
	mul.f32 	%f2900, %f2899, %f2898;
	mov.b32 	%r1111, %f2890;
	mov.b32 	%r1112, %f2900;
	cvt.u64.u32 	%rd737, %r1112;
	cvt.u64.u32 	%rd738, %r1111;
	bfi.b64 	%rd1191, %rd737, %rd738, 32, 32;
	bra.uni 	$L__BB0_291;

$L__BB0_306:
	setp.geu.f32 	%p429, %f381, 0f00000000;
	mov.f32 	%f4944, %f390;
	@%p429 bra 	$L__BB0_310;

	setp.eq.f32 	%p430, %f388, 0f3F800000;
	neg.f32 	%f3073, %f390;
	selp.f32 	%f4944, %f3073, %f390, %p430;

$L__BB0_310:
	add.f32 	%f3076, %f386, 0f00000000;
	add.f32 	%f3077, %f3076, %f387;
	fma.rn.f32 	%f3078, %f3077, %f4944, 0fC0000000;
	mul.f32 	%f3079, %f384, %f385;
	mul.f32 	%f3080, %f3079, 0f3F000000;
	mul.f32 	%f395, %f3080, %f3078;
	setp.lt.f32 	%p432, %f381, 0f3F800000;
	@%p432 bra 	$L__BB0_314;
	bra.uni 	$L__BB0_311;

$L__BB0_314:
	mul.f32 	%f3118, %f4948, 0f3F7FBE77;
	mul.f32 	%f4947, %f3118, %f4948;
	mov.f32 	%f4946, 0f3A83126F;
	mov.f32 	%f4948, %f395;
	bra.uni 	$L__BB0_315;

$L__BB0_311:
	ld.global.f32 	%f396, [%rd81+12];
	mul.f32 	%f3081, %f381, 0f4B000000;
	setp.lt.f32 	%p433, %f381, 0f00800000;
	selp.f32 	%f397, %f3081, %f381, %p433;
	selp.f32 	%f3082, 0fC1B80000, 0f00000000, %p433;
	mov.b32 	%r1147, %f397;
	add.s32 	%r1148, %r1147, -1059760811;
	and.b32  	%r1149, %r1148, -8388608;
	sub.s32 	%r1150, %r1147, %r1149;
	mov.b32 	%f3083, %r1150;
	cvt.rn.f32.s32 	%f3084, %r1149;
	mov.f32 	%f3085, 0f34000000;
	fma.rn.f32 	%f3086, %f3084, %f3085, %f3082;
	add.f32 	%f3087, %f3083, 0fBF800000;
	mov.f32 	%f3088, 0f3E1039F6;
	mov.f32 	%f3089, 0fBE055027;
	fma.rn.f32 	%f3090, %f3089, %f3087, %f3088;
	mov.f32 	%f3091, 0fBDF8CDCC;
	fma.rn.f32 	%f3092, %f3090, %f3087, %f3091;
	mov.f32 	%f3093, 0f3E0F2955;
	fma.rn.f32 	%f3094, %f3092, %f3087, %f3093;
	mov.f32 	%f3095, 0fBE2AD8B9;
	fma.rn.f32 	%f3096, %f3094, %f3087, %f3095;
	mov.f32 	%f3097, 0f3E4CED0B;
	fma.rn.f32 	%f3098, %f3096, %f3087, %f3097;
	mov.f32 	%f3099, 0fBE7FFF22;
	fma.rn.f32 	%f3100, %f3098, %f3087, %f3099;
	mov.f32 	%f3101, 0f3EAAAA78;
	fma.rn.f32 	%f3102, %f3100, %f3087, %f3101;
	mov.f32 	%f3103, 0fBF000000;
	fma.rn.f32 	%f3104, %f3102, %f3087, %f3103;
	mul.f32 	%f3105, %f3087, %f3104;
	fma.rn.f32 	%f3106, %f3105, %f3087, %f3087;
	mov.f32 	%f3107, 0f3F317218;
	fma.rn.f32 	%f4945, %f3086, %f3107, %f3106;
	setp.lt.u32 	%p434, %r1147, 2139095040;
	@%p434 bra 	$L__BB0_313;

	mov.f32 	%f3108, 0f7F800000;
	fma.rn.f32 	%f4945, %f397, %f3108, %f3108;

$L__BB0_313:
	setp.eq.f32 	%p435, %f397, 0f00000000;
	selp.f32 	%f3109, 0fFF800000, %f4945, %p435;
	mul.f32 	%f3110, %f385, 0f3F2AAAAB;
	mul.f32 	%f3111, %f384, %f396;
	fma.rn.f32 	%f3112, %f384, %f3110, %f3111;
	mul.f32 	%f3113, %f3112, 0f3F000000;
	fma.rn.f32 	%f3114, %f381, %f381, 0fBF800000;
	mul.f32 	%f3115, %f3114, 0f3F000000;
	sub.f32 	%f3116, %f3115, %f3109;
	mul.f32 	%f4946, %f3113, %f3116;
	mov.f32 	%f4947, %f395;

$L__BB0_315:
	add.f32 	%f3119, %f4946, %f4947;
	mul.f32 	%f4952, %f3119, %f4948;

$L__BB0_336:
	mov.b32 	%f3213, %r1755;
	max.f32 	%f432, %f3213, %f4952;
	ld.global.u32 	%r214, [%rd81+80];
	setp.eq.s32 	%p466, %r214, 2;
	@%p466 bra 	$L__BB0_408;

	mov.b32 	%f433, %r8;
	and.b16  	%rs31, %rs7, 3;
	setp.eq.s16 	%p467, %rs31, 1;
	@%p467 bra 	$L__BB0_353;

	setp.eq.s16 	%p468, %rs31, 2;
	mov.f32 	%f4953, 0f3F800000;
	@%p468 bra 	$L__BB0_341;

	setp.ne.s16 	%p469, %rs31, 3;
	@%p469 bra 	$L__BB0_363;

	mov.u64 	%rd1200, 0;
	mov.u64 	%rd1201, %rd1200;
	bra.uni 	$L__BB0_395;

$L__BB0_341:
	ld.global.f32 	%f434, [%rd81+8];
	div.rn.f32 	%f3217, %f382, %f4951;
	div.rn.f32 	%f435, %f3217, %f382;
	ld.global.u32 	%r215, [%rd81+12];
	cvt.rn.f32.s32 	%f436, %r215;
	mul.f32 	%f3218, %f436, 0f3F000000;
	cvt.rzi.f32.f32 	%f3219, %f3218;
	add.f32 	%f3220, %f3219, %f3219;
	sub.f32 	%f3221, %f436, %f3220;
	abs.f32 	%f437, %f3221;
	abs.f32 	%f438, %f435;
	setp.lt.f32 	%p470, %f438, 0f00800000;
	mul.f32 	%f3222, %f438, 0f4B800000;
	selp.f32 	%f3223, %f3222, %f438, %p470;
	selp.f32 	%f3224, 0fC1C00000, 0f00000000, %p470;
	mov.b32 	%r1195, %f3223;
	add.s32 	%r1196, %r1195, -1060439283;
	and.b32  	%r1197, %r1196, -8388608;
	sub.s32 	%r1198, %r1195, %r1197;
	mov.b32 	%f3225, %r1198;
	cvt.rn.f32.s32 	%f3226, %r1197;
	mov.f32 	%f3227, 0f34000000;
	fma.rn.f32 	%f3228, %f3226, %f3227, %f3224;
	add.f32 	%f3229, %f3225, 0fBF800000;
	add.f32 	%f3215, %f3225, 0f3F800000;
	mov.f32 	%f3216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3214,%f3215;
	// end inline asm
	add.f32 	%f3230, %f3229, %f3229;
	mul.f32 	%f3231, %f3214, %f3230;
	mul.f32 	%f3232, %f3231, %f3231;
	sub.f32 	%f3233, %f3229, %f3231;
	add.f32 	%f3234, %f3233, %f3233;
	neg.f32 	%f3235, %f3231;
	fma.rn.f32 	%f3236, %f3235, %f3229, %f3234;
	mul.rn.f32 	%f3237, %f3214, %f3236;
	mov.f32 	%f3238, 0f3B52E7DB;
	mov.f32 	%f3239, 0f3A2C32E4;
	fma.rn.f32 	%f3240, %f3239, %f3232, %f3238;
	mov.f32 	%f3241, 0f3C93BB73;
	fma.rn.f32 	%f3242, %f3240, %f3232, %f3241;
	mov.f32 	%f3243, 0f3DF6384F;
	fma.rn.f32 	%f3244, %f3242, %f3232, %f3243;
	mul.rn.f32 	%f3245, %f3244, %f3232;
	mov.f32 	%f3246, 0f3FB8AA3B;
	fma.rn.f32 	%f3247, %f3231, %f3246, %f3228;
	sub.f32 	%f3248, %f3228, %f3247;
	fma.rn.f32 	%f3249, %f3231, %f3246, %f3248;
	fma.rn.f32 	%f3250, %f3237, %f3246, %f3249;
	mov.f32 	%f3251, 0f32A55E34;
	fma.rn.f32 	%f3252, %f3231, %f3251, %f3250;
	mul.f32 	%f3253, %f3245, 0f40400000;
	fma.rn.f32 	%f3254, %f3253, %f3237, %f3252;
	fma.rn.f32 	%f3255, %f3245, %f3231, %f3254;
	add.rn.f32 	%f3256, %f3247, %f3255;
	neg.f32 	%f3257, %f3247;
	add.rn.f32 	%f3258, %f3256, %f3257;
	neg.f32 	%f3259, %f3258;
	add.rn.f32 	%f3260, %f3255, %f3259;
	mul.rn.f32 	%f3261, %f3256, %f436;
	neg.f32 	%f3262, %f3261;
	fma.rn.f32 	%f3263, %f3256, %f436, %f3262;
	fma.rn.f32 	%f3264, %f3260, %f436, %f3263;
	cvt.rni.f32.f32 	%f3265, %f3261;
	sub.f32 	%f3266, %f3261, %f3265;
	add.f32 	%f3267, %f3264, %f3266;
	mov.f32 	%f3268, 0f3AAF85ED;
	mov.f32 	%f3269, 0f391FCB8E;
	fma.rn.f32 	%f3270, %f3269, %f3267, %f3268;
	mov.f32 	%f3271, 0f3C1D9856;
	fma.rn.f32 	%f3272, %f3270, %f3267, %f3271;
	mov.f32 	%f3273, 0f3D6357BB;
	fma.rn.f32 	%f3274, %f3272, %f3267, %f3273;
	mov.f32 	%f3275, 0f3E75FDEC;
	fma.rn.f32 	%f3276, %f3274, %f3267, %f3275;
	mov.f32 	%f3277, 0f3F317218;
	fma.rn.f32 	%f3278, %f3276, %f3267, %f3277;
	fma.rn.f32 	%f3279, %f3278, %f3267, %f3216;
	cvt.rzi.s32.f32 	%r1199, %f3265;
	setp.gt.f32 	%p471, %f3265, 0f00000000;
	selp.b32 	%r1200, 0, -2097152000, %p471;
	add.s32 	%r1201, %r1200, 2130706432;
	mov.b32 	%f3280, %r1201;
	mul.f32 	%f3281, %f3279, %f3280;
	shl.b32 	%r1202, %r1199, 23;
	sub.s32 	%r1203, %r1202, %r1200;
	mov.b32 	%f3282, %r1203;
	mul.f32 	%f3283, %f3281, %f3282;
	abs.f32 	%f3284, %f3261;
	setp.gt.f32 	%p472, %f3284, 0f43180000;
	setp.lt.f32 	%p473, %f3261, 0f00000000;
	selp.f32 	%f3285, 0f00000000, 0f7F800000, %p473;
	selp.f32 	%f439, %f3285, %f3283, %p472;
	setp.eq.f32 	%p474, %f435, 0f3F800000;
	setp.eq.s32 	%p475, %r215, 0;
	or.pred  	%p476, %p474, %p475;
	@%p476 bra 	$L__BB0_350;

	setp.gtu.f32 	%p477, %f438, 0f7F800000;
	@%p477 bra 	$L__BB0_349;

	abs.f32 	%f440, %f436;
	setp.gtu.f32 	%p478, %f440, 0f7F800000;
	@%p478 bra 	$L__BB0_349;
	bra.uni 	$L__BB0_344;

$L__BB0_349:
	add.rn.f32 	%f4953, %f435, %f436;

$L__BB0_350:
	add.f32 	%f3291, %f4953, 0fBF800000;
	mul.f32 	%f3292, %f434, %f3291;
	ld.global.f32 	%f3293, [%rd81+20];
	neg.f32 	%f3294, %f3293;
	max.f32 	%f3295, %f3292, %f3294;
	mul.f32 	%f3296, %f4939, %f3295;
	neg.f32 	%f3297, %f3296;
	mov.f32 	%f3298, 0f00000000;
	st.local.v4.f32 	[%rd1], {%f3298, %f3298, %f3298, %f3298};
	mov.u64 	%rd758, 0;
	st.local.v2.u64 	[%rd89], {%rd758, %rd758};
	mov.u32 	%r1209, 1065353216;
	st.local.u32 	[%rd89], %r1209;
	st.local.u32 	[%rd89+12], %r1209;
	ld.local.v4.f32 	{%f3299, %f3300, %f3301, %f3302}, [%rd89];
	mul.f32 	%f4954, %f3299, %f3297;
	mul.f32 	%f4955, %f3300, %f3297;
	mul.f32 	%f4956, %f3301, %f3297;
	mul.f32 	%f4957, %f3302, %f3297;
	ld.global.f32 	%f453, [%rd81+16];
	setp.eq.f32 	%p490, %f453, 0f00000000;
	@%p490 bra 	$L__BB0_352;

	add.f32 	%f3307, %f4940, %f4940;
	add.f32 	%f3308, %f4942, %f4941;
	add.f32 	%f3309, %f4943, %f4943;
	mul.f32 	%f3310, %f3308, 0f3F000000;
	mul.f32 	%f3311, %f3309, 0f3F000000;
	mul.f32 	%f3312, %f3307, 0f3F000000;
	add.f32 	%f3313, %f3312, 0f00000000;
	add.f32 	%f3314, %f3311, %f3313;
	mul.f32 	%f3315, %f3314, 0f3F000000;
	st.local.v4.f32 	[%rd1], {%f3312, %f3310, %f3310, %f3311};
	sub.f32 	%f3316, %f3312, %f3315;
	st.local.f32 	[%rd1], %f3316;
	sub.f32 	%f3317, %f3311, %f3315;
	st.local.f32 	[%rd1+12], %f3317;
	ld.local.v4.f32 	{%f3318, %f3319, %f3320, %f3321}, [%rd1];
	add.f32 	%f3322, %f453, %f453;
	mul.f32 	%f3323, %f4939, %f3322;
	fma.rn.f32 	%f4954, %f3323, %f3318, %f4954;
	fma.rn.f32 	%f4955, %f3323, %f3319, %f4955;
	fma.rn.f32 	%f4956, %f3323, %f3320, %f4956;
	fma.rn.f32 	%f4957, %f3323, %f3321, %f4957;

$L__BB0_352:
	mov.b32 	%r1210, %f4954;
	mov.b32 	%r1211, %f4955;
	mov.b64 	%rd1200, {%r1210, %r1211};
	mov.b32 	%r1212, %f4956;
	mov.b32 	%r1213, %f4957;
	mov.b64 	%rd1201, {%r1212, %r1213};
	bra.uni 	$L__BB0_395;

$L__BB0_353:
	ld.global.u64 	%rd759, [%rd81+24];
	shl.b64 	%rd760, %rd70, 4;
	add.s64 	%rd761, %rd759, %rd760;
	ld.f32 	%f3331, [%rd761+8];
	mul.f32 	%f3332, %f433, 0f3F7FBE77;
	fma.rn.f32 	%f462, %f3332, %f433, 0f3A83126F;
	mul.f32 	%f3333, %f4951, %f5020;
	sub.f32 	%f463, %f3333, %f380;
	ld.global.f32 	%f3334, [%rd81+16];
	mul.f32 	%f3335, %f3334, 0f3F2AAAAB;
	ld.global.f32 	%f3336, [%rd81+12];
	mul.f32 	%f3337, %f3331, %f3336;
	fma.rn.f32 	%f464, %f3331, %f3335, %f3337;
	mul.f32 	%f3338, %f4937, %f4937;
	fma.rn.f32 	%f465, %f4951, %f4951, %f3338;
	mul.f32 	%f3339, %f4937, %f5020;
	fma.rn.f32 	%f466, %f4951, %f4938, %f3339;
	mul.f32 	%f3340, %f5020, %f5020;
	fma.rn.f32 	%f467, %f4938, %f4938, %f3340;
	mul.f32 	%f468, %f3331, %f3334;
	mov.f32 	%f3341, 0fBF000000;
	cvt.rzi.f32.f32 	%f3342, %f3341;
	add.f32 	%f3343, %f3342, %f3342;
	mov.f32 	%f3344, 0fBF800000;
	sub.f32 	%f3345, %f3344, %f3343;
	abs.f32 	%f469, %f3345;
	abs.f32 	%f470, %f463;
	setp.lt.f32 	%p491, %f470, 0f00800000;
	mul.f32 	%f3346, %f470, 0f4B800000;
	selp.f32 	%f3347, %f3346, %f470, %p491;
	selp.f32 	%f3348, 0fC1C00000, 0f00000000, %p491;
	mov.b32 	%r1214, %f3347;
	add.s32 	%r1215, %r1214, -1060439283;
	and.b32  	%r1216, %r1215, -8388608;
	sub.s32 	%r1217, %r1214, %r1216;
	mov.b32 	%f3349, %r1217;
	cvt.rn.f32.s32 	%f3350, %r1216;
	mov.f32 	%f3351, 0f34000000;
	fma.rn.f32 	%f3352, %f3350, %f3351, %f3348;
	add.f32 	%f3353, %f3349, 0fBF800000;
	add.f32 	%f3329, %f3349, 0f3F800000;
	mov.f32 	%f4958, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3328,%f3329;
	// end inline asm
	add.f32 	%f3354, %f3353, %f3353;
	mul.f32 	%f3355, %f3328, %f3354;
	mul.f32 	%f3356, %f3355, %f3355;
	sub.f32 	%f3357, %f3353, %f3355;
	add.f32 	%f3358, %f3357, %f3357;
	neg.f32 	%f3359, %f3355;
	fma.rn.f32 	%f3360, %f3359, %f3353, %f3358;
	mul.rn.f32 	%f3361, %f3328, %f3360;
	mov.f32 	%f3362, 0f3B52E7DB;
	mov.f32 	%f3363, 0f3A2C32E4;
	fma.rn.f32 	%f3364, %f3363, %f3356, %f3362;
	mov.f32 	%f3365, 0f3C93BB73;
	fma.rn.f32 	%f3366, %f3364, %f3356, %f3365;
	mov.f32 	%f3367, 0f3DF6384F;
	fma.rn.f32 	%f3368, %f3366, %f3356, %f3367;
	mul.rn.f32 	%f3369, %f3368, %f3356;
	mov.f32 	%f3370, 0f3FB8AA3B;
	fma.rn.f32 	%f3371, %f3355, %f3370, %f3352;
	sub.f32 	%f3372, %f3352, %f3371;
	fma.rn.f32 	%f3373, %f3355, %f3370, %f3372;
	fma.rn.f32 	%f3374, %f3361, %f3370, %f3373;
	mov.f32 	%f3375, 0f32A55E34;
	fma.rn.f32 	%f3376, %f3355, %f3375, %f3374;
	mul.f32 	%f3377, %f3369, 0f40400000;
	fma.rn.f32 	%f3378, %f3377, %f3361, %f3376;
	fma.rn.f32 	%f3379, %f3369, %f3355, %f3378;
	add.rn.f32 	%f3380, %f3371, %f3379;
	neg.f32 	%f3381, %f3371;
	add.rn.f32 	%f3382, %f3380, %f3381;
	neg.f32 	%f3383, %f3382;
	add.rn.f32 	%f3384, %f3379, %f3383;
	mul.rn.f32 	%f3385, %f3380, %f3344;
	neg.f32 	%f3386, %f3385;
	fma.rn.f32 	%f3387, %f3380, %f3344, %f3386;
	fma.rn.f32 	%f3388, %f3384, %f3344, %f3387;
	cvt.rni.f32.f32 	%f3389, %f3385;
	sub.f32 	%f3390, %f3385, %f3389;
	add.f32 	%f3391, %f3388, %f3390;
	mov.f32 	%f3392, 0f3AAF85ED;
	mov.f32 	%f3393, 0f391FCB8E;
	fma.rn.f32 	%f3394, %f3393, %f3391, %f3392;
	mov.f32 	%f3395, 0f3C1D9856;
	fma.rn.f32 	%f3396, %f3394, %f3391, %f3395;
	mov.f32 	%f3397, 0f3D6357BB;
	fma.rn.f32 	%f3398, %f3396, %f3391, %f3397;
	mov.f32 	%f3399, 0f3E75FDEC;
	fma.rn.f32 	%f3400, %f3398, %f3391, %f3399;
	mov.f32 	%f3401, 0f3F317218;
	fma.rn.f32 	%f3402, %f3400, %f3391, %f3401;
	fma.rn.f32 	%f3403, %f3402, %f3391, %f4958;
	cvt.rzi.s32.f32 	%r1218, %f3389;
	setp.gt.f32 	%p492, %f3389, 0f00000000;
	selp.b32 	%r1219, 0, -2097152000, %p492;
	add.s32 	%r1220, %r1219, 2130706432;
	mov.b32 	%f3404, %r1220;
	mul.f32 	%f3405, %f3403, %f3404;
	shl.b32 	%r1221, %r1218, 23;
	sub.s32 	%r1222, %r1221, %r1219;
	mov.b32 	%f3406, %r1222;
	mul.f32 	%f3407, %f3405, %f3406;
	abs.f32 	%f3408, %f3385;
	setp.gt.f32 	%p493, %f3408, 0f43180000;
	setp.lt.f32 	%p494, %f3385, 0f00000000;
	selp.f32 	%f3409, 0f00000000, 0f7F800000, %p494;
	selp.f32 	%f471, %f3409, %f3407, %p493;
	setp.eq.f32 	%p495, %f463, 0f3F800000;
	@%p495 bra 	$L__BB0_360;

	setp.gtu.f32 	%p496, %f470, 0f7F800000;
	@%p496 bra 	$L__BB0_359;
	bra.uni 	$L__BB0_355;

$L__BB0_359:
	mov.f32 	%f3412, 0fBF800000;
	add.rn.f32 	%f4958, %f463, %f3412;
	bra.uni 	$L__BB0_360;

$L__BB0_363:
	ld.global.u64 	%rd763, [%rd81+24];
	shl.b64 	%rd764, %rd70, 4;
	add.s64 	%rd765, %rd763, %rd764;
	ld.f32 	%f503, [%rd765+8];
	mul.f32 	%f3439, %f4951, %f5020;
	sub.f32 	%f504, %f3439, %f380;
	ld.local.v4.f32 	{%f4951, %f3441, %f3442, %f3443}, [%rd77];
	add.f32 	%f3445, %f3443, %f4951;
	mul.f32 	%f506, %f3445, 0f3F000000;
	sub.f32 	%f3446, %f4951, %f3443;
	mul.f32 	%f3447, %f3446, 0f3F000000;
	add.f32 	%f3450, %f3441, %f3442;
	mul.f32 	%f3451, %f3450, 0f3F000000;
	sub.f32 	%f3452, %f3441, %f3442;
	mul.f32 	%f507, %f3452, 0f3F000000;
	mul.f32 	%f3453, %f507, %f507;
	fma.rn.f32 	%f3454, %f506, %f506, %f3453;
	sqrt.rn.f32 	%f3455, %f3454;
	mul.f32 	%f3456, %f3451, %f3451;
	fma.rn.f32 	%f3457, %f3447, %f3447, %f3456;
	sqrt.rn.f32 	%f3458, %f3457;
	add.f32 	%f508, %f3455, %f3458;
	sub.f32 	%f509, %f3455, %f3458;
	abs.f32 	%f510, %f3447;
	abs.f32 	%f511, %f3451;
	setp.eq.f32 	%p504, %f510, 0f00000000;
	setp.eq.f32 	%p505, %f511, 0f00000000;
	and.pred  	%p506, %p504, %p505;
	mov.b32 	%r216, %f3447;
	mov.b32 	%r1232, %f3451;
	and.b32  	%r217, %r1232, -2147483648;
	@%p506 bra 	$L__BB0_367;
	bra.uni 	$L__BB0_364;

$L__BB0_367:
	shr.s32 	%r1237, %r216, 31;
	and.b32  	%r1238, %r1237, 1078530011;
	or.b32  	%r1239, %r1238, %r217;
	mov.b32 	%f4967, %r1239;
	bra.uni 	$L__BB0_368;

$L__BB0_364:
	setp.eq.f32 	%p507, %f510, 0f7F800000;
	setp.eq.f32 	%p508, %f511, 0f7F800000;
	and.pred  	%p509, %p507, %p508;
	@%p509 bra 	$L__BB0_366;
	bra.uni 	$L__BB0_365;

$L__BB0_366:
	setp.lt.s32 	%p513, %r216, 0;
	selp.b32 	%r1235, 1075235812, 1061752795, %p513;
	or.b32  	%r1236, %r1235, %r217;
	mov.b32 	%f4967, %r1236;
	bra.uni 	$L__BB0_368;

$L__BB0_365:
	setp.lt.s32 	%p510, %r216, 0;
	min.f32 	%f3459, %f511, %f510;
	max.f32 	%f3460, %f511, %f510;
	div.rn.f32 	%f3461, %f3459, %f3460;
	mul.rn.f32 	%f3462, %f3461, %f3461;
	mov.f32 	%f3463, 0fC0B59883;
	mov.f32 	%f3464, 0fBF52C7EA;
	fma.rn.f32 	%f3465, %f3462, %f3464, %f3463;
	mov.f32 	%f3466, 0fC0D21907;
	fma.rn.f32 	%f3467, %f3465, %f3462, %f3466;
	mul.f32 	%f3468, %f3462, %f3467;
	mul.f32 	%f3469, %f3461, %f3468;
	add.f32 	%f3470, %f3462, 0f41355DC0;
	mov.f32 	%f3471, 0f41E6BD60;
	fma.rn.f32 	%f3472, %f3470, %f3462, %f3471;
	mov.f32 	%f3473, 0f419D92C8;
	fma.rn.f32 	%f3474, %f3472, %f3462, %f3473;
	rcp.rn.f32 	%f3475, %f3474;
	fma.rn.f32 	%f3476, %f3469, %f3475, %f3461;
	mov.f32 	%f3477, 0f3FC90FDB;
	sub.f32 	%f3478, %f3477, %f3476;
	setp.gt.f32 	%p511, %f511, %f510;
	selp.f32 	%f3479, %f3478, %f3476, %p511;
	mov.f32 	%f3480, 0f40490FDB;
	sub.f32 	%f3481, %f3480, %f3479;
	selp.f32 	%f3482, %f3481, %f3479, %p510;
	mov.b32 	%r1233, %f3482;
	or.b32  	%r1234, %r217, %r1233;
	mov.b32 	%f3483, %r1234;
	add.f32 	%f3484, %f510, %f511;
	setp.le.f32 	%p512, %f3484, 0f7F800000;
	selp.f32 	%f4967, %f3483, %f3484, %p512;

$L__BB0_368:
	abs.f32 	%f516, %f506;
	setp.eq.f32 	%p514, %f516, 0f00000000;
	abs.f32 	%f517, %f507;
	setp.eq.f32 	%p515, %f517, 0f00000000;
	and.pred  	%p516, %p514, %p515;
	mov.b32 	%r218, %f506;
	mov.b32 	%r1240, %f507;
	and.b32  	%r219, %r1240, -2147483648;
	@%p516 bra 	$L__BB0_372;
	bra.uni 	$L__BB0_369;

$L__BB0_372:
	shr.s32 	%r1245, %r218, 31;
	and.b32  	%r1246, %r1245, 1078530011;
	or.b32  	%r1247, %r1246, %r219;
	mov.b32 	%f4968, %r1247;
	bra.uni 	$L__BB0_373;

$L__BB0_369:
	setp.eq.f32 	%p517, %f516, 0f7F800000;
	setp.eq.f32 	%p518, %f517, 0f7F800000;
	and.pred  	%p519, %p517, %p518;
	@%p519 bra 	$L__BB0_371;
	bra.uni 	$L__BB0_370;

$L__BB0_371:
	setp.lt.s32 	%p523, %r218, 0;
	selp.b32 	%r1243, 1075235812, 1061752795, %p523;
	or.b32  	%r1244, %r1243, %r219;
	mov.b32 	%f4968, %r1244;
	bra.uni 	$L__BB0_373;

$L__BB0_370:
	setp.lt.s32 	%p520, %r218, 0;
	min.f32 	%f3485, %f517, %f516;
	max.f32 	%f3486, %f517, %f516;
	div.rn.f32 	%f3487, %f3485, %f3486;
	mul.rn.f32 	%f3488, %f3487, %f3487;
	mov.f32 	%f3489, 0fC0B59883;
	mov.f32 	%f3490, 0fBF52C7EA;
	fma.rn.f32 	%f3491, %f3488, %f3490, %f3489;
	mov.f32 	%f3492, 0fC0D21907;
	fma.rn.f32 	%f3493, %f3491, %f3488, %f3492;
	mul.f32 	%f3494, %f3488, %f3493;
	mul.f32 	%f3495, %f3487, %f3494;
	add.f32 	%f3496, %f3488, 0f41355DC0;
	mov.f32 	%f3497, 0f41E6BD60;
	fma.rn.f32 	%f3498, %f3496, %f3488, %f3497;
	mov.f32 	%f3499, 0f419D92C8;
	fma.rn.f32 	%f3500, %f3498, %f3488, %f3499;
	rcp.rn.f32 	%f3501, %f3500;
	fma.rn.f32 	%f3502, %f3495, %f3501, %f3487;
	mov.f32 	%f3503, 0f3FC90FDB;
	sub.f32 	%f3504, %f3503, %f3502;
	setp.gt.f32 	%p521, %f517, %f516;
	selp.f32 	%f3505, %f3504, %f3502, %p521;
	mov.f32 	%f3506, 0f40490FDB;
	sub.f32 	%f3507, %f3506, %f3505;
	selp.f32 	%f3508, %f3507, %f3505, %p520;
	mov.b32 	%r1241, %f3508;
	or.b32  	%r1242, %r219, %r1241;
	mov.b32 	%f3509, %r1242;
	add.f32 	%f3510, %f516, %f517;
	setp.le.f32 	%p522, %f3510, 0f7F800000;
	selp.f32 	%f4968, %f3509, %f3510, %p522;

$L__BB0_373:
	sub.f32 	%f3511, %f4968, %f4967;
	mul.f32 	%f522, %f3511, 0f3F000000;
	add.f32 	%f3512, %f4967, %f4968;
	mul.f32 	%f523, %f3512, 0f3F000000;
	mul.f32 	%f3513, %f522, 0f3F22F983;
	cvt.rni.s32.f32 	%r1737, %f3513;
	cvt.rn.f32.s32 	%f3514, %r1737;
	mov.f32 	%f3515, 0fBFC90FDA;
	fma.rn.f32 	%f3516, %f3514, %f3515, %f522;
	mov.f32 	%f3517, 0fB3A22168;
	fma.rn.f32 	%f3518, %f3514, %f3517, %f3516;
	mov.f32 	%f3519, 0fA7C234C5;
	fma.rn.f32 	%f4969, %f3514, %f3519, %f3518;
	abs.f32 	%f525, %f522;
	setp.ltu.f32 	%p524, %f525, 0f47CE4780;
	@%p524 bra 	$L__BB0_381;

	setp.eq.f32 	%p525, %f525, 0f7F800000;
	@%p525 bra 	$L__BB0_380;
	bra.uni 	$L__BB0_375;

$L__BB0_380:
	mov.f32 	%f3522, 0f00000000;
	mul.rn.f32 	%f4969, %f522, %f3522;
	mov.u32 	%r1737, 0;
	bra.uni 	$L__BB0_381;

$L__BB0_355:
	setp.eq.f32 	%p497, %f463, 0f00000000;
	setp.eq.f32 	%p498, %f470, 0f7F800000;
	or.pred  	%p499, %p497, %p498;
	@%p499 bra 	$L__BB0_358;
	bra.uni 	$L__BB0_356;

$L__BB0_358:
	setp.eq.f32 	%p502, %f469, 0f3F800000;
	add.f32 	%f3411, %f463, %f463;
	mov.b32 	%r1223, %f3411;
	xor.b32  	%r1224, %r1223, 2139095040;
	and.b32  	%r1225, %r1224, 2147483647;
	selp.b32 	%r1226, %r1224, %r1225, %p502;
	mov.b32 	%f4958, %r1226;
	bra.uni 	$L__BB0_360;

$L__BB0_375:
	mov.b32 	%r221, %f522;
	shr.u32 	%r1250, %r221, 23;
	and.b32  	%r1251, %r1250, 255;
	add.s32 	%r222, %r1251, -128;
	shl.b32 	%r1252, %r221, 8;
	or.b32  	%r223, %r1252, -2147483648;
	shr.u32 	%r224, %r222, 5;
	mov.u32 	%r1733, 0;
	mov.u64 	%rd1196, __cudart_i2opi_f;
	mov.u64 	%rd1197, %rd5;
	mov.u32 	%r1734, %r1733;

$L__BB0_376:
	.pragma "nounroll";
	mov.u32 	%r226, %r1734;
	ld.global.nc.u32 	%r1255, [%rd1196];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1253, %r1255, %r223, %r226;
	madc.hi.u32     %r1734, %r1255, %r223,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1197], %r1253;
	add.s64 	%rd1197, %rd1197, 4;
	add.s64 	%rd1196, %rd1196, 4;
	add.s32 	%r1733, %r1733, 1;
	setp.ne.s32 	%p526, %r1733, 6;
	@%p526 bra 	$L__BB0_376;

	add.s64 	%rd1107, %rd5, 24;
	mov.u32 	%r1260, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1258, %r1260, %r223, %r226;
	madc.hi.u32     %r1259, %r1260, %r223,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1107], %r1259;
	mov.u32 	%r1263, 4;
	sub.s32 	%r229, %r1263, %r224;
	mov.u32 	%r1264, 6;
	sub.s32 	%r1265, %r1264, %r224;
	mul.wide.s32 	%rd767, %r1265, 4;
	add.s64 	%rd768, %rd5, %rd767;
	ld.local.u32 	%r1735, [%rd768];
	ld.local.u32 	%r1736, [%rd768+-4];
	and.b32  	%r232, %r222, 31;
	setp.eq.s32 	%p527, %r232, 0;
	@%p527 bra 	$L__BB0_379;

	mov.u32 	%r1266, 32;
	sub.s32 	%r1267, %r1266, %r232;
	shr.u32 	%r1268, %r1736, %r1267;
	shl.b32 	%r1269, %r1735, %r232;
	add.s32 	%r1735, %r1268, %r1269;
	mul.wide.s32 	%rd769, %r229, 4;
	add.s64 	%rd770, %rd5, %rd769;
	ld.local.u32 	%r1270, [%rd770];
	shr.u32 	%r1271, %r1270, %r1267;
	shl.b32 	%r1272, %r1736, %r232;
	add.s32 	%r1736, %r1271, %r1272;

$L__BB0_379:
	and.b32  	%r1273, %r221, -2147483648;
	shr.u32 	%r1274, %r1736, 30;
	shl.b32 	%r1275, %r1735, 2;
	or.b32  	%r1276, %r1274, %r1275;
	shr.u32 	%r1277, %r1276, 31;
	shr.u32 	%r1278, %r1735, 30;
	add.s32 	%r1279, %r1277, %r1278;
	neg.s32 	%r1280, %r1279;
	setp.eq.s32 	%p528, %r1273, 0;
	selp.b32 	%r1737, %r1279, %r1280, %p528;
	setp.ne.s32 	%p529, %r1277, 0;
	xor.b32  	%r1281, %r1273, -2147483648;
	selp.b32 	%r1282, %r1281, %r1273, %p529;
	selp.b32 	%r1283, -1, 0, %p529;
	xor.b32  	%r1284, %r1276, %r1283;
	shl.b32 	%r1285, %r1736, 2;
	xor.b32  	%r1286, %r1285, %r1283;
	cvt.u64.u32 	%rd771, %r1284;
	cvt.u64.u32 	%rd772, %r1286;
	bfi.b64 	%rd773, %rd771, %rd772, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd773;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3520, %fd20;
	setp.eq.s32 	%p530, %r1282, 0;
	neg.f32 	%f3521, %f3520;
	selp.f32 	%f4969, %f3520, %f3521, %p530;

$L__BB0_381:
	mul.f32 	%f3523, %f523, 0f3F22F983;
	cvt.rni.s32.f32 	%r1742, %f3523;
	cvt.rn.f32.s32 	%f3524, %r1742;
	fma.rn.f32 	%f3526, %f3524, %f3515, %f523;
	fma.rn.f32 	%f3528, %f3524, %f3517, %f3526;
	fma.rn.f32 	%f4970, %f3524, %f3519, %f3528;
	abs.f32 	%f530, %f523;
	setp.ltu.f32 	%p531, %f530, 0f47CE4780;
	@%p531 bra 	$L__BB0_389;

	setp.eq.f32 	%p532, %f530, 0f7F800000;
	@%p532 bra 	$L__BB0_388;
	bra.uni 	$L__BB0_383;

$L__BB0_388:
	mov.f32 	%f3532, 0f00000000;
	mul.rn.f32 	%f4970, %f523, %f3532;
	mov.u32 	%r1742, 0;
	bra.uni 	$L__BB0_389;

$L__BB0_383:
	mov.b32 	%r240, %f523;
	shr.u32 	%r1290, %r240, 23;
	and.b32  	%r1291, %r1290, 255;
	add.s32 	%r241, %r1291, -128;
	shl.b32 	%r1292, %r240, 8;
	or.b32  	%r242, %r1292, -2147483648;
	shr.u32 	%r243, %r241, 5;
	mov.u32 	%r1738, 0;
	mov.u64 	%rd1198, __cudart_i2opi_f;
	mov.u64 	%rd1199, %rd5;
	mov.u32 	%r1739, %r1738;

$L__BB0_384:
	.pragma "nounroll";
	mov.u32 	%r245, %r1739;
	ld.global.nc.u32 	%r1295, [%rd1198];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1293, %r1295, %r242, %r245;
	madc.hi.u32     %r1739, %r1295, %r242,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1199], %r1293;
	add.s64 	%rd1199, %rd1199, 4;
	add.s64 	%rd1198, %rd1198, 4;
	add.s32 	%r1738, %r1738, 1;
	setp.ne.s32 	%p533, %r1738, 6;
	@%p533 bra 	$L__BB0_384;

	add.s64 	%rd1108, %rd5, 24;
	mov.u32 	%r1300, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1298, %r1300, %r242, %r245;
	madc.hi.u32     %r1299, %r1300, %r242,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1108], %r1299;
	mov.u32 	%r1303, 4;
	sub.s32 	%r248, %r1303, %r243;
	mov.u32 	%r1304, 6;
	sub.s32 	%r1305, %r1304, %r243;
	mul.wide.s32 	%rd775, %r1305, 4;
	add.s64 	%rd776, %rd5, %rd775;
	ld.local.u32 	%r1740, [%rd776];
	ld.local.u32 	%r1741, [%rd776+-4];
	and.b32  	%r251, %r241, 31;
	setp.eq.s32 	%p534, %r251, 0;
	@%p534 bra 	$L__BB0_387;

	mov.u32 	%r1306, 32;
	sub.s32 	%r1307, %r1306, %r251;
	shr.u32 	%r1308, %r1741, %r1307;
	shl.b32 	%r1309, %r1740, %r251;
	add.s32 	%r1740, %r1308, %r1309;
	mul.wide.s32 	%rd777, %r248, 4;
	add.s64 	%rd778, %rd5, %rd777;
	ld.local.u32 	%r1310, [%rd778];
	shr.u32 	%r1311, %r1310, %r1307;
	shl.b32 	%r1312, %r1741, %r251;
	add.s32 	%r1741, %r1311, %r1312;

$L__BB0_387:
	and.b32  	%r1313, %r240, -2147483648;
	shr.u32 	%r1314, %r1741, 30;
	shl.b32 	%r1315, %r1740, 2;
	or.b32  	%r1316, %r1314, %r1315;
	shr.u32 	%r1317, %r1316, 31;
	shr.u32 	%r1318, %r1740, 30;
	add.s32 	%r1319, %r1317, %r1318;
	neg.s32 	%r1320, %r1319;
	setp.eq.s32 	%p535, %r1313, 0;
	selp.b32 	%r1742, %r1319, %r1320, %p535;
	setp.ne.s32 	%p536, %r1317, 0;
	xor.b32  	%r1321, %r1313, -2147483648;
	selp.b32 	%r1322, %r1321, %r1313, %p536;
	selp.b32 	%r1323, -1, 0, %p536;
	xor.b32  	%r1324, %r1316, %r1323;
	shl.b32 	%r1325, %r1741, 2;
	xor.b32  	%r1326, %r1325, %r1323;
	cvt.u64.u32 	%rd779, %r1324;
	cvt.u64.u32 	%rd780, %r1326;
	bfi.b64 	%rd781, %rd779, %rd780, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd781;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3530, %fd22;
	setp.eq.s32 	%p537, %r1322, 0;
	neg.f32 	%f3531, %f3530;
	selp.f32 	%f4970, %f3530, %f3531, %p537;

$L__BB0_389:
	setp.lt.f32 	%p538, %f509, 0f00000000;
	mov.f32 	%f3533, 0f00000000;
	selp.f32 	%f3534, 0fBF800000, 0f3F800000, %p538;
	mov.f32 	%f3535, 0f3F800000;
	mul.f32 	%f3536, %f4969, %f4969;
	mov.f32 	%f3537, 0fBAB607ED;
	mov.f32 	%f3538, 0f37CBAC00;
	fma.rn.f32 	%f3539, %f3538, %f3536, %f3537;
	mov.f32 	%f3540, 0f3D2AAABB;
	fma.rn.f32 	%f3541, %f3539, %f3536, %f3540;
	mov.f32 	%f3542, 0fBEFFFFFF;
	fma.rn.f32 	%f3543, %f3541, %f3536, %f3542;
	fma.rn.f32 	%f3544, %f3543, %f3536, %f3535;
	mov.f32 	%f3545, 0f3C0885E4;
	mov.f32 	%f3546, 0fB94D4153;
	fma.rn.f32 	%f3547, %f3546, %f3536, %f3545;
	mov.f32 	%f3548, 0fBE2AAAA8;
	fma.rn.f32 	%f3549, %f3547, %f3536, %f3548;
	fma.rn.f32 	%f3550, %f3536, %f4969, %f3533;
	fma.rn.f32 	%f3551, %f3549, %f3550, %f4969;
	and.b32  	%r1328, %r1737, 1;
	setp.eq.b32 	%p539, %r1328, 1;
	selp.f32 	%f3552, %f3544, %f3551, %p539;
	selp.f32 	%f3553, %f3551, %f3544, %p539;
	neg.f32 	%f3554, %f3552;
	and.b32  	%r1329, %r1737, 2;
	setp.eq.s32 	%p540, %r1329, 0;
	selp.f32 	%f3555, %f3552, %f3554, %p540;
	neg.f32 	%f3556, %f3553;
	add.s32 	%r1330, %r1737, 1;
	and.b32  	%r1331, %r1330, 2;
	setp.eq.s32 	%p541, %r1331, 0;
	selp.f32 	%f3557, %f3553, %f3556, %p541;
	mul.f32 	%f3558, %f4970, %f4970;
	fma.rn.f32 	%f3559, %f3538, %f3558, %f3537;
	fma.rn.f32 	%f3560, %f3559, %f3558, %f3540;
	fma.rn.f32 	%f3561, %f3560, %f3558, %f3542;
	fma.rn.f32 	%f3562, %f3561, %f3558, %f3535;
	fma.rn.f32 	%f3563, %f3558, %f4970, %f3533;
	fma.rn.f32 	%f3564, %f3546, %f3558, %f3545;
	fma.rn.f32 	%f3565, %f3564, %f3558, %f3548;
	fma.rn.f32 	%f3566, %f3565, %f3563, %f4970;
	and.b32  	%r1332, %r1742, 1;
	setp.eq.b32 	%p542, %r1332, 1;
	selp.f32 	%f3567, %f3562, %f3566, %p542;
	selp.f32 	%f3568, %f3566, %f3562, %p542;
	and.b32  	%r1333, %r1742, 2;
	setp.eq.s32 	%p543, %r1333, 0;
	neg.f32 	%f3569, %f3567;
	selp.f32 	%f3570, %f3567, %f3569, %p543;
	add.s32 	%r1334, %r1742, 1;
	and.b32  	%r1335, %r1334, 2;
	setp.eq.s32 	%p544, %r1335, 0;
	neg.f32 	%f3571, %f3568;
	selp.f32 	%f3572, %f3568, %f3571, %p544;
	mov.b32 	%r1336, %f3572;
	neg.f32 	%f3573, %f3570;
	mov.b32 	%r1337, %f3570;
	cvt.u64.u32 	%rd782, %r1337;
	mov.b32 	%r1338, %f3573;
	cvt.u64.u32 	%rd783, %r1338;
	cvt.u64.u32 	%rd784, %r1336;
	bfi.b64 	%rd785, %rd784, %rd783, 32, 32;
	mov.b64 	{%r1339, %r1340}, %rd785;
	bfi.b64 	%rd786, %rd782, %rd784, 32, 32;
	mov.b64 	{%r1341, %r1342}, %rd786;
	mul.f32 	%f3574, %f3534, %f3555;
	mov.b32 	%r1343, %f3574;
	cvt.u64.u32 	%rd787, %r1343;
	mov.b32 	%r1344, %f3557;
	cvt.u64.u32 	%rd788, %r1344;
	neg.f32 	%f3575, %f3555;
	mov.b32 	%r1345, %f3575;
	mul.f32 	%f3576, %f3534, %f3557;
	mov.b32 	%r1346, %f3576;
	cvt.u64.u32 	%rd789, %r1346;
	cvt.u64.u32 	%rd790, %r1345;
	bfi.b64 	%rd791, %rd789, %rd790, 32, 32;
	mov.b64 	{%r1347, %r1348}, %rd791;
	bfi.b64 	%rd792, %rd787, %rd788, 32, 32;
	mov.b64 	{%r1349, %r1350}, %rd792;
	add.f32 	%f534, %f508, 0fBF800000;
	fma.rn.f32 	%f535, %f509, %f3534, 0fBF800000;
	mov.b32 	%f536, %r1341;
	mov.b32 	%f537, %r1342;
	mov.b32 	%f538, %r1339;
	mov.b32 	%f539, %r1340;
	mov.b32 	%f540, %r1349;
	mov.b32 	%f541, %r1350;
	mov.b32 	%f542, %r1347;
	mov.b32 	%f543, %r1348;
	add.f32 	%f544, %f504, 0fBF800000;
	setp.eq.f32 	%p545, %f433, 0f3F800000;
	@%p545 bra 	$L__BB0_394;
	bra.uni 	$L__BB0_390;

$L__BB0_394:
	ld.global.f32 	%f3642, [%rd81+20];
	add.f32 	%f3643, %f3642, %f3642;
	mul.f32 	%f3644, %f503, %f3643;
	mul.f32 	%f3645, %f534, %f536;
	mul.f32 	%f3646, %f534, %f537;
	mul.f32 	%f3647, %f535, %f538;
	mul.f32 	%f3648, %f541, %f3647;
	fma.rn.f32 	%f3649, %f540, %f3645, %f3648;
	mul.f32 	%f3650, %f535, %f539;
	mul.f32 	%f3651, %f541, %f3650;
	fma.rn.f32 	%f3652, %f540, %f3646, %f3651;
	mul.f32 	%f3653, %f543, %f3647;
	fma.rn.f32 	%f3654, %f542, %f3645, %f3653;
	mul.f32 	%f3655, %f543, %f3650;
	fma.rn.f32 	%f3656, %f542, %f3646, %f3655;
	mul.f32 	%f3657, %f3649, %f3644;
	mul.f32 	%f3658, %f3652, %f3644;
	mul.f32 	%f3659, %f3654, %f3644;
	mul.f32 	%f3660, %f3656, %f3644;
	mul.f32 	%f3661, %f4937, %f3659;
	fma.rn.f32 	%f3662, %f4951, %f3657, %f3661;
	mul.f32 	%f3663, %f4937, %f3660;
	fma.rn.f32 	%f3664, %f4951, %f3658, %f3663;
	mul.f32 	%f3665, %f3659, %f5020;
	fma.rn.f32 	%f3666, %f3657, %f4938, %f3665;
	mul.f32 	%f3667, %f3660, %f5020;
	fma.rn.f32 	%f3668, %f3658, %f4938, %f3667;
	ld.global.f32 	%f3669, [%rd81+16];
	mul.f32 	%f3670, %f503, %f3669;
	mul.f32 	%f3671, %f544, %f3670;
	mul.f32 	%f3672, %f504, %f3671;
	mov.u64 	%rd794, 0;
	st.local.v2.u64 	[%rd1], {%rd794, %rd794};
	mov.u32 	%r1356, 1065353216;
	st.local.u32 	[%rd1], %r1356;
	st.local.u32 	[%rd1+12], %r1356;
	ld.local.v4.f32 	{%f3673, %f3674, %f3675, %f3676}, [%rd1];
	fma.rn.f32 	%f3681, %f3672, %f3674, %f3664;
	mov.b32 	%r1357, %f3681;
	fma.rn.f32 	%f3682, %f3672, %f3673, %f3662;
	mov.b32 	%r1358, %f3682;
	fma.rn.f32 	%f3683, %f3672, %f3676, %f3668;
	mov.b32 	%r1359, %f3683;
	fma.rn.f32 	%f3684, %f3672, %f3675, %f3666;
	mov.b32 	%r1360, %f3684;
	st.local.v4.f32 	[%rd89], {%f3682, %f3681, %f3684, %f3683};
	mov.b64 	%rd1201, {%r1360, %r1359};
	mov.b64 	%rd1200, {%r1358, %r1357};
	bra.uni 	$L__BB0_395;

$L__BB0_390:
	ld.global.f32 	%f3577, [%rd81+20];
	add.f32 	%f3578, %f3577, %f3577;
	mul.f32 	%f3579, %f503, %f3578;
	max.f32 	%f3581, %f534, %f3533;
	mul.f32 	%f3582, %f536, %f3581;
	mul.f32 	%f3583, %f537, %f3581;
	max.f32 	%f3584, %f535, %f3533;
	mul.f32 	%f3585, %f538, %f3584;
	mul.f32 	%f3586, %f539, %f3584;
	mul.f32 	%f3587, %f541, %f3585;
	fma.rn.f32 	%f3588, %f540, %f3582, %f3587;
	mul.f32 	%f3589, %f541, %f3586;
	fma.rn.f32 	%f3590, %f540, %f3583, %f3589;
	mul.f32 	%f3591, %f543, %f3585;
	fma.rn.f32 	%f3592, %f542, %f3582, %f3591;
	mul.f32 	%f3593, %f543, %f3586;
	fma.rn.f32 	%f3594, %f542, %f3583, %f3593;
	mul.f32 	%f3595, %f3588, %f3579;
	mul.f32 	%f3596, %f3590, %f3579;
	mul.f32 	%f3597, %f3592, %f3579;
	mul.f32 	%f3598, %f3594, %f3579;
	mul.f32 	%f3599, %f4937, %f3597;
	fma.rn.f32 	%f4971, %f4951, %f3595, %f3599;
	mul.f32 	%f3600, %f4937, %f3598;
	fma.rn.f32 	%f4972, %f4951, %f3596, %f3600;
	mul.f32 	%f3601, %f3597, %f5020;
	fma.rn.f32 	%f4973, %f3595, %f4938, %f3601;
	mul.f32 	%f3602, %f3598, %f5020;
	fma.rn.f32 	%f4974, %f3596, %f4938, %f3602;
	min.f32 	%f3603, %f534, %f3533;
	mul.f32 	%f3604, %f536, %f3603;
	mul.f32 	%f3605, %f537, %f3603;
	min.f32 	%f3606, %f535, %f3533;
	mul.f32 	%f3607, %f538, %f3606;
	mul.f32 	%f3608, %f539, %f3606;
	mul.f32 	%f3609, %f541, %f3607;
	fma.rn.f32 	%f3610, %f540, %f3604, %f3609;
	mul.f32 	%f3611, %f541, %f3608;
	fma.rn.f32 	%f3612, %f540, %f3605, %f3611;
	mul.f32 	%f3613, %f543, %f3607;
	fma.rn.f32 	%f3614, %f542, %f3604, %f3613;
	mul.f32 	%f3615, %f543, %f3608;
	fma.rn.f32 	%f3616, %f542, %f3605, %f3615;
	mul.f32 	%f3617, %f3579, %f3610;
	mul.f32 	%f3618, %f3579, %f3612;
	mul.f32 	%f3619, %f3579, %f3614;
	mul.f32 	%f3620, %f3579, %f3616;
	mul.f32 	%f3621, %f4937, %f3619;
	fma.rn.f32 	%f4975, %f4951, %f3617, %f3621;
	mul.f32 	%f3622, %f4937, %f3620;
	fma.rn.f32 	%f4976, %f4951, %f3618, %f3622;
	mul.f32 	%f3623, %f3619, %f5020;
	fma.rn.f32 	%f4977, %f3617, %f4938, %f3623;
	mul.f32 	%f3624, %f3620, %f5020;
	fma.rn.f32 	%f4978, %f3618, %f4938, %f3624;
	ld.global.f32 	%f3625, [%rd81+16];
	mul.f32 	%f3626, %f503, %f3625;
	mul.f32 	%f3627, %f544, %f3626;
	mul.f32 	%f3628, %f504, %f3627;
	st.local.v4.f32 	[%rd1], {%f3533, %f3533, %f3533, %f3533};
	mov.u64 	%rd793, 0;
	st.local.v2.u64 	[%rd89], {%rd793, %rd793};
	mov.u32 	%r1351, 1065353216;
	st.local.u32 	[%rd89], %r1351;
	st.local.u32 	[%rd89+12], %r1351;
	ld.local.v4.f32 	{%f3629, %f3630, %f3631, %f3632}, [%rd89];
	mul.f32 	%f553, %f3628, %f3629;
	mul.f32 	%f554, %f3628, %f3630;
	mul.f32 	%f555, %f3628, %f3631;
	mul.f32 	%f556, %f3628, %f3632;
	setp.lt.f32 	%p546, %f504, 0f3F800000;
	@%p546 bra 	$L__BB0_392;
	bra.uni 	$L__BB0_391;

$L__BB0_392:
	add.f32 	%f4975, %f4975, %f553;
	add.f32 	%f4976, %f4976, %f554;
	add.f32 	%f4977, %f4977, %f555;
	add.f32 	%f4978, %f4978, %f556;
	bra.uni 	$L__BB0_393;

$L__BB0_391:
	add.f32 	%f4971, %f4971, %f553;
	add.f32 	%f4972, %f4972, %f554;
	add.f32 	%f4973, %f4973, %f555;
	add.f32 	%f4974, %f4974, %f556;

$L__BB0_393:
	ld.global.u8 	%rs32, [%rd81+8];
	setp.ne.s16 	%p547, %rs32, 0;
	setp.eq.f32 	%p548, %f433, 0f00000000;
	and.pred  	%p549, %p548, %p547;
	selp.f32 	%f3637, 0f00000000, 0f3F800000, %p549;
	fma.rn.f32 	%f3638, %f4972, %f3637, %f4976;
	mov.b32 	%r1352, %f3638;
	fma.rn.f32 	%f3639, %f4971, %f3637, %f4975;
	mov.b32 	%r1353, %f3639;
	fma.rn.f32 	%f3640, %f4974, %f3637, %f4978;
	mov.b32 	%r1354, %f3640;
	fma.rn.f32 	%f3641, %f4973, %f3637, %f4977;
	mov.b32 	%r1355, %f3641;
	mov.b64 	%rd1201, {%r1355, %r1354};
	mov.b64 	%rd1200, {%r1353, %r1352};
	bra.uni 	$L__BB0_395;

$L__BB0_344:
	setp.eq.f32 	%p479, %f435, 0f00000000;
	setp.eq.f32 	%p480, %f438, 0f7F800000;
	or.pred  	%p481, %p479, %p480;
	@%p481 bra 	$L__BB0_348;
	bra.uni 	$L__BB0_345;

$L__BB0_348:
	setp.eq.f32 	%p488, %f437, 0f3F800000;
	add.f32 	%f3290, %f435, %f435;
	mov.b32 	%r1204, %f3290;
	xor.b32  	%r1205, %r1204, 2139095040;
	setp.lt.s32 	%p489, %r215, 0;
	selp.b32 	%r1206, %r1205, %r1204, %p489;
	and.b32  	%r1207, %r1206, 2147483647;
	selp.b32 	%r1208, %r1206, %r1207, %p488;
	mov.b32 	%f4953, %r1208;
	bra.uni 	$L__BB0_350;

$L__BB0_216:
	setp.eq.f32 	%p311, %f263, 0f00000000;
	setp.eq.f32 	%p312, %f264, 0f7F800000;
	or.pred  	%p313, %p311, %p312;
	@%p313 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_217;

$L__BB0_219:
	mov.f32 	%f2421, 0f3E800000;
	cvt.rzi.f32.f32 	%f2422, %f2421;
	add.f32 	%f2423, %f2422, %f2422;
	mov.f32 	%f2424, 0f3F000000;
	sub.f32 	%f2425, %f2424, %f2423;
	abs.f32 	%f2426, %f2425;
	setp.eq.f32 	%p319, %f2426, 0f3F800000;
	add.f32 	%f2427, %f263, %f263;
	mov.b32 	%r892, %f2427;
	and.b32  	%r893, %r892, 2147483647;
	selp.b32 	%r894, %r892, %r893, %p319;
	mov.b32 	%f4918, %r894;
	bra.uni 	$L__BB0_221;

$L__BB0_229:
	setp.lt.f32 	%p329, %f276, 0f00800000;
	mul.f32 	%f2485, %f276, 0f4B800000;
	selp.f32 	%f2486, %f2485, %f276, %p329;
	mov.b32 	%r911, %f2486;
	add.s32 	%r912, %r911, -1060439283;
	and.b32  	%r913, %r912, -8388608;
	sub.s32 	%r914, %r911, %r913;
	mov.b32 	%f2487, %r914;
	cvt.rn.f32.s32 	%f2488, %r913;
	selp.f32 	%f2489, 0fC1C00000, 0f00000000, %p329;
	mov.f32 	%f2490, 0f34000000;
	fma.rn.f32 	%f2491, %f2488, %f2490, %f2489;
	add.f32 	%f2492, %f2487, 0fBF800000;
	add.f32 	%f2484, %f2487, 0f3F800000;
	mov.f32 	%f2493, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2483,%f2484;
	// end inline asm
	add.f32 	%f2494, %f2492, %f2492;
	mul.f32 	%f2495, %f2483, %f2494;
	mul.f32 	%f2496, %f2495, %f2495;
	neg.f32 	%f2497, %f2495;
	sub.f32 	%f2498, %f2492, %f2495;
	add.f32 	%f2499, %f2498, %f2498;
	fma.rn.f32 	%f2500, %f2497, %f2492, %f2499;
	mul.rn.f32 	%f2501, %f2483, %f2500;
	mov.f32 	%f2502, 0f3B52E7DB;
	mov.f32 	%f2503, 0f3A2C32E4;
	fma.rn.f32 	%f2504, %f2503, %f2496, %f2502;
	mov.f32 	%f2505, 0f3C93BB73;
	fma.rn.f32 	%f2506, %f2504, %f2496, %f2505;
	mov.f32 	%f2507, 0f3DF6384F;
	fma.rn.f32 	%f2508, %f2506, %f2496, %f2507;
	mul.rn.f32 	%f2509, %f2508, %f2496;
	mov.f32 	%f2510, 0f3FB8AA3B;
	fma.rn.f32 	%f2511, %f2495, %f2510, %f2491;
	mul.f32 	%f2512, %f2509, 0f40400000;
	sub.f32 	%f2513, %f2491, %f2511;
	fma.rn.f32 	%f2514, %f2495, %f2510, %f2513;
	fma.rn.f32 	%f2515, %f2501, %f2510, %f2514;
	mov.f32 	%f2516, 0f32A55E34;
	fma.rn.f32 	%f2517, %f2495, %f2516, %f2515;
	fma.rn.f32 	%f2518, %f2512, %f2501, %f2517;
	fma.rn.f32 	%f2519, %f2509, %f2495, %f2518;
	add.rn.f32 	%f2520, %f2511, %f2519;
	mov.f32 	%f2521, 0f3F000000;
	mul.rn.f32 	%f2522, %f2520, %f2521;
	cvt.rni.f32.f32 	%f2523, %f2522;
	sub.f32 	%f2524, %f2522, %f2523;
	neg.f32 	%f2525, %f2522;
	fma.rn.f32 	%f2526, %f2520, %f2521, %f2525;
	neg.f32 	%f2527, %f2511;
	add.rn.f32 	%f2528, %f2520, %f2527;
	neg.f32 	%f2529, %f2528;
	add.rn.f32 	%f2530, %f2519, %f2529;
	fma.rn.f32 	%f2531, %f2530, %f2521, %f2526;
	add.f32 	%f2532, %f2531, %f2524;
	setp.gt.f32 	%p330, %f2523, 0f00000000;
	selp.b32 	%r915, 0, -2097152000, %p330;
	setp.geu.f32 	%p331, %f275, 0f00000000;
	setp.lt.f32 	%p332, %f2522, 0f00000000;
	selp.f32 	%f2533, 0f00000000, 0f7F800000, %p332;
	abs.f32 	%f2534, %f2522;
	setp.gt.f32 	%p333, %f2534, 0f43180000;
	cvt.rzi.s32.f32 	%r916, %f2523;
	shl.b32 	%r917, %r916, 23;
	sub.s32 	%r918, %r917, %r915;
	mov.b32 	%f2535, %r918;
	add.s32 	%r919, %r915, 2130706432;
	mov.b32 	%f2536, %r919;
	mov.f32 	%f2537, 0f3AAF85ED;
	mov.f32 	%f2538, 0f391FCB8E;
	fma.rn.f32 	%f2539, %f2538, %f2532, %f2537;
	mov.f32 	%f2540, 0f3C1D9856;
	fma.rn.f32 	%f2541, %f2539, %f2532, %f2540;
	mov.f32 	%f2542, 0f3D6357BB;
	fma.rn.f32 	%f2543, %f2541, %f2532, %f2542;
	mov.f32 	%f2544, 0f3E75FDEC;
	fma.rn.f32 	%f2545, %f2543, %f2532, %f2544;
	mov.f32 	%f2546, 0f3F317218;
	fma.rn.f32 	%f2547, %f2545, %f2532, %f2546;
	fma.rn.f32 	%f2548, %f2547, %f2532, %f2493;
	mul.f32 	%f2549, %f2548, %f2536;
	mul.f32 	%f2550, %f2549, %f2535;
	selp.f32 	%f4921, %f2533, %f2550, %p333;
	@%p331 bra 	$L__BB0_233;

	mov.f32 	%f4921, 0f7FFFFFFF;

$L__BB0_233:
	ld.global.u8 	%rs26, [%rd81+48];
	setp.eq.s16 	%p335, %rs26, 0;
	@%p335 bra 	$L__BB0_237;

	div.rn.f32 	%f2560, %f219, %f275;
	setp.lt.f32 	%p336, %f2560, 0f00800000;
	mul.f32 	%f2561, %f2560, 0f4B000000;
	selp.f32 	%f281, %f2561, %f2560, %p336;
	selp.f32 	%f2562, 0fC1B80000, 0f00000000, %p336;
	mov.b32 	%r923, %f281;
	add.s32 	%r924, %r923, -1059760811;
	and.b32  	%r925, %r924, -8388608;
	sub.s32 	%r926, %r923, %r925;
	mov.b32 	%f2563, %r926;
	cvt.rn.f32.s32 	%f2564, %r925;
	mov.f32 	%f2565, 0f34000000;
	fma.rn.f32 	%f2566, %f2564, %f2565, %f2562;
	add.f32 	%f2567, %f2563, 0fBF800000;
	mov.f32 	%f2568, 0f3E1039F6;
	mov.f32 	%f2569, 0fBE055027;
	fma.rn.f32 	%f2570, %f2569, %f2567, %f2568;
	mov.f32 	%f2571, 0fBDF8CDCC;
	fma.rn.f32 	%f2572, %f2570, %f2567, %f2571;
	mov.f32 	%f2573, 0f3E0F2955;
	fma.rn.f32 	%f2574, %f2572, %f2567, %f2573;
	mov.f32 	%f2575, 0fBE2AD8B9;
	fma.rn.f32 	%f2576, %f2574, %f2567, %f2575;
	mov.f32 	%f2577, 0f3E4CED0B;
	fma.rn.f32 	%f2578, %f2576, %f2567, %f2577;
	mov.f32 	%f2579, 0fBE7FFF22;
	fma.rn.f32 	%f2580, %f2578, %f2567, %f2579;
	mov.f32 	%f2581, 0f3EAAAA78;
	fma.rn.f32 	%f2582, %f2580, %f2567, %f2581;
	mov.f32 	%f2583, 0fBF000000;
	fma.rn.f32 	%f2584, %f2582, %f2567, %f2583;
	mul.f32 	%f2585, %f2567, %f2584;
	fma.rn.f32 	%f2586, %f2585, %f2567, %f2567;
	mov.f32 	%f2587, 0f3F317218;
	fma.rn.f32 	%f4922, %f2566, %f2587, %f2586;
	setp.lt.u32 	%p337, %r923, 2139095040;
	@%p337 bra 	$L__BB0_236;

	mov.f32 	%f2588, 0f7F800000;
	fma.rn.f32 	%f4922, %f281, %f2588, %f2588;

$L__BB0_236:
	setp.eq.f32 	%p338, %f281, 0f00000000;
	selp.f32 	%f2589, 0fFF800000, %f4922, %p338;
	add.f32 	%f4924, %f4924, %f2589;

$L__BB0_237:
	mov.b64 	{%r927, %r928}, %rd156;
	mov.b64 	{%r929, %r930}, %rd155;
	mov.b32 	%f2590, %r929;
	mul.f32 	%f2591, %f2590, %f4921;
	mov.b32 	%f2592, %r930;
	mul.f32 	%f2593, %f2592, %f4921;
	mov.b32 	%f2594, %r927;
	mul.f32 	%f2595, %f2594, %f4921;
	mov.b32 	%f2596, %r928;
	mul.f32 	%f2597, %f2596, %f4921;
	mov.b64 	{%r931, %r932}, %rd158;
	mov.b64 	{%r933, %r934}, %rd157;
	mov.b32 	%f2598, %r933;
	mov.b32 	%f2599, %r934;
	mul.f32 	%f2600, %f2599, %f2595;
	mul.f32 	%f2601, %f2599, %f2597;
	mov.b32 	%f2602, %r931;
	mov.b32 	%f2603, %r932;
	mul.f32 	%f2604, %f2603, %f2595;
	mul.f32 	%f2605, %f2603, %f2597;
	fma.rn.f32 	%f2606, %f2598, %f2593, %f2601;
	mov.b32 	%r935, %f2606;
	fma.rn.f32 	%f2607, %f2598, %f2591, %f2600;
	mov.b32 	%r936, %f2607;
	fma.rn.f32 	%f2608, %f2602, %f2593, %f2605;
	mov.b32 	%r937, %f2608;
	fma.rn.f32 	%f2609, %f2602, %f2591, %f2604;
	mov.b32 	%r938, %f2609;
	mov.b64 	%rd1169, {%r938, %r937};
	mov.b64 	%rd1168, {%r936, %r935};
	bra.uni 	$L__BB0_238;

$L__BB0_356:
	setp.geu.f32 	%p500, %f463, 0f00000000;
	mov.f32 	%f4958, %f471;
	@%p500 bra 	$L__BB0_360;

	setp.eq.f32 	%p501, %f469, 0f3F800000;
	neg.f32 	%f3410, %f471;
	selp.f32 	%f4958, %f3410, %f471, %p501;

$L__BB0_360:
	add.f32 	%f3413, %f465, 0f00000000;
	add.f32 	%f3414, %f3413, %f467;
	mul.f32 	%f3415, %f3414, 0f3F000000;
	sub.f32 	%f3416, %f465, %f3415;
	sub.f32 	%f3417, %f467, %f3415;
	mul.f32 	%f3418, %f468, %f4958;
	mul.f32 	%f4959, %f3416, %f3418;
	mul.f32 	%f4960, %f466, %f3418;
	mul.f32 	%f4962, %f3417, %f3418;
	fma.rn.f32 	%f3419, %f463, %f463, 0fBF800000;
	mul.f32 	%f3420, %f464, 0f3F000000;
	mul.f32 	%f3421, %f3419, %f3420;
	mov.f32 	%f3422, 0f00000000;
	st.local.v4.f32 	[%rd1], {%f3422, %f3422, %f3422, %f3422};
	mov.u64 	%rd762, 0;
	st.local.v2.u64 	[%rd89], {%rd762, %rd762};
	mov.u32 	%r1227, 1065353216;
	st.local.u32 	[%rd89], %r1227;
	st.local.u32 	[%rd89+12], %r1227;
	ld.local.v4.f32 	{%f3423, %f3424, %f3425, %f3426}, [%rd89];
	mul.f32 	%f4963, %f3421, %f3423;
	mul.f32 	%f4964, %f3421, %f3424;
	mul.f32 	%f4965, %f3421, %f3425;
	mul.f32 	%f4966, %f3421, %f3426;
	setp.ltu.f32 	%p503, %f463, 0f3F800000;
	mov.f32 	%f4961, %f4960;
	@%p503 bra 	$L__BB0_362;

	add.f32 	%f4959, %f4959, %f4963;
	add.f32 	%f492, %f4960, %f4964;
	add.f32 	%f4961, %f4960, %f4965;
	add.f32 	%f4962, %f4962, %f4966;
	st.local.v4.f32 	[%rd1], {%f3422, %f3422, %f3422, %f3422};
	mov.f32 	%f4960, %f492;
	mov.f32 	%f4963, %f3422;
	mov.f32 	%f4964, %f3422;
	mov.f32 	%f4965, %f3422;
	mov.f32 	%f4966, %f3422;

$L__BB0_362:
	fma.rn.f32 	%f3435, %f462, %f4961, %f4965;
	mov.b32 	%r1228, %f3435;
	fma.rn.f32 	%f3436, %f462, %f4962, %f4966;
	mov.b32 	%r1229, %f3436;
	fma.rn.f32 	%f3437, %f462, %f4959, %f4963;
	mov.b32 	%r1230, %f3437;
	fma.rn.f32 	%f3438, %f462, %f4960, %f4964;
	mov.b32 	%r1231, %f3438;
	mov.b64 	%rd1200, {%r1230, %r1231};
	mov.b64 	%rd1201, {%r1228, %r1229};

$L__BB0_395:
	setp.eq.s32 	%p551, %r214, 1;
	mov.pred 	%p749, 0;
	@%p551 bra 	$L__BB0_407;

	mov.b64 	{%r1361, %r1362}, %rd1201;
	mov.b64 	{%r1363, %r1364}, %rd1200;
	mov.b32 	%f582, %r1363;
	abs.f32 	%f3685, %f582;
	mov.b32 	%f4981, %r1364;
	abs.f32 	%f3686, %f4981;
	setp.le.f32 	%p552, %f3686, %f3685;
	selp.f32 	%f3687, %f3685, %f3686, %p552;
	mov.b32 	%f584, %r1361;
	abs.f32 	%f3688, %f584;
	setp.le.f32 	%p553, %f3688, %f3687;
	selp.f32 	%f3689, %f3687, %f3688, %p553;
	mov.b32 	%f4982, %r1362;
	abs.f32 	%f3690, %f4982;
	setp.le.f32 	%p554, %f3690, %f3689;
	selp.f32 	%f586, %f3689, %f3690, %p554;
	setp.eq.f32 	%p555, %f586, 0f00000000;
	@%p555 bra 	$L__BB0_398;

	div.rn.f32 	%f4981, %f4981, %f586;
	div.rn.f32 	%f4982, %f4982, %f586;
	mov.b32 	%r1365, %f4981;
	div.rn.f32 	%f3691, %f582, %f586;
	mov.b32 	%r1366, %f3691;
	mov.b64 	%rd1200, {%r1366, %r1365};

$L__BB0_398:
	fma.rn.f32 	%f3693, %f4981, %f4981, 0f00000000;
	sqrt.rn.f32 	%f3694, %f3693;
	setp.ltu.f32 	%p556, %f4981, 0f00000000;
	selp.f32 	%f3695, 0fBF800000, 0f3F800000, %p556;
	neg.f32 	%f3696, %f4981;
	selp.f32 	%f3697, %f3696, %f4981, %p556;
	mul.f32 	%f4983, %f3695, %f3694;
	fma.rn.f32 	%f3698, %f3697, %f3694, %f3693;
	add.f32 	%f592, %f3698, %f3698;
	setp.eq.f32 	%p557, %f592, 0f00000000;
	@%p557 bra 	$L__BB0_400;

	add.f32 	%f3699, %f4981, %f4983;
	sqrt.rn.f32 	%f3700, %f592;
	div.rn.f32 	%f3701, %f3699, %f3700;
	neg.f32 	%f4983, %f4983;
	add.f32 	%f3702, %f3701, %f3701;
	fma.rn.f32 	%f3703, %f4982, %f3702, 0f00000000;
	mul.f32 	%f3704, %f3701, %f3703;
	add.f32 	%f3705, %f3704, 0f00000000;
	sub.f32 	%f3706, %f4982, %f3704;
	sub.f32 	%f3707, %f3706, %f3704;
	add.f32 	%f3708, %f3705, %f3705;
	mul.f32 	%f3709, %f3701, %f3708;
	fma.rn.f32 	%f4982, %f3701, %f3709, %f3707;

$L__BB0_400:
	abs.f32 	%f597, %f4983;
	mov.b64 	{%r258, %r1369}, %rd1200;
	mov.b32 	%f4985, %r258;
	abs.f32 	%f3710, %f597;
	abs.f32 	%f3711, %f4985;
	abs.f32 	%f3712, %f4982;
	add.f32 	%f3713, %f3712, %f3711;
	mul.f32 	%f3714, %f3713, 0f358637BD;
	setp.leu.f32 	%p558, %f3710, %f3714;
	@%p558 bra 	$L__BB0_406;

	mov.b32 	%r1370, %f597;
	cvt.u64.u32 	%rd799, %r258;
	cvt.u64.u32 	%rd800, %r1370;
	mov.b32 	%r1371, %f4982;
	cvt.u64.u32 	%rd801, %r1371;
	mov.u64 	%rd798, 0;
	bfi.b64 	%rd802, %rd801, %rd800, 32, 32;
	mov.b64 	{%r1372, %r1373}, %rd802;
	bfi.b64 	%rd803, %rd800, %rd799, 32, 32;
	mov.b64 	{%r1374, %r1375}, %rd803;
	mov.b32 	%f599, %r1374;
	mov.b32 	%f3715, %r1375;
	mov.b32 	%f3716, %r1372;
	mov.b32 	%f600, %r1373;
	sub.f32 	%f3717, %f599, %f600;
	mul.f32 	%f3718, %f3717, 0f3F000000;
	mul.f32 	%f3719, %f3718, %f3718;
	fma.rn.f32 	%f601, %f3715, %f3716, %f3719;
	setp.ltu.f32 	%p559, %f601, 0f00000000;
	mov.u64 	%rd1203, %rd798;
	mov.u64 	%rd1204, %rd798;
	mov.u64 	%rd1205, %rd798;
	@%p559 bra 	$L__BB0_403;

	sqrt.rn.f32 	%f3720, %f601;
	add.f32 	%f3721, %f600, %f599;
	mul.f32 	%f3722, %f3721, 0f3F000000;
	add.f32 	%f3723, %f3722, %f3720;
	sub.f32 	%f3724, %f3722, %f3720;
	mov.b32 	%r1376, %f3723;
	mov.b32 	%r1377, %f3724;
	cvt.u64.u32 	%rd806, %r1377;
	cvt.u64.u32 	%rd807, %r1376;
	bfi.b64 	%rd808, %rd806, %rd807, 32, 32;
	shr.u64 	%rd1204, %rd808, 32;
	shl.b64 	%rd1203, %rd808, 32;
	mov.u64 	%rd1205, 1;

$L__BB0_403:
	or.b64  	%rd264, %rd1205, %rd1203;
	or.b64  	%rd265, %rd798, %rd1204;
	cvt.u32.u64 	%r1378, %rd1203;
	cvt.u32.u64 	%r1379, %rd1205;
	or.b32  	%r1380, %r1379, %r1378;
	setp.eq.s32 	%p560, %r1380, 0;
	@%p560 bra 	$L__BB0_405;

	mov.b64 	{%r1381, %r1382}, %rd265;
	mov.b64 	{%r1383, %r1384}, %rd264;
	mov.b32 	%f4985, %r1384;
	mov.b32 	%f4982, %r1381;

$L__BB0_406:
	mul.f32 	%f3725, %f586, %f4982;
	mul.f32 	%f3726, %f586, %f4985;
	setp.le.f32 	%p561, %f3726, %f3725;
	selp.f32 	%f3727, %f3726, %f3725, %p561;
	setp.ge.f32 	%p562, %f3726, %f3725;
	selp.f32 	%f3728, %f3726, %f3725, %p562;
	ld.global.f32 	%f3729, [%rd81+84];
	setp.gt.f32 	%p563, %f3728, %f3729;
	sub.f32 	%f3730, %f3728, %f3727;
	mul.f32 	%f3731, %f3730, 0f3F000000;
	ld.global.f32 	%f3732, [%rd81+88];
	setp.gt.f32 	%p564, %f3731, %f3732;
	or.pred  	%p749, %p563, %p564;

$L__BB0_407:
	selp.b32 	%r8, 0, %r8, %p749;

$L__BB0_408:
	mov.b32 	%f607, %r8;
	and.b16  	%rs33, %rs7, 3;
	setp.eq.s16 	%p565, %rs33, 1;
	@%p565 bra 	$L__BB0_423;

	setp.eq.s16 	%p566, %rs33, 2;
	mov.f32 	%f4987, 0f3F800000;
	@%p566 bra 	$L__BB0_412;

	setp.ne.s16 	%p567, %rs33, 3;
	@%p567 bra 	$L__BB0_433;

	mov.f32 	%f5010, 0f00000000;
	mov.f32 	%f5011, %f5010;
	mov.f32 	%f5012, %f5010;
	mov.f32 	%f5013, %f5010;
	bra.uni 	$L__BB0_465;

$L__BB0_412:
	ld.global.f32 	%f608, [%rd81+8];
	div.rn.f32 	%f3740, %f382, %f4951;
	div.rn.f32 	%f609, %f3740, %f382;
	ld.global.u32 	%r261, [%rd81+12];
	cvt.rn.f32.s32 	%f610, %r261;
	mul.f32 	%f3741, %f610, 0f3F000000;
	cvt.rzi.f32.f32 	%f3742, %f3741;
	add.f32 	%f3743, %f3742, %f3742;
	sub.f32 	%f3744, %f610, %f3743;
	abs.f32 	%f611, %f3744;
	abs.f32 	%f612, %f609;
	setp.lt.f32 	%p568, %f612, 0f00800000;
	mul.f32 	%f3745, %f612, 0f4B800000;
	selp.f32 	%f3746, %f3745, %f612, %p568;
	selp.f32 	%f3747, 0fC1C00000, 0f00000000, %p568;
	mov.b32 	%r1385, %f3746;
	add.s32 	%r1386, %r1385, -1060439283;
	and.b32  	%r1387, %r1386, -8388608;
	sub.s32 	%r1388, %r1385, %r1387;
	mov.b32 	%f3748, %r1388;
	cvt.rn.f32.s32 	%f3749, %r1387;
	mov.f32 	%f3750, 0f34000000;
	fma.rn.f32 	%f3751, %f3749, %f3750, %f3747;
	add.f32 	%f3752, %f3748, 0fBF800000;
	add.f32 	%f3738, %f3748, 0f3F800000;
	mov.f32 	%f3739, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3737,%f3738;
	// end inline asm
	add.f32 	%f3753, %f3752, %f3752;
	mul.f32 	%f3754, %f3737, %f3753;
	mul.f32 	%f3755, %f3754, %f3754;
	sub.f32 	%f3756, %f3752, %f3754;
	add.f32 	%f3757, %f3756, %f3756;
	neg.f32 	%f3758, %f3754;
	fma.rn.f32 	%f3759, %f3758, %f3752, %f3757;
	mul.rn.f32 	%f3760, %f3737, %f3759;
	mov.f32 	%f3761, 0f3B52E7DB;
	mov.f32 	%f3762, 0f3A2C32E4;
	fma.rn.f32 	%f3763, %f3762, %f3755, %f3761;
	mov.f32 	%f3764, 0f3C93BB73;
	fma.rn.f32 	%f3765, %f3763, %f3755, %f3764;
	mov.f32 	%f3766, 0f3DF6384F;
	fma.rn.f32 	%f3767, %f3765, %f3755, %f3766;
	mul.rn.f32 	%f3768, %f3767, %f3755;
	mov.f32 	%f3769, 0f3FB8AA3B;
	fma.rn.f32 	%f3770, %f3754, %f3769, %f3751;
	sub.f32 	%f3771, %f3751, %f3770;
	fma.rn.f32 	%f3772, %f3754, %f3769, %f3771;
	fma.rn.f32 	%f3773, %f3760, %f3769, %f3772;
	mov.f32 	%f3774, 0f32A55E34;
	fma.rn.f32 	%f3775, %f3754, %f3774, %f3773;
	mul.f32 	%f3776, %f3768, 0f40400000;
	fma.rn.f32 	%f3777, %f3776, %f3760, %f3775;
	fma.rn.f32 	%f3778, %f3768, %f3754, %f3777;
	add.rn.f32 	%f3779, %f3770, %f3778;
	neg.f32 	%f3780, %f3770;
	add.rn.f32 	%f3781, %f3779, %f3780;
	neg.f32 	%f3782, %f3781;
	add.rn.f32 	%f3783, %f3778, %f3782;
	mul.rn.f32 	%f3784, %f3779, %f610;
	neg.f32 	%f3785, %f3784;
	fma.rn.f32 	%f3786, %f3779, %f610, %f3785;
	fma.rn.f32 	%f3787, %f3783, %f610, %f3786;
	cvt.rni.f32.f32 	%f3788, %f3784;
	sub.f32 	%f3789, %f3784, %f3788;
	add.f32 	%f3790, %f3787, %f3789;
	mov.f32 	%f3791, 0f3AAF85ED;
	mov.f32 	%f3792, 0f391FCB8E;
	fma.rn.f32 	%f3793, %f3792, %f3790, %f3791;
	mov.f32 	%f3794, 0f3C1D9856;
	fma.rn.f32 	%f3795, %f3793, %f3790, %f3794;
	mov.f32 	%f3796, 0f3D6357BB;
	fma.rn.f32 	%f3797, %f3795, %f3790, %f3796;
	mov.f32 	%f3798, 0f3E75FDEC;
	fma.rn.f32 	%f3799, %f3797, %f3790, %f3798;
	mov.f32 	%f3800, 0f3F317218;
	fma.rn.f32 	%f3801, %f3799, %f3790, %f3800;
	fma.rn.f32 	%f3802, %f3801, %f3790, %f3739;
	cvt.rzi.s32.f32 	%r1389, %f3788;
	setp.gt.f32 	%p569, %f3788, 0f00000000;
	selp.b32 	%r1390, 0, -2097152000, %p569;
	add.s32 	%r1391, %r1390, 2130706432;
	mov.b32 	%f3803, %r1391;
	mul.f32 	%f3804, %f3802, %f3803;
	shl.b32 	%r1392, %r1389, 23;
	sub.s32 	%r1393, %r1392, %r1390;
	mov.b32 	%f3805, %r1393;
	mul.f32 	%f3806, %f3804, %f3805;
	abs.f32 	%f3807, %f3784;
	setp.gt.f32 	%p570, %f3807, 0f43180000;
	setp.lt.f32 	%p571, %f3784, 0f00000000;
	selp.f32 	%f3808, 0f00000000, 0f7F800000, %p571;
	selp.f32 	%f613, %f3808, %f3806, %p570;
	setp.eq.f32 	%p572, %f609, 0f3F800000;
	setp.eq.s32 	%p573, %r261, 0;
	or.pred  	%p574, %p572, %p573;
	@%p574 bra 	$L__BB0_421;

	setp.gtu.f32 	%p575, %f612, 0f7F800000;
	@%p575 bra 	$L__BB0_420;

	abs.f32 	%f614, %f610;
	setp.gtu.f32 	%p576, %f614, 0f7F800000;
	@%p576 bra 	$L__BB0_420;
	bra.uni 	$L__BB0_415;

$L__BB0_420:
	add.rn.f32 	%f4987, %f609, %f610;

$L__BB0_421:
	add.f32 	%f3814, %f4987, 0fBF800000;
	mul.f32 	%f3815, %f608, %f3814;
	ld.global.f32 	%f3816, [%rd81+20];
	neg.f32 	%f3817, %f3816;
	max.f32 	%f3818, %f3815, %f3817;
	mul.f32 	%f3819, %f4939, %f3818;
	neg.f32 	%f3820, %f3819;
	mov.f32 	%f3821, 0f00000000;
	st.local.v4.f32 	[%rd1], {%f3821, %f3821, %f3821, %f3821};
	mov.u64 	%rd809, 0;
	st.local.v2.u64 	[%rd89], {%rd809, %rd809};
	mov.u32 	%r1399, 1065353216;
	st.local.u32 	[%rd89], %r1399;
	st.local.u32 	[%rd89+12], %r1399;
	ld.local.v4.f32 	{%f3822, %f3823, %f3824, %f3825}, [%rd89];
	mul.f32 	%f5010, %f3822, %f3820;
	mul.f32 	%f5011, %f3823, %f3820;
	mul.f32 	%f5012, %f3824, %f3820;
	mul.f32 	%f5013, %f3825, %f3820;
	ld.global.f32 	%f627, [%rd81+16];
	setp.eq.f32 	%p588, %f627, 0f00000000;
	@%p588 bra 	$L__BB0_465;

	add.f32 	%f3830, %f4940, %f4940;
	add.f32 	%f3831, %f4942, %f4941;
	add.f32 	%f3832, %f4943, %f4943;
	mul.f32 	%f3833, %f3831, 0f3F000000;
	mul.f32 	%f3834, %f3832, 0f3F000000;
	mul.f32 	%f3835, %f3830, 0f3F000000;
	add.f32 	%f3836, %f3835, 0f00000000;
	add.f32 	%f3837, %f3834, %f3836;
	mul.f32 	%f3838, %f3837, 0f3F000000;
	st.local.v4.f32 	[%rd1], {%f3835, %f3833, %f3833, %f3834};
	sub.f32 	%f3839, %f3835, %f3838;
	st.local.f32 	[%rd1], %f3839;
	sub.f32 	%f3840, %f3834, %f3838;
	st.local.f32 	[%rd1+12], %f3840;
	ld.local.v4.f32 	{%f3841, %f3842, %f3843, %f3844}, [%rd1];
	add.f32 	%f3845, %f627, %f627;
	mul.f32 	%f3846, %f4939, %f3845;
	fma.rn.f32 	%f5010, %f3846, %f3841, %f5010;
	fma.rn.f32 	%f5011, %f3846, %f3842, %f5011;
	fma.rn.f32 	%f5012, %f3846, %f3843, %f5012;
	fma.rn.f32 	%f5013, %f3846, %f3844, %f5013;
	bra.uni 	$L__BB0_465;

$L__BB0_423:
	ld.global.u64 	%rd810, [%rd81+24];
	shl.b64 	%rd811, %rd70, 4;
	add.s64 	%rd812, %rd810, %rd811;
	ld.f32 	%f3854, [%rd812+8];
	mul.f32 	%f3855, %f607, 0f3F7FBE77;
	fma.rn.f32 	%f632, %f3855, %f607, 0f3A83126F;
	mul.f32 	%f3856, %f4951, %f5020;
	sub.f32 	%f633, %f3856, %f380;
	ld.global.f32 	%f3857, [%rd81+16];
	mul.f32 	%f3858, %f3857, 0f3F2AAAAB;
	ld.global.f32 	%f3859, [%rd81+12];
	mul.f32 	%f3860, %f3854, %f3859;
	fma.rn.f32 	%f634, %f3854, %f3858, %f3860;
	mul.f32 	%f3861, %f4937, %f4937;
	fma.rn.f32 	%f635, %f4951, %f4951, %f3861;
	mul.f32 	%f3862, %f4937, %f5020;
	fma.rn.f32 	%f636, %f4951, %f4938, %f3862;
	mul.f32 	%f3863, %f5020, %f5020;
	fma.rn.f32 	%f637, %f4938, %f4938, %f3863;
	mul.f32 	%f638, %f3854, %f3857;
	mov.f32 	%f3864, 0fBF000000;
	cvt.rzi.f32.f32 	%f3865, %f3864;
	add.f32 	%f3866, %f3865, %f3865;
	mov.f32 	%f3867, 0fBF800000;
	sub.f32 	%f3868, %f3867, %f3866;
	abs.f32 	%f639, %f3868;
	abs.f32 	%f640, %f633;
	setp.lt.f32 	%p589, %f640, 0f00800000;
	mul.f32 	%f3869, %f640, 0f4B800000;
	selp.f32 	%f3870, %f3869, %f640, %p589;
	selp.f32 	%f3871, 0fC1C00000, 0f00000000, %p589;
	mov.b32 	%r1400, %f3870;
	add.s32 	%r1401, %r1400, -1060439283;
	and.b32  	%r1402, %r1401, -8388608;
	sub.s32 	%r1403, %r1400, %r1402;
	mov.b32 	%f3872, %r1403;
	cvt.rn.f32.s32 	%f3873, %r1402;
	mov.f32 	%f3874, 0f34000000;
	fma.rn.f32 	%f3875, %f3873, %f3874, %f3871;
	add.f32 	%f3876, %f3872, 0fBF800000;
	add.f32 	%f3852, %f3872, 0f3F800000;
	mov.f32 	%f4988, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3851,%f3852;
	// end inline asm
	add.f32 	%f3877, %f3876, %f3876;
	mul.f32 	%f3878, %f3851, %f3877;
	mul.f32 	%f3879, %f3878, %f3878;
	sub.f32 	%f3880, %f3876, %f3878;
	add.f32 	%f3881, %f3880, %f3880;
	neg.f32 	%f3882, %f3878;
	fma.rn.f32 	%f3883, %f3882, %f3876, %f3881;
	mul.rn.f32 	%f3884, %f3851, %f3883;
	mov.f32 	%f3885, 0f3B52E7DB;
	mov.f32 	%f3886, 0f3A2C32E4;
	fma.rn.f32 	%f3887, %f3886, %f3879, %f3885;
	mov.f32 	%f3888, 0f3C93BB73;
	fma.rn.f32 	%f3889, %f3887, %f3879, %f3888;
	mov.f32 	%f3890, 0f3DF6384F;
	fma.rn.f32 	%f3891, %f3889, %f3879, %f3890;
	mul.rn.f32 	%f3892, %f3891, %f3879;
	mov.f32 	%f3893, 0f3FB8AA3B;
	fma.rn.f32 	%f3894, %f3878, %f3893, %f3875;
	sub.f32 	%f3895, %f3875, %f3894;
	fma.rn.f32 	%f3896, %f3878, %f3893, %f3895;
	fma.rn.f32 	%f3897, %f3884, %f3893, %f3896;
	mov.f32 	%f3898, 0f32A55E34;
	fma.rn.f32 	%f3899, %f3878, %f3898, %f3897;
	mul.f32 	%f3900, %f3892, 0f40400000;
	fma.rn.f32 	%f3901, %f3900, %f3884, %f3899;
	fma.rn.f32 	%f3902, %f3892, %f3878, %f3901;
	add.rn.f32 	%f3903, %f3894, %f3902;
	neg.f32 	%f3904, %f3894;
	add.rn.f32 	%f3905, %f3903, %f3904;
	neg.f32 	%f3906, %f3905;
	add.rn.f32 	%f3907, %f3902, %f3906;
	mul.rn.f32 	%f3908, %f3903, %f3867;
	neg.f32 	%f3909, %f3908;
	fma.rn.f32 	%f3910, %f3903, %f3867, %f3909;
	fma.rn.f32 	%f3911, %f3907, %f3867, %f3910;
	cvt.rni.f32.f32 	%f3912, %f3908;
	sub.f32 	%f3913, %f3908, %f3912;
	add.f32 	%f3914, %f3911, %f3913;
	mov.f32 	%f3915, 0f3AAF85ED;
	mov.f32 	%f3916, 0f391FCB8E;
	fma.rn.f32 	%f3917, %f3916, %f3914, %f3915;
	mov.f32 	%f3918, 0f3C1D9856;
	fma.rn.f32 	%f3919, %f3917, %f3914, %f3918;
	mov.f32 	%f3920, 0f3D6357BB;
	fma.rn.f32 	%f3921, %f3919, %f3914, %f3920;
	mov.f32 	%f3922, 0f3E75FDEC;
	fma.rn.f32 	%f3923, %f3921, %f3914, %f3922;
	mov.f32 	%f3924, 0f3F317218;
	fma.rn.f32 	%f3925, %f3923, %f3914, %f3924;
	fma.rn.f32 	%f3926, %f3925, %f3914, %f4988;
	cvt.rzi.s32.f32 	%r1404, %f3912;
	setp.gt.f32 	%p590, %f3912, 0f00000000;
	selp.b32 	%r1405, 0, -2097152000, %p590;
	add.s32 	%r1406, %r1405, 2130706432;
	mov.b32 	%f3927, %r1406;
	mul.f32 	%f3928, %f3926, %f3927;
	shl.b32 	%r1407, %r1404, 23;
	sub.s32 	%r1408, %r1407, %r1405;
	mov.b32 	%f3929, %r1408;
	mul.f32 	%f3930, %f3928, %f3929;
	abs.f32 	%f3931, %f3908;
	setp.gt.f32 	%p591, %f3931, 0f43180000;
	setp.lt.f32 	%p592, %f3908, 0f00000000;
	selp.f32 	%f3932, 0f00000000, 0f7F800000, %p592;
	selp.f32 	%f641, %f3932, %f3930, %p591;
	setp.eq.f32 	%p593, %f633, 0f3F800000;
	@%p593 bra 	$L__BB0_430;

	setp.gtu.f32 	%p594, %f640, 0f7F800000;
	@%p594 bra 	$L__BB0_429;
	bra.uni 	$L__BB0_425;

$L__BB0_429:
	mov.f32 	%f3935, 0fBF800000;
	add.rn.f32 	%f4988, %f633, %f3935;
	bra.uni 	$L__BB0_430;

$L__BB0_433:
	ld.global.u64 	%rd814, [%rd81+24];
	shl.b64 	%rd815, %rd70, 4;
	add.s64 	%rd816, %rd814, %rd815;
	ld.f32 	%f677, [%rd816+8];
	mul.f32 	%f3958, %f4951, %f5020;
	sub.f32 	%f678, %f3958, %f380;
	ld.local.v4.f32 	{%f4951, %f3960, %f3961, %f3962}, [%rd77];
	add.f32 	%f3964, %f3962, %f4951;
	mul.f32 	%f680, %f3964, 0f3F000000;
	sub.f32 	%f3965, %f4951, %f3962;
	mul.f32 	%f3966, %f3965, 0f3F000000;
	add.f32 	%f3969, %f3960, %f3961;
	mul.f32 	%f3970, %f3969, 0f3F000000;
	sub.f32 	%f3971, %f3960, %f3961;
	mul.f32 	%f681, %f3971, 0f3F000000;
	mul.f32 	%f3972, %f681, %f681;
	fma.rn.f32 	%f3973, %f680, %f680, %f3972;
	sqrt.rn.f32 	%f3974, %f3973;
	mul.f32 	%f3975, %f3970, %f3970;
	fma.rn.f32 	%f3976, %f3966, %f3966, %f3975;
	sqrt.rn.f32 	%f3977, %f3976;
	add.f32 	%f682, %f3974, %f3977;
	sub.f32 	%f683, %f3974, %f3977;
	abs.f32 	%f684, %f3966;
	abs.f32 	%f685, %f3970;
	setp.eq.f32 	%p602, %f684, 0f00000000;
	setp.eq.f32 	%p603, %f685, 0f00000000;
	and.pred  	%p604, %p602, %p603;
	mov.b32 	%r262, %f3966;
	mov.b32 	%r1414, %f3970;
	and.b32  	%r263, %r1414, -2147483648;
	@%p604 bra 	$L__BB0_437;
	bra.uni 	$L__BB0_434;

$L__BB0_437:
	shr.s32 	%r1419, %r262, 31;
	and.b32  	%r1420, %r1419, 1078530011;
	or.b32  	%r1421, %r1420, %r263;
	mov.b32 	%f4997, %r1421;
	bra.uni 	$L__BB0_438;

$L__BB0_434:
	setp.eq.f32 	%p605, %f684, 0f7F800000;
	setp.eq.f32 	%p606, %f685, 0f7F800000;
	and.pred  	%p607, %p605, %p606;
	@%p607 bra 	$L__BB0_436;
	bra.uni 	$L__BB0_435;

$L__BB0_436:
	setp.lt.s32 	%p611, %r262, 0;
	selp.b32 	%r1417, 1075235812, 1061752795, %p611;
	or.b32  	%r1418, %r1417, %r263;
	mov.b32 	%f4997, %r1418;
	bra.uni 	$L__BB0_438;

$L__BB0_435:
	setp.lt.s32 	%p608, %r262, 0;
	min.f32 	%f3978, %f685, %f684;
	max.f32 	%f3979, %f685, %f684;
	div.rn.f32 	%f3980, %f3978, %f3979;
	mul.rn.f32 	%f3981, %f3980, %f3980;
	mov.f32 	%f3982, 0fC0B59883;
	mov.f32 	%f3983, 0fBF52C7EA;
	fma.rn.f32 	%f3984, %f3981, %f3983, %f3982;
	mov.f32 	%f3985, 0fC0D21907;
	fma.rn.f32 	%f3986, %f3984, %f3981, %f3985;
	mul.f32 	%f3987, %f3981, %f3986;
	mul.f32 	%f3988, %f3980, %f3987;
	add.f32 	%f3989, %f3981, 0f41355DC0;
	mov.f32 	%f3990, 0f41E6BD60;
	fma.rn.f32 	%f3991, %f3989, %f3981, %f3990;
	mov.f32 	%f3992, 0f419D92C8;
	fma.rn.f32 	%f3993, %f3991, %f3981, %f3992;
	rcp.rn.f32 	%f3994, %f3993;
	fma.rn.f32 	%f3995, %f3988, %f3994, %f3980;
	mov.f32 	%f3996, 0f3FC90FDB;
	sub.f32 	%f3997, %f3996, %f3995;
	setp.gt.f32 	%p609, %f685, %f684;
	selp.f32 	%f3998, %f3997, %f3995, %p609;
	mov.f32 	%f3999, 0f40490FDB;
	sub.f32 	%f4000, %f3999, %f3998;
	selp.f32 	%f4001, %f4000, %f3998, %p608;
	mov.b32 	%r1415, %f4001;
	or.b32  	%r1416, %r263, %r1415;
	mov.b32 	%f4002, %r1416;
	add.f32 	%f4003, %f684, %f685;
	setp.le.f32 	%p610, %f4003, 0f7F800000;
	selp.f32 	%f4997, %f4002, %f4003, %p610;

$L__BB0_438:
	abs.f32 	%f690, %f680;
	setp.eq.f32 	%p612, %f690, 0f00000000;
	abs.f32 	%f691, %f681;
	setp.eq.f32 	%p613, %f691, 0f00000000;
	and.pred  	%p614, %p612, %p613;
	mov.b32 	%r264, %f680;
	mov.b32 	%r1422, %f681;
	and.b32  	%r265, %r1422, -2147483648;
	@%p614 bra 	$L__BB0_442;
	bra.uni 	$L__BB0_439;

$L__BB0_442:
	shr.s32 	%r1427, %r264, 31;
	and.b32  	%r1428, %r1427, 1078530011;
	or.b32  	%r1429, %r1428, %r265;
	mov.b32 	%f4998, %r1429;
	bra.uni 	$L__BB0_443;

$L__BB0_439:
	setp.eq.f32 	%p615, %f690, 0f7F800000;
	setp.eq.f32 	%p616, %f691, 0f7F800000;
	and.pred  	%p617, %p615, %p616;
	@%p617 bra 	$L__BB0_441;
	bra.uni 	$L__BB0_440;

$L__BB0_441:
	setp.lt.s32 	%p621, %r264, 0;
	selp.b32 	%r1425, 1075235812, 1061752795, %p621;
	or.b32  	%r1426, %r1425, %r265;
	mov.b32 	%f4998, %r1426;
	bra.uni 	$L__BB0_443;

$L__BB0_440:
	setp.lt.s32 	%p618, %r264, 0;
	min.f32 	%f4004, %f691, %f690;
	max.f32 	%f4005, %f691, %f690;
	div.rn.f32 	%f4006, %f4004, %f4005;
	mul.rn.f32 	%f4007, %f4006, %f4006;
	mov.f32 	%f4008, 0fC0B59883;
	mov.f32 	%f4009, 0fBF52C7EA;
	fma.rn.f32 	%f4010, %f4007, %f4009, %f4008;
	mov.f32 	%f4011, 0fC0D21907;
	fma.rn.f32 	%f4012, %f4010, %f4007, %f4011;
	mul.f32 	%f4013, %f4007, %f4012;
	mul.f32 	%f4014, %f4006, %f4013;
	add.f32 	%f4015, %f4007, 0f41355DC0;
	mov.f32 	%f4016, 0f41E6BD60;
	fma.rn.f32 	%f4017, %f4015, %f4007, %f4016;
	mov.f32 	%f4018, 0f419D92C8;
	fma.rn.f32 	%f4019, %f4017, %f4007, %f4018;
	rcp.rn.f32 	%f4020, %f4019;
	fma.rn.f32 	%f4021, %f4014, %f4020, %f4006;
	mov.f32 	%f4022, 0f3FC90FDB;
	sub.f32 	%f4023, %f4022, %f4021;
	setp.gt.f32 	%p619, %f691, %f690;
	selp.f32 	%f4024, %f4023, %f4021, %p619;
	mov.f32 	%f4025, 0f40490FDB;
	sub.f32 	%f4026, %f4025, %f4024;
	selp.f32 	%f4027, %f4026, %f4024, %p618;
	mov.b32 	%r1423, %f4027;
	or.b32  	%r1424, %r265, %r1423;
	mov.b32 	%f4028, %r1424;
	add.f32 	%f4029, %f690, %f691;
	setp.le.f32 	%p620, %f4029, 0f7F800000;
	selp.f32 	%f4998, %f4028, %f4029, %p620;

$L__BB0_443:
	sub.f32 	%f4030, %f4998, %f4997;
	mul.f32 	%f696, %f4030, 0f3F000000;
	add.f32 	%f4031, %f4997, %f4998;
	mul.f32 	%f697, %f4031, 0f3F000000;
	mul.f32 	%f4032, %f696, 0f3F22F983;
	cvt.rni.s32.f32 	%r1748, %f4032;
	cvt.rn.f32.s32 	%f4033, %r1748;
	mov.f32 	%f4034, 0fBFC90FDA;
	fma.rn.f32 	%f4035, %f4033, %f4034, %f696;
	mov.f32 	%f4036, 0fB3A22168;
	fma.rn.f32 	%f4037, %f4033, %f4036, %f4035;
	mov.f32 	%f4038, 0fA7C234C5;
	fma.rn.f32 	%f4999, %f4033, %f4038, %f4037;
	abs.f32 	%f699, %f696;
	setp.ltu.f32 	%p622, %f699, 0f47CE4780;
	@%p622 bra 	$L__BB0_451;

	setp.eq.f32 	%p623, %f699, 0f7F800000;
	@%p623 bra 	$L__BB0_450;
	bra.uni 	$L__BB0_445;

$L__BB0_450:
	mov.f32 	%f4041, 0f00000000;
	mul.rn.f32 	%f4999, %f696, %f4041;
	mov.u32 	%r1748, 0;
	bra.uni 	$L__BB0_451;

$L__BB0_425:
	setp.eq.f32 	%p595, %f633, 0f00000000;
	setp.eq.f32 	%p596, %f640, 0f7F800000;
	or.pred  	%p597, %p595, %p596;
	@%p597 bra 	$L__BB0_428;
	bra.uni 	$L__BB0_426;

$L__BB0_428:
	setp.eq.f32 	%p600, %f639, 0f3F800000;
	add.f32 	%f3934, %f633, %f633;
	mov.b32 	%r1409, %f3934;
	xor.b32  	%r1410, %r1409, 2139095040;
	and.b32  	%r1411, %r1410, 2147483647;
	selp.b32 	%r1412, %r1410, %r1411, %p600;
	mov.b32 	%f4988, %r1412;
	bra.uni 	$L__BB0_430;

$L__BB0_445:
	mov.b32 	%r267, %f696;
	shr.u32 	%r1432, %r267, 23;
	and.b32  	%r1433, %r1432, 255;
	add.s32 	%r268, %r1433, -128;
	shl.b32 	%r1434, %r267, 8;
	or.b32  	%r269, %r1434, -2147483648;
	shr.u32 	%r270, %r268, 5;
	mov.u32 	%r1744, 0;
	mov.u64 	%rd1206, __cudart_i2opi_f;
	mov.u64 	%rd1207, %rd5;
	mov.u32 	%r1745, %r1744;

$L__BB0_446:
	.pragma "nounroll";
	mov.u32 	%r272, %r1745;
	ld.global.nc.u32 	%r1437, [%rd1206];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1435, %r1437, %r269, %r272;
	madc.hi.u32     %r1745, %r1437, %r269,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1207], %r1435;
	add.s64 	%rd1207, %rd1207, 4;
	add.s64 	%rd1206, %rd1206, 4;
	add.s32 	%r1744, %r1744, 1;
	setp.ne.s32 	%p624, %r1744, 6;
	@%p624 bra 	$L__BB0_446;

	add.s64 	%rd1109, %rd5, 24;
	mov.u32 	%r1442, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1440, %r1442, %r269, %r272;
	madc.hi.u32     %r1441, %r1442, %r269,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1109], %r1441;
	mov.u32 	%r1445, 4;
	sub.s32 	%r275, %r1445, %r270;
	mov.u32 	%r1446, 6;
	sub.s32 	%r1447, %r1446, %r270;
	mul.wide.s32 	%rd818, %r1447, 4;
	add.s64 	%rd819, %rd5, %rd818;
	ld.local.u32 	%r1746, [%rd819];
	ld.local.u32 	%r1747, [%rd819+-4];
	and.b32  	%r278, %r268, 31;
	setp.eq.s32 	%p625, %r278, 0;
	@%p625 bra 	$L__BB0_449;

	mov.u32 	%r1448, 32;
	sub.s32 	%r1449, %r1448, %r278;
	shr.u32 	%r1450, %r1747, %r1449;
	shl.b32 	%r1451, %r1746, %r278;
	add.s32 	%r1746, %r1450, %r1451;
	mul.wide.s32 	%rd820, %r275, 4;
	add.s64 	%rd821, %rd5, %rd820;
	ld.local.u32 	%r1452, [%rd821];
	shr.u32 	%r1453, %r1452, %r1449;
	shl.b32 	%r1454, %r1747, %r278;
	add.s32 	%r1747, %r1453, %r1454;

$L__BB0_449:
	and.b32  	%r1455, %r267, -2147483648;
	shr.u32 	%r1456, %r1747, 30;
	shl.b32 	%r1457, %r1746, 2;
	or.b32  	%r1458, %r1456, %r1457;
	shr.u32 	%r1459, %r1458, 31;
	shr.u32 	%r1460, %r1746, 30;
	add.s32 	%r1461, %r1459, %r1460;
	neg.s32 	%r1462, %r1461;
	setp.eq.s32 	%p626, %r1455, 0;
	selp.b32 	%r1748, %r1461, %r1462, %p626;
	setp.ne.s32 	%p627, %r1459, 0;
	xor.b32  	%r1463, %r1455, -2147483648;
	selp.b32 	%r1464, %r1463, %r1455, %p627;
	selp.b32 	%r1465, -1, 0, %p627;
	xor.b32  	%r1466, %r1458, %r1465;
	shl.b32 	%r1467, %r1747, 2;
	xor.b32  	%r1468, %r1467, %r1465;
	cvt.u64.u32 	%rd822, %r1466;
	cvt.u64.u32 	%rd823, %r1468;
	bfi.b64 	%rd824, %rd822, %rd823, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd824;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4039, %fd24;
	setp.eq.s32 	%p628, %r1464, 0;
	neg.f32 	%f4040, %f4039;
	selp.f32 	%f4999, %f4039, %f4040, %p628;

$L__BB0_451:
	mul.f32 	%f4042, %f697, 0f3F22F983;
	cvt.rni.s32.f32 	%r1753, %f4042;
	cvt.rn.f32.s32 	%f4043, %r1753;
	fma.rn.f32 	%f4045, %f4043, %f4034, %f697;
	fma.rn.f32 	%f4047, %f4043, %f4036, %f4045;
	fma.rn.f32 	%f5000, %f4043, %f4038, %f4047;
	abs.f32 	%f704, %f697;
	setp.ltu.f32 	%p629, %f704, 0f47CE4780;
	@%p629 bra 	$L__BB0_459;

	setp.eq.f32 	%p630, %f704, 0f7F800000;
	@%p630 bra 	$L__BB0_458;
	bra.uni 	$L__BB0_453;

$L__BB0_458:
	mov.f32 	%f4051, 0f00000000;
	mul.rn.f32 	%f5000, %f697, %f4051;
	mov.u32 	%r1753, 0;
	bra.uni 	$L__BB0_459;

$L__BB0_453:
	mov.b32 	%r286, %f697;
	shr.u32 	%r1472, %r286, 23;
	and.b32  	%r1473, %r1472, 255;
	add.s32 	%r287, %r1473, -128;
	shl.b32 	%r1474, %r286, 8;
	or.b32  	%r288, %r1474, -2147483648;
	shr.u32 	%r289, %r287, 5;
	mov.u32 	%r1749, 0;
	mov.u64 	%rd1208, __cudart_i2opi_f;
	mov.u64 	%rd1209, %rd5;
	mov.u32 	%r1750, %r1749;

$L__BB0_454:
	.pragma "nounroll";
	mov.u32 	%r291, %r1750;
	ld.global.nc.u32 	%r1477, [%rd1208];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1475, %r1477, %r288, %r291;
	madc.hi.u32     %r1750, %r1477, %r288,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1209], %r1475;
	add.s64 	%rd1209, %rd1209, 4;
	add.s64 	%rd1208, %rd1208, 4;
	add.s32 	%r1749, %r1749, 1;
	setp.ne.s32 	%p631, %r1749, 6;
	@%p631 bra 	$L__BB0_454;

	add.s64 	%rd1110, %rd5, 24;
	mov.u32 	%r1482, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1480, %r1482, %r288, %r291;
	madc.hi.u32     %r1481, %r1482, %r288,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1110], %r1481;
	mov.u32 	%r1485, 4;
	sub.s32 	%r294, %r1485, %r289;
	mov.u32 	%r1486, 6;
	sub.s32 	%r1487, %r1486, %r289;
	mul.wide.s32 	%rd826, %r1487, 4;
	add.s64 	%rd827, %rd5, %rd826;
	ld.local.u32 	%r1751, [%rd827];
	ld.local.u32 	%r1752, [%rd827+-4];
	and.b32  	%r297, %r287, 31;
	setp.eq.s32 	%p632, %r297, 0;
	@%p632 bra 	$L__BB0_457;

	mov.u32 	%r1488, 32;
	sub.s32 	%r1489, %r1488, %r297;
	shr.u32 	%r1490, %r1752, %r1489;
	shl.b32 	%r1491, %r1751, %r297;
	add.s32 	%r1751, %r1490, %r1491;
	mul.wide.s32 	%rd828, %r294, 4;
	add.s64 	%rd829, %rd5, %rd828;
	ld.local.u32 	%r1492, [%rd829];
	shr.u32 	%r1493, %r1492, %r1489;
	shl.b32 	%r1494, %r1752, %r297;
	add.s32 	%r1752, %r1493, %r1494;

$L__BB0_457:
	and.b32  	%r1495, %r286, -2147483648;
	shr.u32 	%r1496, %r1752, 30;
	shl.b32 	%r1497, %r1751, 2;
	or.b32  	%r1498, %r1496, %r1497;
	shr.u32 	%r1499, %r1498, 31;
	shr.u32 	%r1500, %r1751, 30;
	add.s32 	%r1501, %r1499, %r1500;
	neg.s32 	%r1502, %r1501;
	setp.eq.s32 	%p633, %r1495, 0;
	selp.b32 	%r1753, %r1501, %r1502, %p633;
	setp.ne.s32 	%p634, %r1499, 0;
	xor.b32  	%r1503, %r1495, -2147483648;
	selp.b32 	%r1504, %r1503, %r1495, %p634;
	selp.b32 	%r1505, -1, 0, %p634;
	xor.b32  	%r1506, %r1498, %r1505;
	shl.b32 	%r1507, %r1752, 2;
	xor.b32  	%r1508, %r1507, %r1505;
	cvt.u64.u32 	%rd830, %r1506;
	cvt.u64.u32 	%rd831, %r1508;
	bfi.b64 	%rd832, %rd830, %rd831, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd832;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4049, %fd26;
	setp.eq.s32 	%p635, %r1504, 0;
	neg.f32 	%f4050, %f4049;
	selp.f32 	%f5000, %f4049, %f4050, %p635;

$L__BB0_459:
	setp.lt.f32 	%p636, %f683, 0f00000000;
	mov.f32 	%f4052, 0f00000000;
	selp.f32 	%f4053, 0fBF800000, 0f3F800000, %p636;
	mov.f32 	%f4054, 0f3F800000;
	mul.f32 	%f4055, %f4999, %f4999;
	mov.f32 	%f4056, 0fBAB607ED;
	mov.f32 	%f4057, 0f37CBAC00;
	fma.rn.f32 	%f4058, %f4057, %f4055, %f4056;
	mov.f32 	%f4059, 0f3D2AAABB;
	fma.rn.f32 	%f4060, %f4058, %f4055, %f4059;
	mov.f32 	%f4061, 0fBEFFFFFF;
	fma.rn.f32 	%f4062, %f4060, %f4055, %f4061;
	fma.rn.f32 	%f4063, %f4062, %f4055, %f4054;
	mov.f32 	%f4064, 0f3C0885E4;
	mov.f32 	%f4065, 0fB94D4153;
	fma.rn.f32 	%f4066, %f4065, %f4055, %f4064;
	mov.f32 	%f4067, 0fBE2AAAA8;
	fma.rn.f32 	%f4068, %f4066, %f4055, %f4067;
	fma.rn.f32 	%f4069, %f4055, %f4999, %f4052;
	fma.rn.f32 	%f4070, %f4068, %f4069, %f4999;
	and.b32  	%r1510, %r1748, 1;
	setp.eq.b32 	%p637, %r1510, 1;
	selp.f32 	%f4071, %f4063, %f4070, %p637;
	selp.f32 	%f4072, %f4070, %f4063, %p637;
	neg.f32 	%f4073, %f4071;
	and.b32  	%r1511, %r1748, 2;
	setp.eq.s32 	%p638, %r1511, 0;
	selp.f32 	%f4074, %f4071, %f4073, %p638;
	neg.f32 	%f4075, %f4072;
	add.s32 	%r1512, %r1748, 1;
	and.b32  	%r1513, %r1512, 2;
	setp.eq.s32 	%p639, %r1513, 0;
	selp.f32 	%f4076, %f4072, %f4075, %p639;
	mul.f32 	%f4077, %f5000, %f5000;
	fma.rn.f32 	%f4078, %f4057, %f4077, %f4056;
	fma.rn.f32 	%f4079, %f4078, %f4077, %f4059;
	fma.rn.f32 	%f4080, %f4079, %f4077, %f4061;
	fma.rn.f32 	%f4081, %f4080, %f4077, %f4054;
	fma.rn.f32 	%f4082, %f4077, %f5000, %f4052;
	fma.rn.f32 	%f4083, %f4065, %f4077, %f4064;
	fma.rn.f32 	%f4084, %f4083, %f4077, %f4067;
	fma.rn.f32 	%f4085, %f4084, %f4082, %f5000;
	and.b32  	%r1514, %r1753, 1;
	setp.eq.b32 	%p640, %r1514, 1;
	selp.f32 	%f4086, %f4081, %f4085, %p640;
	selp.f32 	%f4087, %f4085, %f4081, %p640;
	and.b32  	%r1515, %r1753, 2;
	setp.eq.s32 	%p641, %r1515, 0;
	neg.f32 	%f4088, %f4086;
	selp.f32 	%f4089, %f4086, %f4088, %p641;
	add.s32 	%r1516, %r1753, 1;
	and.b32  	%r1517, %r1516, 2;
	setp.eq.s32 	%p642, %r1517, 0;
	neg.f32 	%f4090, %f4087;
	selp.f32 	%f4091, %f4087, %f4090, %p642;
	mov.b32 	%r1518, %f4091;
	neg.f32 	%f4092, %f4089;
	mov.b32 	%r1519, %f4089;
	cvt.u64.u32 	%rd833, %r1519;
	mov.b32 	%r1520, %f4092;
	cvt.u64.u32 	%rd834, %r1520;
	cvt.u64.u32 	%rd835, %r1518;
	bfi.b64 	%rd836, %rd835, %rd834, 32, 32;
	mov.b64 	{%r1521, %r1522}, %rd836;
	bfi.b64 	%rd837, %rd833, %rd835, 32, 32;
	mov.b64 	{%r1523, %r1524}, %rd837;
	mul.f32 	%f4093, %f4053, %f4074;
	mov.b32 	%r1525, %f4093;
	cvt.u64.u32 	%rd838, %r1525;
	mov.b32 	%r1526, %f4076;
	cvt.u64.u32 	%rd839, %r1526;
	neg.f32 	%f4094, %f4074;
	mov.b32 	%r1527, %f4094;
	mul.f32 	%f4095, %f4053, %f4076;
	mov.b32 	%r1528, %f4095;
	cvt.u64.u32 	%rd840, %r1528;
	cvt.u64.u32 	%rd841, %r1527;
	bfi.b64 	%rd842, %rd840, %rd841, 32, 32;
	mov.b64 	{%r1529, %r1530}, %rd842;
	bfi.b64 	%rd843, %rd838, %rd839, 32, 32;
	mov.b64 	{%r1531, %r1532}, %rd843;
	add.f32 	%f708, %f682, 0fBF800000;
	fma.rn.f32 	%f709, %f683, %f4053, 0fBF800000;
	mov.b32 	%f710, %r1523;
	mov.b32 	%f711, %r1524;
	mov.b32 	%f712, %r1521;
	mov.b32 	%f713, %r1522;
	mov.b32 	%f714, %r1531;
	mov.b32 	%f715, %r1532;
	mov.b32 	%f716, %r1529;
	mov.b32 	%f717, %r1530;
	add.f32 	%f718, %f678, 0fBF800000;
	setp.eq.f32 	%p643, %f607, 0f3F800000;
	@%p643 bra 	$L__BB0_464;
	bra.uni 	$L__BB0_460;

$L__BB0_464:
	ld.global.f32 	%f4157, [%rd81+20];
	add.f32 	%f4158, %f4157, %f4157;
	mul.f32 	%f4159, %f677, %f4158;
	mul.f32 	%f4160, %f708, %f710;
	mul.f32 	%f4161, %f708, %f711;
	mul.f32 	%f4162, %f709, %f712;
	mul.f32 	%f4163, %f715, %f4162;
	fma.rn.f32 	%f4164, %f714, %f4160, %f4163;
	mul.f32 	%f4165, %f709, %f713;
	mul.f32 	%f4166, %f715, %f4165;
	fma.rn.f32 	%f4167, %f714, %f4161, %f4166;
	mul.f32 	%f4168, %f717, %f4162;
	fma.rn.f32 	%f4169, %f716, %f4160, %f4168;
	mul.f32 	%f4170, %f717, %f4165;
	fma.rn.f32 	%f4171, %f716, %f4161, %f4170;
	mul.f32 	%f4172, %f4164, %f4159;
	mul.f32 	%f4173, %f4167, %f4159;
	mul.f32 	%f4174, %f4169, %f4159;
	mul.f32 	%f4175, %f4171, %f4159;
	mul.f32 	%f4176, %f4937, %f4174;
	fma.rn.f32 	%f4177, %f4951, %f4172, %f4176;
	mul.f32 	%f4178, %f4937, %f4175;
	fma.rn.f32 	%f4179, %f4951, %f4173, %f4178;
	mul.f32 	%f4180, %f4174, %f5020;
	fma.rn.f32 	%f4181, %f4172, %f4938, %f4180;
	mul.f32 	%f4182, %f4175, %f5020;
	fma.rn.f32 	%f4183, %f4173, %f4938, %f4182;
	ld.global.f32 	%f4184, [%rd81+16];
	mul.f32 	%f4185, %f677, %f4184;
	mul.f32 	%f4186, %f718, %f4185;
	mul.f32 	%f4187, %f678, %f4186;
	mov.u64 	%rd845, 0;
	st.local.v2.u64 	[%rd1], {%rd845, %rd845};
	mov.u32 	%r1534, 1065353216;
	st.local.u32 	[%rd1], %r1534;
	st.local.u32 	[%rd1+12], %r1534;
	ld.local.v4.f32 	{%f4188, %f4189, %f4190, %f4191}, [%rd1];
	fma.rn.f32 	%f5013, %f4187, %f4191, %f4183;
	fma.rn.f32 	%f5012, %f4187, %f4190, %f4181;
	fma.rn.f32 	%f5011, %f4187, %f4189, %f4179;
	fma.rn.f32 	%f5010, %f4187, %f4188, %f4177;
	st.local.v4.f32 	[%rd89], {%f5010, %f5011, %f5012, %f5013};
	bra.uni 	$L__BB0_465;

$L__BB0_460:
	ld.global.f32 	%f4096, [%rd81+20];
	add.f32 	%f4097, %f4096, %f4096;
	mul.f32 	%f4098, %f677, %f4097;
	max.f32 	%f4100, %f708, %f4052;
	mul.f32 	%f4101, %f710, %f4100;
	mul.f32 	%f4102, %f711, %f4100;
	max.f32 	%f4103, %f709, %f4052;
	mul.f32 	%f4104, %f712, %f4103;
	mul.f32 	%f4105, %f713, %f4103;
	mul.f32 	%f4106, %f715, %f4104;
	fma.rn.f32 	%f4107, %f714, %f4101, %f4106;
	mul.f32 	%f4108, %f715, %f4105;
	fma.rn.f32 	%f4109, %f714, %f4102, %f4108;
	mul.f32 	%f4110, %f717, %f4104;
	fma.rn.f32 	%f4111, %f716, %f4101, %f4110;
	mul.f32 	%f4112, %f717, %f4105;
	fma.rn.f32 	%f4113, %f716, %f4102, %f4112;
	mul.f32 	%f4114, %f4107, %f4098;
	mul.f32 	%f4115, %f4109, %f4098;
	mul.f32 	%f4116, %f4111, %f4098;
	mul.f32 	%f4117, %f4113, %f4098;
	mul.f32 	%f4118, %f4937, %f4116;
	fma.rn.f32 	%f5001, %f4951, %f4114, %f4118;
	mul.f32 	%f4119, %f4937, %f4117;
	fma.rn.f32 	%f5002, %f4951, %f4115, %f4119;
	mul.f32 	%f4120, %f4116, %f5020;
	fma.rn.f32 	%f5003, %f4114, %f4938, %f4120;
	mul.f32 	%f4121, %f4117, %f5020;
	fma.rn.f32 	%f5004, %f4115, %f4938, %f4121;
	min.f32 	%f4122, %f708, %f4052;
	mul.f32 	%f4123, %f710, %f4122;
	mul.f32 	%f4124, %f711, %f4122;
	min.f32 	%f4125, %f709, %f4052;
	mul.f32 	%f4126, %f712, %f4125;
	mul.f32 	%f4127, %f713, %f4125;
	mul.f32 	%f4128, %f715, %f4126;
	fma.rn.f32 	%f4129, %f714, %f4123, %f4128;
	mul.f32 	%f4130, %f715, %f4127;
	fma.rn.f32 	%f4131, %f714, %f4124, %f4130;
	mul.f32 	%f4132, %f717, %f4126;
	fma.rn.f32 	%f4133, %f716, %f4123, %f4132;
	mul.f32 	%f4134, %f717, %f4127;
	fma.rn.f32 	%f4135, %f716, %f4124, %f4134;
	mul.f32 	%f4136, %f4098, %f4129;
	mul.f32 	%f4137, %f4098, %f4131;
	mul.f32 	%f4138, %f4098, %f4133;
	mul.f32 	%f4139, %f4098, %f4135;
	mul.f32 	%f4140, %f4937, %f4138;
	fma.rn.f32 	%f5005, %f4951, %f4136, %f4140;
	mul.f32 	%f4141, %f4937, %f4139;
	fma.rn.f32 	%f5006, %f4951, %f4137, %f4141;
	mul.f32 	%f4142, %f4138, %f5020;
	fma.rn.f32 	%f5007, %f4136, %f4938, %f4142;
	mul.f32 	%f4143, %f4139, %f5020;
	fma.rn.f32 	%f5008, %f4137, %f4938, %f4143;
	ld.global.f32 	%f4144, [%rd81+16];
	mul.f32 	%f4145, %f677, %f4144;
	mul.f32 	%f4146, %f718, %f4145;
	mul.f32 	%f4147, %f678, %f4146;
	st.local.v4.f32 	[%rd1], {%f4052, %f4052, %f4052, %f4052};
	mov.u64 	%rd844, 0;
	st.local.v2.u64 	[%rd89], {%rd844, %rd844};
	mov.u32 	%r1533, 1065353216;
	st.local.u32 	[%rd89], %r1533;
	st.local.u32 	[%rd89+12], %r1533;
	ld.local.v4.f32 	{%f4148, %f4149, %f4150, %f4151}, [%rd89];
	mul.f32 	%f727, %f4147, %f4148;
	mul.f32 	%f728, %f4147, %f4149;
	mul.f32 	%f729, %f4147, %f4150;
	mul.f32 	%f730, %f4147, %f4151;
	setp.lt.f32 	%p644, %f678, 0f3F800000;
	@%p644 bra 	$L__BB0_462;
	bra.uni 	$L__BB0_461;

$L__BB0_462:
	add.f32 	%f5005, %f5005, %f727;
	add.f32 	%f5006, %f5006, %f728;
	add.f32 	%f5007, %f5007, %f729;
	add.f32 	%f5008, %f5008, %f730;
	bra.uni 	$L__BB0_463;

$L__BB0_461:
	add.f32 	%f5001, %f5001, %f727;
	add.f32 	%f5002, %f5002, %f728;
	add.f32 	%f5003, %f5003, %f729;
	add.f32 	%f5004, %f5004, %f730;

$L__BB0_463:
	ld.global.u8 	%rs34, [%rd81+8];
	setp.ne.s16 	%p645, %rs34, 0;
	setp.eq.f32 	%p646, %f607, 0f00000000;
	and.pred  	%p647, %p646, %p645;
	selp.f32 	%f4156, 0f00000000, 0f3F800000, %p647;
	fma.rn.f32 	%f5010, %f5001, %f4156, %f5005;
	fma.rn.f32 	%f5011, %f5002, %f4156, %f5006;
	fma.rn.f32 	%f5012, %f5003, %f4156, %f5007;
	fma.rn.f32 	%f5013, %f5004, %f4156, %f5008;
	bra.uni 	$L__BB0_465;

$L__BB0_415:
	setp.eq.f32 	%p577, %f609, 0f00000000;
	setp.eq.f32 	%p578, %f612, 0f7F800000;
	or.pred  	%p579, %p577, %p578;
	@%p579 bra 	$L__BB0_419;
	bra.uni 	$L__BB0_416;

$L__BB0_419:
	setp.eq.f32 	%p586, %f611, 0f3F800000;
	add.f32 	%f3813, %f609, %f609;
	mov.b32 	%r1394, %f3813;
	xor.b32  	%r1395, %r1394, 2139095040;
	setp.lt.s32 	%p587, %r261, 0;
	selp.b32 	%r1396, %r1395, %r1394, %p587;
	and.b32  	%r1397, %r1396, 2147483647;
	selp.b32 	%r1398, %r1396, %r1397, %p586;
	mov.b32 	%f4987, %r1398;
	bra.uni 	$L__BB0_421;

$L__BB0_426:
	setp.geu.f32 	%p598, %f633, 0f00000000;
	mov.f32 	%f4988, %f641;
	@%p598 bra 	$L__BB0_430;

	setp.eq.f32 	%p599, %f639, 0f3F800000;
	neg.f32 	%f3933, %f641;
	selp.f32 	%f4988, %f3933, %f641, %p599;

$L__BB0_430:
	add.f32 	%f3936, %f635, 0f00000000;
	add.f32 	%f3937, %f3936, %f637;
	mul.f32 	%f3938, %f3937, 0f3F000000;
	sub.f32 	%f3939, %f635, %f3938;
	sub.f32 	%f3940, %f637, %f3938;
	mul.f32 	%f3941, %f638, %f4988;
	mul.f32 	%f4989, %f3939, %f3941;
	mul.f32 	%f4990, %f636, %f3941;
	mul.f32 	%f4992, %f3940, %f3941;
	fma.rn.f32 	%f3942, %f633, %f633, 0fBF800000;
	mul.f32 	%f3943, %f634, 0f3F000000;
	mul.f32 	%f3944, %f3942, %f3943;
	mov.f32 	%f3945, 0f00000000;
	st.local.v4.f32 	[%rd1], {%f3945, %f3945, %f3945, %f3945};
	mov.u64 	%rd813, 0;
	st.local.v2.u64 	[%rd89], {%rd813, %rd813};
	mov.u32 	%r1413, 1065353216;
	st.local.u32 	[%rd89], %r1413;
	st.local.u32 	[%rd89+12], %r1413;
	ld.local.v4.f32 	{%f3946, %f3947, %f3948, %f3949}, [%rd89];
	mul.f32 	%f4993, %f3944, %f3946;
	mul.f32 	%f4994, %f3944, %f3947;
	mul.f32 	%f4995, %f3944, %f3948;
	mul.f32 	%f4996, %f3944, %f3949;
	setp.ltu.f32 	%p601, %f633, 0f3F800000;
	mov.f32 	%f4991, %f4990;
	@%p601 bra 	$L__BB0_432;

	add.f32 	%f4989, %f4989, %f4993;
	add.f32 	%f662, %f4990, %f4994;
	add.f32 	%f4991, %f4990, %f4995;
	add.f32 	%f4992, %f4992, %f4996;
	st.local.v4.f32 	[%rd1], {%f3945, %f3945, %f3945, %f3945};
	mov.f32 	%f4990, %f662;
	mov.f32 	%f4993, %f3945;
	mov.f32 	%f4994, %f3945;
	mov.f32 	%f4995, %f3945;
	mov.f32 	%f4996, %f3945;

$L__BB0_432:
	fma.rn.f32 	%f5010, %f632, %f4989, %f4993;
	fma.rn.f32 	%f5011, %f632, %f4990, %f4994;
	fma.rn.f32 	%f5012, %f632, %f4991, %f4995;
	fma.rn.f32 	%f5013, %f632, %f4992, %f4996;

$L__BB0_465:
	ld.param.f32 	%f4838, [g2p2g_param_11];
	div.rn.f32 	%f4199, %f79, %f4838;
	mov.b32 	%r1535, %f4199;
	and.b32  	%r1536, %r1535, -2147483648;
	or.b32  	%r1537, %r1536, 1056964608;
	mov.b32 	%f4200, %r1537;
	add.rz.f32 	%f4201, %f4199, %f4200;
	cvt.rzi.f32.f32 	%f768, %f4201;
	div.rn.f32 	%f4202, %f80, %f4838;
	mov.b32 	%r1538, %f4202;
	and.b32  	%r1539, %r1538, -2147483648;
	or.b32  	%r1540, %r1539, 1056964608;
	mov.b32 	%f4203, %r1540;
	add.rz.f32 	%f4204, %f4202, %f4203;
	cvt.rzi.f32.f32 	%f769, %f4204;
	add.f32 	%f4205, %f768, 0fBF800000;
	add.f32 	%f4206, %f769, 0fBF800000;
	mul.f32 	%f4207, %f4838, %f4205;
	mul.f32 	%f4208, %f4838, %f4206;
	sub.f32 	%f770, %f4207, %f79;
	sub.f32 	%f771, %f4208, %f80;
	neg.f32 	%f4209, %f770;
	div.rn.f32 	%f772, %f4209, %f4838;
	mov.f32 	%f4210, 0f3FC00000;
	sub.f32 	%f773, %f4210, %f772;
	abs.f32 	%f774, %f773;
	setp.lt.f32 	%p648, %f774, 0f00800000;
	mul.f32 	%f4211, %f774, 0f4B800000;
	selp.f32 	%f4212, %f4211, %f774, %p648;
	selp.f32 	%f4213, 0fC1C00000, 0f00000000, %p648;
	mov.b32 	%r1541, %f4212;
	add.s32 	%r1542, %r1541, -1060439283;
	and.b32  	%r1543, %r1542, -8388608;
	sub.s32 	%r1544, %r1541, %r1543;
	mov.b32 	%f4214, %r1544;
	cvt.rn.f32.s32 	%f4215, %r1543;
	mov.f32 	%f4216, 0f34000000;
	fma.rn.f32 	%f4217, %f4215, %f4216, %f4213;
	add.f32 	%f4218, %f4214, 0fBF800000;
	add.f32 	%f4197, %f4214, 0f3F800000;
	mov.f32 	%f5015, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4196,%f4197;
	// end inline asm
	add.f32 	%f4219, %f4218, %f4218;
	mov.f32 	%f4220, 0f40000000;
	mul.f32 	%f4221, %f4196, %f4219;
	mul.f32 	%f4222, %f4221, %f4221;
	sub.f32 	%f4223, %f4218, %f4221;
	add.f32 	%f4224, %f4223, %f4223;
	neg.f32 	%f4225, %f4221;
	fma.rn.f32 	%f4226, %f4225, %f4218, %f4224;
	mul.rn.f32 	%f4227, %f4196, %f4226;
	mov.f32 	%f4228, 0f3B52E7DB;
	mov.f32 	%f4229, 0f3A2C32E4;
	fma.rn.f32 	%f4230, %f4229, %f4222, %f4228;
	mov.f32 	%f4231, 0f3C93BB73;
	fma.rn.f32 	%f4232, %f4230, %f4222, %f4231;
	mov.f32 	%f4233, 0f3DF6384F;
	fma.rn.f32 	%f4234, %f4232, %f4222, %f4233;
	mul.rn.f32 	%f4235, %f4234, %f4222;
	mov.f32 	%f4236, 0f3FB8AA3B;
	fma.rn.f32 	%f4237, %f4221, %f4236, %f4217;
	sub.f32 	%f4238, %f4217, %f4237;
	fma.rn.f32 	%f4239, %f4221, %f4236, %f4238;
	fma.rn.f32 	%f4240, %f4227, %f4236, %f4239;
	mov.f32 	%f4241, 0f32A55E34;
	fma.rn.f32 	%f4242, %f4221, %f4241, %f4240;
	mul.f32 	%f4243, %f4235, 0f40400000;
	fma.rn.f32 	%f4244, %f4243, %f4227, %f4242;
	fma.rn.f32 	%f4245, %f4235, %f4221, %f4244;
	add.rn.f32 	%f4246, %f4237, %f4245;
	neg.f32 	%f4247, %f4237;
	add.rn.f32 	%f4248, %f4246, %f4247;
	neg.f32 	%f4249, %f4248;
	add.rn.f32 	%f4250, %f4245, %f4249;
	mul.rn.f32 	%f4251, %f4246, %f4220;
	neg.f32 	%f4252, %f4251;
	fma.rn.f32 	%f4253, %f4246, %f4220, %f4252;
	fma.rn.f32 	%f4254, %f4250, %f4220, %f4253;
	cvt.rni.f32.f32 	%f4255, %f4251;
	sub.f32 	%f4256, %f4251, %f4255;
	add.f32 	%f4257, %f4254, %f4256;
	mov.f32 	%f4258, 0f3AAF85ED;
	mov.f32 	%f4259, 0f391FCB8E;
	fma.rn.f32 	%f4260, %f4259, %f4257, %f4258;
	mov.f32 	%f4261, 0f3C1D9856;
	fma.rn.f32 	%f4262, %f4260, %f4257, %f4261;
	mov.f32 	%f4263, 0f3D6357BB;
	fma.rn.f32 	%f4264, %f4262, %f4257, %f4263;
	mov.f32 	%f4265, 0f3E75FDEC;
	fma.rn.f32 	%f4266, %f4264, %f4257, %f4265;
	mov.f32 	%f4267, 0f3F317218;
	fma.rn.f32 	%f4268, %f4266, %f4257, %f4267;
	fma.rn.f32 	%f4269, %f4268, %f4257, %f5015;
	cvt.rzi.s32.f32 	%r1545, %f4255;
	setp.gt.f32 	%p649, %f4255, 0f00000000;
	selp.b32 	%r1546, 0, -2097152000, %p649;
	add.s32 	%r1547, %r1546, 2130706432;
	mov.b32 	%f4270, %r1547;
	mul.f32 	%f4271, %f4269, %f4270;
	shl.b32 	%r1548, %r1545, 23;
	sub.s32 	%r1549, %r1548, %r1546;
	mov.b32 	%f4272, %r1549;
	mul.f32 	%f4273, %f4271, %f4272;
	abs.f32 	%f4274, %f4251;
	setp.gt.f32 	%p650, %f4274, 0f43180000;
	setp.lt.f32 	%p651, %f4251, 0f00000000;
	selp.f32 	%f4275, 0f00000000, 0f7F800000, %p651;
	selp.f32 	%f775, %f4275, %f4273, %p650;
	setp.eq.f32 	%p652, %f773, 0f3F800000;
	mov.f32 	%f5014, %f5015;
	@%p652 bra 	$L__BB0_472;

	mov.f32 	%f4874, 0f3FC00000;
	sub.f32 	%f4873, %f4874, %f772;
	abs.f32 	%f4872, %f4873;
	setp.gtu.f32 	%p653, %f4872, 0f7F800000;
	@%p653 bra 	$L__BB0_471;
	bra.uni 	$L__BB0_467;

$L__BB0_471:
	mov.f32 	%f4884, 0f3FC00000;
	sub.f32 	%f4883, %f4884, %f772;
	mov.f32 	%f4278, 0f40000000;
	add.rn.f32 	%f5014, %f4883, %f4278;
	bra.uni 	$L__BB0_472;

$L__BB0_467:
	mov.f32 	%f4877, 0f3FC00000;
	sub.f32 	%f4876, %f4877, %f772;
	abs.f32 	%f4875, %f4876;
	setp.eq.f32 	%p654, %f4876, 0f00000000;
	setp.eq.f32 	%p655, %f4875, 0f7F800000;
	or.pred  	%p656, %p654, %p655;
	@%p656 bra 	$L__BB0_470;
	bra.uni 	$L__BB0_468;

$L__BB0_470:
	mov.f32 	%f4882, 0f3FC00000;
	sub.f32 	%f4881, %f4882, %f772;
	setp.eq.f32 	%p659, %f19, 0f3F800000;
	add.f32 	%f4277, %f4881, %f4881;
	mov.b32 	%r1550, %f4277;
	and.b32  	%r1551, %r1550, 2147483647;
	selp.b32 	%r1552, %r1550, %r1551, %p659;
	mov.b32 	%f5014, %r1552;
	bra.uni 	$L__BB0_472;

$L__BB0_468:
	mov.f32 	%f4880, 0f3FC00000;
	sub.f32 	%f4879, %f4880, %f772;
	setp.geu.f32 	%p657, %f4879, 0f00000000;
	mov.f32 	%f5014, %f775;
	@%p657 bra 	$L__BB0_472;

	setp.eq.f32 	%p658, %f19, 0f3F800000;
	neg.f32 	%f4276, %f775;
	selp.f32 	%f5014, %f4276, %f775, %p658;

$L__BB0_472:
	mul.f32 	%f780, %f5014, 0f3F000000;
	add.f32 	%f781, %f772, 0fBF800000;
	abs.f32 	%f782, %f781;
	setp.lt.f32 	%p660, %f782, 0f00800000;
	mul.f32 	%f4282, %f782, 0f4B800000;
	selp.f32 	%f4283, %f4282, %f782, %p660;
	selp.f32 	%f4284, 0fC1C00000, 0f00000000, %p660;
	mov.b32 	%r1553, %f4283;
	add.s32 	%r1554, %r1553, -1060439283;
	and.b32  	%r1555, %r1554, -8388608;
	sub.s32 	%r1556, %r1553, %r1555;
	mov.b32 	%f4285, %r1556;
	cvt.rn.f32.s32 	%f4286, %r1555;
	fma.rn.f32 	%f4288, %f4286, %f4216, %f4284;
	add.f32 	%f4289, %f4285, 0fBF800000;
	add.f32 	%f4280, %f4285, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4279,%f4280;
	// end inline asm
	add.f32 	%f4290, %f4289, %f4289;
	mul.f32 	%f4292, %f4279, %f4290;
	mul.f32 	%f4293, %f4292, %f4292;
	sub.f32 	%f4294, %f4289, %f4292;
	add.f32 	%f4295, %f4294, %f4294;
	neg.f32 	%f4296, %f4292;
	fma.rn.f32 	%f4297, %f4296, %f4289, %f4295;
	mul.rn.f32 	%f4298, %f4279, %f4297;
	fma.rn.f32 	%f4301, %f4229, %f4293, %f4228;
	fma.rn.f32 	%f4303, %f4301, %f4293, %f4231;
	fma.rn.f32 	%f4305, %f4303, %f4293, %f4233;
	mul.rn.f32 	%f4306, %f4305, %f4293;
	fma.rn.f32 	%f4308, %f4292, %f4236, %f4288;
	sub.f32 	%f4309, %f4288, %f4308;
	fma.rn.f32 	%f4310, %f4292, %f4236, %f4309;
	fma.rn.f32 	%f4311, %f4298, %f4236, %f4310;
	fma.rn.f32 	%f4313, %f4292, %f4241, %f4311;
	mul.f32 	%f4314, %f4306, 0f40400000;
	fma.rn.f32 	%f4315, %f4314, %f4298, %f4313;
	fma.rn.f32 	%f4316, %f4306, %f4292, %f4315;
	add.rn.f32 	%f4317, %f4308, %f4316;
	neg.f32 	%f4318, %f4308;
	add.rn.f32 	%f4319, %f4317, %f4318;
	neg.f32 	%f4320, %f4319;
	add.rn.f32 	%f4321, %f4316, %f4320;
	mul.rn.f32 	%f4322, %f4317, %f4220;
	neg.f32 	%f4323, %f4322;
	fma.rn.f32 	%f4324, %f4317, %f4220, %f4323;
	fma.rn.f32 	%f4325, %f4321, %f4220, %f4324;
	cvt.rni.f32.f32 	%f4326, %f4322;
	sub.f32 	%f4327, %f4322, %f4326;
	add.f32 	%f4328, %f4325, %f4327;
	fma.rn.f32 	%f4331, %f4259, %f4328, %f4258;
	fma.rn.f32 	%f4333, %f4331, %f4328, %f4261;
	fma.rn.f32 	%f4335, %f4333, %f4328, %f4263;
	fma.rn.f32 	%f4337, %f4335, %f4328, %f4265;
	fma.rn.f32 	%f4339, %f4337, %f4328, %f4267;
	fma.rn.f32 	%f4340, %f4339, %f4328, %f5015;
	cvt.rzi.s32.f32 	%r1557, %f4326;
	setp.gt.f32 	%p661, %f4326, 0f00000000;
	selp.b32 	%r1558, 0, -2097152000, %p661;
	add.s32 	%r1559, %r1558, 2130706432;
	mov.b32 	%f4341, %r1559;
	mul.f32 	%f4342, %f4340, %f4341;
	shl.b32 	%r1560, %r1557, 23;
	sub.s32 	%r1561, %r1560, %r1558;
	mov.b32 	%f4343, %r1561;
	mul.f32 	%f4344, %f4342, %f4343;
	abs.f32 	%f4345, %f4322;
	setp.gt.f32 	%p662, %f4345, 0f43180000;
	setp.lt.f32 	%p663, %f4322, 0f00000000;
	selp.f32 	%f4346, 0f00000000, 0f7F800000, %p663;
	selp.f32 	%f783, %f4346, %f4344, %p662;
	setp.eq.f32 	%p664, %f781, 0f3F800000;
	@%p664 bra 	$L__BB0_479;

	setp.gtu.f32 	%p665, %f782, 0f7F800000;
	@%p665 bra 	$L__BB0_478;
	bra.uni 	$L__BB0_474;

$L__BB0_478:
	mov.f32 	%f4349, 0f40000000;
	add.rn.f32 	%f5015, %f781, %f4349;
	bra.uni 	$L__BB0_479;

$L__BB0_474:
	setp.eq.f32 	%p666, %f781, 0f00000000;
	setp.eq.f32 	%p667, %f782, 0f7F800000;
	or.pred  	%p668, %p666, %p667;
	@%p668 bra 	$L__BB0_477;
	bra.uni 	$L__BB0_475;

$L__BB0_477:
	setp.eq.f32 	%p671, %f19, 0f3F800000;
	add.f32 	%f4348, %f781, %f781;
	mov.b32 	%r1562, %f4348;
	and.b32  	%r1563, %r1562, 2147483647;
	selp.b32 	%r1564, %r1562, %r1563, %p671;
	mov.b32 	%f5015, %r1564;
	bra.uni 	$L__BB0_479;

$L__BB0_475:
	setp.geu.f32 	%p669, %f781, 0f00000000;
	mov.f32 	%f5015, %f783;
	@%p669 bra 	$L__BB0_479;

	setp.eq.f32 	%p670, %f19, 0f3F800000;
	neg.f32 	%f4347, %f783;
	selp.f32 	%f5015, %f4347, %f783, %p670;

$L__BB0_479:
	mov.f32 	%f4353, 0f3F400000;
	sub.f32 	%f788, %f4353, %f5015;
	add.f32 	%f789, %f772, 0fBF000000;
	abs.f32 	%f790, %f789;
	setp.lt.f32 	%p672, %f790, 0f00800000;
	mul.f32 	%f4354, %f790, 0f4B800000;
	selp.f32 	%f4355, %f4354, %f790, %p672;
	selp.f32 	%f4356, 0fC1C00000, 0f00000000, %p672;
	mov.b32 	%r1565, %f4355;
	add.s32 	%r1566, %r1565, -1060439283;
	and.b32  	%r1567, %r1566, -8388608;
	sub.s32 	%r1568, %r1565, %r1567;
	mov.b32 	%f4357, %r1568;
	cvt.rn.f32.s32 	%f4358, %r1567;
	mov.f32 	%f4359, 0f34000000;
	fma.rn.f32 	%f4360, %f4358, %f4359, %f4356;
	add.f32 	%f4361, %f4357, 0fBF800000;
	add.f32 	%f4351, %f4357, 0f3F800000;
	mov.f32 	%f5017, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4350,%f4351;
	// end inline asm
	add.f32 	%f4362, %f4361, %f4361;
	mov.f32 	%f4363, 0f40000000;
	mul.f32 	%f4364, %f4350, %f4362;
	mul.f32 	%f4365, %f4364, %f4364;
	sub.f32 	%f4366, %f4361, %f4364;
	add.f32 	%f4367, %f4366, %f4366;
	neg.f32 	%f4368, %f4364;
	fma.rn.f32 	%f4369, %f4368, %f4361, %f4367;
	mul.rn.f32 	%f4370, %f4350, %f4369;
	mov.f32 	%f4371, 0f3B52E7DB;
	mov.f32 	%f4372, 0f3A2C32E4;
	fma.rn.f32 	%f4373, %f4372, %f4365, %f4371;
	mov.f32 	%f4374, 0f3C93BB73;
	fma.rn.f32 	%f4375, %f4373, %f4365, %f4374;
	mov.f32 	%f4376, 0f3DF6384F;
	fma.rn.f32 	%f4377, %f4375, %f4365, %f4376;
	mul.rn.f32 	%f4378, %f4377, %f4365;
	mov.f32 	%f4379, 0f3FB8AA3B;
	fma.rn.f32 	%f4380, %f4364, %f4379, %f4360;
	sub.f32 	%f4381, %f4360, %f4380;
	fma.rn.f32 	%f4382, %f4364, %f4379, %f4381;
	fma.rn.f32 	%f4383, %f4370, %f4379, %f4382;
	mov.f32 	%f4384, 0f32A55E34;
	fma.rn.f32 	%f4385, %f4364, %f4384, %f4383;
	mul.f32 	%f4386, %f4378, 0f40400000;
	fma.rn.f32 	%f4387, %f4386, %f4370, %f4385;
	fma.rn.f32 	%f4388, %f4378, %f4364, %f4387;
	add.rn.f32 	%f4389, %f4380, %f4388;
	neg.f32 	%f4390, %f4380;
	add.rn.f32 	%f4391, %f4389, %f4390;
	neg.f32 	%f4392, %f4391;
	add.rn.f32 	%f4393, %f4388, %f4392;
	mul.rn.f32 	%f4394, %f4389, %f4363;
	neg.f32 	%f4395, %f4394;
	fma.rn.f32 	%f4396, %f4389, %f4363, %f4395;
	fma.rn.f32 	%f4397, %f4393, %f4363, %f4396;
	cvt.rni.f32.f32 	%f4398, %f4394;
	sub.f32 	%f4399, %f4394, %f4398;
	add.f32 	%f4400, %f4397, %f4399;
	mov.f32 	%f4401, 0f3AAF85ED;
	mov.f32 	%f4402, 0f391FCB8E;
	fma.rn.f32 	%f4403, %f4402, %f4400, %f4401;
	mov.f32 	%f4404, 0f3C1D9856;
	fma.rn.f32 	%f4405, %f4403, %f4400, %f4404;
	mov.f32 	%f4406, 0f3D6357BB;
	fma.rn.f32 	%f4407, %f4405, %f4400, %f4406;
	mov.f32 	%f4408, 0f3E75FDEC;
	fma.rn.f32 	%f4409, %f4407, %f4400, %f4408;
	mov.f32 	%f4410, 0f3F317218;
	fma.rn.f32 	%f4411, %f4409, %f4400, %f4410;
	fma.rn.f32 	%f4412, %f4411, %f4400, %f5017;
	cvt.rzi.s32.f32 	%r1569, %f4398;
	setp.gt.f32 	%p673, %f4398, 0f00000000;
	selp.b32 	%r1570, 0, -2097152000, %p673;
	add.s32 	%r1571, %r1570, 2130706432;
	mov.b32 	%f4413, %r1571;
	mul.f32 	%f4414, %f4412, %f4413;
	shl.b32 	%r1572, %r1569, 23;
	sub.s32 	%r1573, %r1572, %r1570;
	mov.b32 	%f4415, %r1573;
	mul.f32 	%f4416, %f4414, %f4415;
	abs.f32 	%f4417, %f4394;
	setp.gt.f32 	%p674, %f4417, 0f43180000;
	setp.lt.f32 	%p675, %f4394, 0f00000000;
	selp.f32 	%f4418, 0f00000000, 0f7F800000, %p675;
	selp.f32 	%f791, %f4418, %f4416, %p674;
	setp.eq.f32 	%p676, %f789, 0f3F800000;
	mov.f32 	%f5016, %f5017;
	@%p676 bra 	$L__BB0_486;

	setp.gtu.f32 	%p677, %f790, 0f7F800000;
	@%p677 bra 	$L__BB0_485;
	bra.uni 	$L__BB0_481;

$L__BB0_485:
	mov.f32 	%f4421, 0f40000000;
	add.rn.f32 	%f5016, %f789, %f4421;
	bra.uni 	$L__BB0_486;

$L__BB0_481:
	setp.eq.f32 	%p678, %f789, 0f00000000;
	setp.eq.f32 	%p679, %f790, 0f7F800000;
	or.pred  	%p680, %p678, %p679;
	@%p680 bra 	$L__BB0_484;
	bra.uni 	$L__BB0_482;

$L__BB0_484:
	setp.eq.f32 	%p683, %f19, 0f3F800000;
	add.f32 	%f4420, %f789, %f789;
	mov.b32 	%r1574, %f4420;
	and.b32  	%r1575, %r1574, 2147483647;
	selp.b32 	%r1576, %r1574, %r1575, %p683;
	mov.b32 	%f5016, %r1576;
	bra.uni 	$L__BB0_486;

$L__BB0_482:
	setp.geu.f32 	%p681, %f789, 0f00000000;
	mov.f32 	%f5016, %f791;
	@%p681 bra 	$L__BB0_486;

	setp.eq.f32 	%p682, %f19, 0f3F800000;
	neg.f32 	%f4419, %f791;
	selp.f32 	%f5016, %f4419, %f791, %p682;

$L__BB0_486:
	ld.param.f32 	%f4839, [g2p2g_param_11];
	mul.f32 	%f796, %f5016, 0f3F000000;
	neg.f32 	%f4425, %f771;
	div.rn.f32 	%f797, %f4425, %f4839;
	mov.f32 	%f4426, 0f3FC00000;
	sub.f32 	%f798, %f4426, %f797;
	abs.f32 	%f799, %f798;
	setp.lt.f32 	%p684, %f799, 0f00800000;
	mul.f32 	%f4427, %f799, 0f4B800000;
	selp.f32 	%f4428, %f4427, %f799, %p684;
	selp.f32 	%f4429, 0fC1C00000, 0f00000000, %p684;
	mov.b32 	%r1577, %f4428;
	add.s32 	%r1578, %r1577, -1060439283;
	and.b32  	%r1579, %r1578, -8388608;
	sub.s32 	%r1580, %r1577, %r1579;
	mov.b32 	%f4430, %r1580;
	cvt.rn.f32.s32 	%f4431, %r1579;
	fma.rn.f32 	%f4433, %f4431, %f4359, %f4429;
	add.f32 	%f4434, %f4430, 0fBF800000;
	add.f32 	%f4423, %f4430, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4422,%f4423;
	// end inline asm
	add.f32 	%f4435, %f4434, %f4434;
	mul.f32 	%f4437, %f4422, %f4435;
	mul.f32 	%f4438, %f4437, %f4437;
	sub.f32 	%f4439, %f4434, %f4437;
	add.f32 	%f4440, %f4439, %f4439;
	neg.f32 	%f4441, %f4437;
	fma.rn.f32 	%f4442, %f4441, %f4434, %f4440;
	mul.rn.f32 	%f4443, %f4422, %f4442;
	fma.rn.f32 	%f4446, %f4372, %f4438, %f4371;
	fma.rn.f32 	%f4448, %f4446, %f4438, %f4374;
	fma.rn.f32 	%f4450, %f4448, %f4438, %f4376;
	mul.rn.f32 	%f4451, %f4450, %f4438;
	fma.rn.f32 	%f4453, %f4437, %f4379, %f4433;
	sub.f32 	%f4454, %f4433, %f4453;
	fma.rn.f32 	%f4455, %f4437, %f4379, %f4454;
	fma.rn.f32 	%f4456, %f4443, %f4379, %f4455;
	fma.rn.f32 	%f4458, %f4437, %f4384, %f4456;
	mul.f32 	%f4459, %f4451, 0f40400000;
	fma.rn.f32 	%f4460, %f4459, %f4443, %f4458;
	fma.rn.f32 	%f4461, %f4451, %f4437, %f4460;
	add.rn.f32 	%f4462, %f4453, %f4461;
	neg.f32 	%f4463, %f4453;
	add.rn.f32 	%f4464, %f4462, %f4463;
	neg.f32 	%f4465, %f4464;
	add.rn.f32 	%f4466, %f4461, %f4465;
	mul.rn.f32 	%f4467, %f4462, %f4363;
	neg.f32 	%f4468, %f4467;
	fma.rn.f32 	%f4469, %f4462, %f4363, %f4468;
	fma.rn.f32 	%f4470, %f4466, %f4363, %f4469;
	cvt.rni.f32.f32 	%f4471, %f4467;
	sub.f32 	%f4472, %f4467, %f4471;
	add.f32 	%f4473, %f4470, %f4472;
	fma.rn.f32 	%f4476, %f4402, %f4473, %f4401;
	fma.rn.f32 	%f4478, %f4476, %f4473, %f4404;
	fma.rn.f32 	%f4480, %f4478, %f4473, %f4406;
	fma.rn.f32 	%f4482, %f4480, %f4473, %f4408;
	fma.rn.f32 	%f4484, %f4482, %f4473, %f4410;
	fma.rn.f32 	%f4485, %f4484, %f4473, %f5017;
	cvt.rzi.s32.f32 	%r1581, %f4471;
	setp.gt.f32 	%p685, %f4471, 0f00000000;
	selp.b32 	%r1582, 0, -2097152000, %p685;
	add.s32 	%r1583, %r1582, 2130706432;
	mov.b32 	%f4486, %r1583;
	mul.f32 	%f4487, %f4485, %f4486;
	shl.b32 	%r1584, %r1581, 23;
	sub.s32 	%r1585, %r1584, %r1582;
	mov.b32 	%f4488, %r1585;
	mul.f32 	%f4489, %f4487, %f4488;
	abs.f32 	%f4490, %f4467;
	setp.gt.f32 	%p686, %f4490, 0f43180000;
	setp.lt.f32 	%p687, %f4467, 0f00000000;
	selp.f32 	%f4491, 0f00000000, 0f7F800000, %p687;
	selp.f32 	%f800, %f4491, %f4489, %p686;
	setp.eq.f32 	%p688, %f798, 0f3F800000;
	@%p688 bra 	$L__BB0_493;

	setp.gtu.f32 	%p689, %f799, 0f7F800000;
	@%p689 bra 	$L__BB0_492;
	bra.uni 	$L__BB0_488;

$L__BB0_492:
	mov.f32 	%f4494, 0f40000000;
	add.rn.f32 	%f5017, %f798, %f4494;
	bra.uni 	$L__BB0_493;

$L__BB0_488:
	setp.eq.f32 	%p690, %f798, 0f00000000;
	setp.eq.f32 	%p691, %f799, 0f7F800000;
	or.pred  	%p692, %p690, %p691;
	@%p692 bra 	$L__BB0_491;
	bra.uni 	$L__BB0_489;

$L__BB0_491:
	setp.eq.f32 	%p695, %f19, 0f3F800000;
	add.f32 	%f4493, %f798, %f798;
	mov.b32 	%r1586, %f4493;
	and.b32  	%r1587, %r1586, 2147483647;
	selp.b32 	%r1588, %r1586, %r1587, %p695;
	mov.b32 	%f5017, %r1588;
	bra.uni 	$L__BB0_493;

$L__BB0_489:
	setp.geu.f32 	%p693, %f798, 0f00000000;
	mov.f32 	%f5017, %f800;
	@%p693 bra 	$L__BB0_493;

	setp.eq.f32 	%p694, %f19, 0f3F800000;
	neg.f32 	%f4492, %f800;
	selp.f32 	%f5017, %f4492, %f800, %p694;

$L__BB0_493:
	mul.f32 	%f805, %f5017, 0f3F000000;
	add.f32 	%f806, %f797, 0fBF800000;
	abs.f32 	%f807, %f806;
	setp.lt.f32 	%p696, %f807, 0f00800000;
	mul.f32 	%f4498, %f807, 0f4B800000;
	selp.f32 	%f4499, %f4498, %f807, %p696;
	selp.f32 	%f4500, 0fC1C00000, 0f00000000, %p696;
	mov.b32 	%r1589, %f4499;
	add.s32 	%r1590, %r1589, -1060439283;
	and.b32  	%r1591, %r1590, -8388608;
	sub.s32 	%r1592, %r1589, %r1591;
	mov.b32 	%f4501, %r1592;
	cvt.rn.f32.s32 	%f4502, %r1591;
	mov.f32 	%f4503, 0f34000000;
	fma.rn.f32 	%f4504, %f4502, %f4503, %f4500;
	add.f32 	%f4505, %f4501, 0fBF800000;
	add.f32 	%f4496, %f4501, 0f3F800000;
	mov.f32 	%f5019, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4495,%f4496;
	// end inline asm
	add.f32 	%f4506, %f4505, %f4505;
	mov.f32 	%f4507, 0f40000000;
	mul.f32 	%f4508, %f4495, %f4506;
	mul.f32 	%f4509, %f4508, %f4508;
	sub.f32 	%f4510, %f4505, %f4508;
	add.f32 	%f4511, %f4510, %f4510;
	neg.f32 	%f4512, %f4508;
	fma.rn.f32 	%f4513, %f4512, %f4505, %f4511;
	mul.rn.f32 	%f4514, %f4495, %f4513;
	mov.f32 	%f4515, 0f3B52E7DB;
	mov.f32 	%f4516, 0f3A2C32E4;
	fma.rn.f32 	%f4517, %f4516, %f4509, %f4515;
	mov.f32 	%f4518, 0f3C93BB73;
	fma.rn.f32 	%f4519, %f4517, %f4509, %f4518;
	mov.f32 	%f4520, 0f3DF6384F;
	fma.rn.f32 	%f4521, %f4519, %f4509, %f4520;
	mul.rn.f32 	%f4522, %f4521, %f4509;
	mov.f32 	%f4523, 0f3FB8AA3B;
	fma.rn.f32 	%f4524, %f4508, %f4523, %f4504;
	sub.f32 	%f4525, %f4504, %f4524;
	fma.rn.f32 	%f4526, %f4508, %f4523, %f4525;
	fma.rn.f32 	%f4527, %f4514, %f4523, %f4526;
	mov.f32 	%f4528, 0f32A55E34;
	fma.rn.f32 	%f4529, %f4508, %f4528, %f4527;
	mul.f32 	%f4530, %f4522, 0f40400000;
	fma.rn.f32 	%f4531, %f4530, %f4514, %f4529;
	fma.rn.f32 	%f4532, %f4522, %f4508, %f4531;
	add.rn.f32 	%f4533, %f4524, %f4532;
	neg.f32 	%f4534, %f4524;
	add.rn.f32 	%f4535, %f4533, %f4534;
	neg.f32 	%f4536, %f4535;
	add.rn.f32 	%f4537, %f4532, %f4536;
	mul.rn.f32 	%f4538, %f4533, %f4507;
	neg.f32 	%f4539, %f4538;
	fma.rn.f32 	%f4540, %f4533, %f4507, %f4539;
	fma.rn.f32 	%f4541, %f4537, %f4507, %f4540;
	cvt.rni.f32.f32 	%f4542, %f4538;
	sub.f32 	%f4543, %f4538, %f4542;
	add.f32 	%f4544, %f4541, %f4543;
	mov.f32 	%f4545, 0f3AAF85ED;
	mov.f32 	%f4546, 0f391FCB8E;
	fma.rn.f32 	%f4547, %f4546, %f4544, %f4545;
	mov.f32 	%f4548, 0f3C1D9856;
	fma.rn.f32 	%f4549, %f4547, %f4544, %f4548;
	mov.f32 	%f4550, 0f3D6357BB;
	fma.rn.f32 	%f4551, %f4549, %f4544, %f4550;
	mov.f32 	%f4552, 0f3E75FDEC;
	fma.rn.f32 	%f4553, %f4551, %f4544, %f4552;
	mov.f32 	%f4554, 0f3F317218;
	fma.rn.f32 	%f4555, %f4553, %f4544, %f4554;
	fma.rn.f32 	%f4556, %f4555, %f4544, %f5019;
	cvt.rzi.s32.f32 	%r1593, %f4542;
	setp.gt.f32 	%p697, %f4542, 0f00000000;
	selp.b32 	%r1594, 0, -2097152000, %p697;
	add.s32 	%r1595, %r1594, 2130706432;
	mov.b32 	%f4557, %r1595;
	mul.f32 	%f4558, %f4556, %f4557;
	shl.b32 	%r1596, %r1593, 23;
	sub.s32 	%r1597, %r1596, %r1594;
	mov.b32 	%f4559, %r1597;
	mul.f32 	%f4560, %f4558, %f4559;
	abs.f32 	%f4561, %f4538;
	setp.gt.f32 	%p698, %f4561, 0f43180000;
	setp.lt.f32 	%p699, %f4538, 0f00000000;
	selp.f32 	%f4562, 0f00000000, 0f7F800000, %p699;
	selp.f32 	%f808, %f4562, %f4560, %p698;
	setp.eq.f32 	%p700, %f806, 0f3F800000;
	mov.f32 	%f5018, %f5019;
	@%p700 bra 	$L__BB0_500;

	setp.gtu.f32 	%p701, %f807, 0f7F800000;
	@%p701 bra 	$L__BB0_499;
	bra.uni 	$L__BB0_495;

$L__BB0_499:
	mov.f32 	%f4565, 0f40000000;
	add.rn.f32 	%f5018, %f806, %f4565;
	bra.uni 	$L__BB0_500;

$L__BB0_495:
	setp.eq.f32 	%p702, %f806, 0f00000000;
	setp.eq.f32 	%p703, %f807, 0f7F800000;
	or.pred  	%p704, %p702, %p703;
	@%p704 bra 	$L__BB0_498;
	bra.uni 	$L__BB0_496;

$L__BB0_498:
	setp.eq.f32 	%p707, %f19, 0f3F800000;
	add.f32 	%f4564, %f806, %f806;
	mov.b32 	%r1598, %f4564;
	and.b32  	%r1599, %r1598, 2147483647;
	selp.b32 	%r1600, %r1598, %r1599, %p707;
	mov.b32 	%f5018, %r1600;
	bra.uni 	$L__BB0_500;

$L__BB0_496:
	setp.geu.f32 	%p705, %f806, 0f00000000;
	mov.f32 	%f5018, %f808;
	@%p705 bra 	$L__BB0_500;

	setp.eq.f32 	%p706, %f19, 0f3F800000;
	neg.f32 	%f4563, %f808;
	selp.f32 	%f5018, %f4563, %f808, %p706;

$L__BB0_500:
	mov.f32 	%f4569, 0f3F400000;
	sub.f32 	%f813, %f4569, %f5018;
	add.f32 	%f814, %f797, 0fBF000000;
	abs.f32 	%f815, %f814;
	setp.lt.f32 	%p708, %f815, 0f00800000;
	mul.f32 	%f4570, %f815, 0f4B800000;
	selp.f32 	%f4571, %f4570, %f815, %p708;
	selp.f32 	%f4572, 0fC1C00000, 0f00000000, %p708;
	mov.b32 	%r1601, %f4571;
	add.s32 	%r1602, %r1601, -1060439283;
	and.b32  	%r1603, %r1602, -8388608;
	sub.s32 	%r1604, %r1601, %r1603;
	mov.b32 	%f4573, %r1604;
	cvt.rn.f32.s32 	%f4574, %r1603;
	fma.rn.f32 	%f4576, %f4574, %f4503, %f4572;
	add.f32 	%f4577, %f4573, 0fBF800000;
	add.f32 	%f4567, %f4573, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4566,%f4567;
	// end inline asm
	add.f32 	%f4578, %f4577, %f4577;
	mul.f32 	%f4580, %f4566, %f4578;
	mul.f32 	%f4581, %f4580, %f4580;
	sub.f32 	%f4582, %f4577, %f4580;
	add.f32 	%f4583, %f4582, %f4582;
	neg.f32 	%f4584, %f4580;
	fma.rn.f32 	%f4585, %f4584, %f4577, %f4583;
	mul.rn.f32 	%f4586, %f4566, %f4585;
	fma.rn.f32 	%f4589, %f4516, %f4581, %f4515;
	fma.rn.f32 	%f4591, %f4589, %f4581, %f4518;
	fma.rn.f32 	%f4593, %f4591, %f4581, %f4520;
	mul.rn.f32 	%f4594, %f4593, %f4581;
	fma.rn.f32 	%f4596, %f4580, %f4523, %f4576;
	sub.f32 	%f4597, %f4576, %f4596;
	fma.rn.f32 	%f4598, %f4580, %f4523, %f4597;
	fma.rn.f32 	%f4599, %f4586, %f4523, %f4598;
	fma.rn.f32 	%f4601, %f4580, %f4528, %f4599;
	mul.f32 	%f4602, %f4594, 0f40400000;
	fma.rn.f32 	%f4603, %f4602, %f4586, %f4601;
	fma.rn.f32 	%f4604, %f4594, %f4580, %f4603;
	add.rn.f32 	%f4605, %f4596, %f4604;
	neg.f32 	%f4606, %f4596;
	add.rn.f32 	%f4607, %f4605, %f4606;
	neg.f32 	%f4608, %f4607;
	add.rn.f32 	%f4609, %f4604, %f4608;
	mul.rn.f32 	%f4610, %f4605, %f4507;
	neg.f32 	%f4611, %f4610;
	fma.rn.f32 	%f4612, %f4605, %f4507, %f4611;
	fma.rn.f32 	%f4613, %f4609, %f4507, %f4612;
	cvt.rni.f32.f32 	%f4614, %f4610;
	sub.f32 	%f4615, %f4610, %f4614;
	add.f32 	%f4616, %f4613, %f4615;
	fma.rn.f32 	%f4619, %f4546, %f4616, %f4545;
	fma.rn.f32 	%f4621, %f4619, %f4616, %f4548;
	fma.rn.f32 	%f4623, %f4621, %f4616, %f4550;
	fma.rn.f32 	%f4625, %f4623, %f4616, %f4552;
	fma.rn.f32 	%f4627, %f4625, %f4616, %f4554;
	fma.rn.f32 	%f4628, %f4627, %f4616, %f5019;
	cvt.rzi.s32.f32 	%r1605, %f4614;
	setp.gt.f32 	%p709, %f4614, 0f00000000;
	selp.b32 	%r1606, 0, -2097152000, %p709;
	add.s32 	%r1607, %r1606, 2130706432;
	mov.b32 	%f4629, %r1607;
	mul.f32 	%f4630, %f4628, %f4629;
	shl.b32 	%r1608, %r1605, 23;
	sub.s32 	%r1609, %r1608, %r1606;
	mov.b32 	%f4631, %r1609;
	mul.f32 	%f4632, %f4630, %f4631;
	abs.f32 	%f4633, %f4610;
	setp.gt.f32 	%p710, %f4633, 0f43180000;
	setp.lt.f32 	%p711, %f4610, 0f00000000;
	selp.f32 	%f4634, 0f00000000, 0f7F800000, %p711;
	selp.f32 	%f816, %f4634, %f4632, %p710;
	setp.eq.f32 	%p712, %f814, 0f3F800000;
	@%p712 bra 	$L__BB0_507;

	setp.gtu.f32 	%p713, %f815, 0f7F800000;
	@%p713 bra 	$L__BB0_506;
	bra.uni 	$L__BB0_502;

$L__BB0_506:
	mov.f32 	%f4637, 0f40000000;
	add.rn.f32 	%f5019, %f814, %f4637;
	bra.uni 	$L__BB0_507;

$L__BB0_502:
	setp.eq.f32 	%p714, %f814, 0f00000000;
	setp.eq.f32 	%p715, %f815, 0f7F800000;
	or.pred  	%p716, %p714, %p715;
	@%p716 bra 	$L__BB0_505;
	bra.uni 	$L__BB0_503;

$L__BB0_505:
	setp.eq.f32 	%p719, %f19, 0f3F800000;
	add.f32 	%f4636, %f814, %f814;
	mov.b32 	%r1610, %f4636;
	and.b32  	%r1611, %r1610, 2147483647;
	selp.b32 	%r1612, %r1610, %r1611, %p719;
	mov.b32 	%f5019, %r1612;
	bra.uni 	$L__BB0_507;

$L__BB0_503:
	setp.geu.f32 	%p717, %f814, 0f00000000;
	mov.f32 	%f5019, %f816;
	@%p717 bra 	$L__BB0_507;

	setp.eq.f32 	%p718, %f19, 0f3F800000;
	neg.f32 	%f4635, %f816;
	selp.f32 	%f5019, %f4635, %f816, %p718;

$L__BB0_507:
	mov.b32 	%f4878, %r8;
	mov.u64 	%rd1113, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	ld.param.f32 	%f4842, [g2p2g_param_11];
	add.f32 	%f4841, %f4842, %f4842;
	ld.param.f32 	%f4840, [g2p2g_param_0];
	add.u64 	%rd1111, %SPL, 96;
	mul.f32 	%f821, %f5019, 0f3F000000;
	mul.f32 	%f4638, %f4, %f4940;
	mul.f32 	%f4639, %f4, %f4941;
	mul.f32 	%f4640, %f4, %f4942;
	mul.f32 	%f4641, %f4, %f4943;
	mul.f32 	%f4642, %f12, %f5;
	mul.f32 	%f4643, %f4642, %f4840;
	mul.f32 	%f4644, %f4643, %f5010;
	mul.f32 	%f4645, %f4643, %f5011;
	mul.f32 	%f4646, %f4643, %f5012;
	mul.f32 	%f4647, %f4643, %f5013;
	sub.f32 	%f822, %f4638, %f4644;
	sub.f32 	%f823, %f4639, %f4645;
	sub.f32 	%f824, %f4640, %f4646;
	sub.f32 	%f825, %f4641, %f4647;
	ld.local.u64 	%rd846, [%rd1111];
	cvt.u32.u64 	%r1613, %rd846;
	mov.b32 	%f4648, %r1613;
	mul.f32 	%f4649, %f4, %f4648;
	shr.u64 	%rd847, %rd846, 32;
	cvt.u32.u64 	%r1614, %rd847;
	mov.b32 	%f4650, %r1614;
	mul.f32 	%f4651, %f4, %f4650;
	fma.rn.f32 	%f826, %f4840, 0f00000000, %f4649;
	fma.rn.f32 	%f827, %f4840, 0f00000000, %f4651;
	setp.gt.f32 	%p720, %f4878, 0f00000000;
	selp.f32 	%f828, %f4, 0f00000000, %p720;
	mul.f32 	%f829, %f432, %f828;
	sub.f32 	%f4652, %f768, %f13;
	setp.gt.f32 	%p721, %f4652, 0f5EFFFFFF;
	max.f32 	%f4653, %f4652, 0fDF000000;
	cvt.rzi.s64.f32 	%rd848, %f4653;
	selp.b64 	%rd849, 4294967295, %rd848, %p721;
	setp.num.f32 	%p722, %f4652, %f4652;
	selp.b64 	%rd850, %rd849, 0, %p722;
	sub.f32 	%f4654, %f769, %f14;
	setp.gt.f32 	%p723, %f4654, 0f5EFFFFFF;
	max.f32 	%f4655, %f4654, 0fDF000000;
	cvt.rzi.s64.f32 	%rd851, %f4655;
	setp.num.f32 	%p724, %f4654, %f4654;
	add.s64 	%rd852, %rd850, %rd80;
	shl.b64 	%rd853, %rd851, 3;
	selp.b64 	%rd854, 4294967288, %rd853, %p723;
	selp.b64 	%rd855, %rd854, 0, %p724;
	add.s64 	%rd856, %rd852, %rd855;
	and.b64  	%rd274, %rd856, 4294967295;
	add.f32 	%f830, %f770, %f4841;
	mul.f32 	%f831, %f822, %f830;
	add.f32 	%f832, %f771, %f4841;
	mul.f32 	%f833, %f824, %f832;
	add.f32 	%f4656, %f831, %f833;
	add.f32 	%f834, %f826, %f4656;
	shl.b64 	%rd857, %rd856, 6;
	and.b64  	%rd858, %rd857, 274877906880;
	cvta.shared.u64 	%rd860, %rd1113;
	add.s64 	%rd861, %rd860, %rd858;
	add.s64 	%rd275, %rd861, 1212;
	mov.b32 	%r1755, %f432;

$L__BB0_508:
	// begin inline asm
	cvta.to.shared.u64 %rd862, %rd275;atom.acquire.shared.exch.b32 %r1615, [%rd862], %r1;
	// end inline asm
	setp.ne.s32 	%p725, %r1615, -1;
	@%p725 bra 	$L__BB0_508;

	ld.param.f32 	%f4844, [g2p2g_param_11];
	mul.f32 	%f4843, %f4844, 0f00000000;
	mov.u64 	%rd1114, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	mul.f32 	%f4657, %f796, %f821;
	mul.f32 	%f835, %f823, %f830;
	mul.f32 	%f836, %f825, %f832;
	add.f32 	%f4658, %f835, %f836;
	add.f32 	%f4659, %f827, %f4658;
	shl.b64 	%rd866, %rd274, 6;
	add.s64 	%rd868, %rd1114, %rd866;
	add.s64 	%rd276, %rd868, 1172;
	ld.shared.f32 	%f4660, [%rd868+1172];
	fma.rn.f32 	%f4661, %f4, %f4657, %f4660;
	st.shared.f32 	[%rd868+1172], %f4661;
	ld.shared.v2.f32 	{%f4662, %f4663}, [%rd868+1176];
	fma.rn.f32 	%f4666, %f834, %f4657, %f4662;
	st.shared.f32 	[%rd868+1176], %f4666;
	fma.rn.f32 	%f4667, %f4659, %f4657, %f4663;
	st.shared.f32 	[%rd868+1180], %f4667;
	ld.shared.v2.f32 	{%f4668, %f4669}, [%rd868+1192];
	fma.rn.f32 	%f4672, %f829, %f4657, %f4669;
	fma.rn.f32 	%f4673, %f828, %f4657, %f4668;
	st.shared.v2.f32 	[%rd868+1192], {%f4673, %f4672};
	mov.u32 	%r1618, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd864, %rd275;atom.release.shared.exch.b32 %r1617, [%rd864], %r1618;
	// end inline asm
	add.f32 	%f837, %f771, %f4843;
	mul.f32 	%f838, %f824, %f837;
	add.f32 	%f4674, %f831, %f838;
	add.f32 	%f839, %f826, %f4674;
	add.s64 	%rd870, %rd860, %rd866;
	add.s64 	%rd277, %rd870, 188;

$L__BB0_510:
	// begin inline asm
	cvta.to.shared.u64 %rd871, %rd277;atom.acquire.shared.exch.b32 %r1619, [%rd871], %r1;
	// end inline asm
	setp.ne.s32 	%p726, %r1619, -1;
	@%p726 bra 	$L__BB0_510;

	ld.param.f32 	%f4845, [g2p2g_param_11];
	mul.f32 	%f4675, %f796, %f805;
	mul.f32 	%f840, %f825, %f837;
	add.f32 	%f4676, %f835, %f840;
	add.f32 	%f4677, %f827, %f4676;
	ld.shared.f32 	%f4678, [%rd276+-1024];
	fma.rn.f32 	%f4679, %f4, %f4675, %f4678;
	st.shared.f32 	[%rd276+-1024], %f4679;
	ld.shared.v2.f32 	{%f4680, %f4681}, [%rd276+-1020];
	fma.rn.f32 	%f4684, %f839, %f4675, %f4680;
	st.shared.f32 	[%rd276+-1020], %f4684;
	fma.rn.f32 	%f4685, %f4677, %f4675, %f4681;
	st.shared.f32 	[%rd276+-1016], %f4685;
	ld.shared.v2.f32 	{%f4686, %f4687}, [%rd276+-1004];
	fma.rn.f32 	%f4690, %f829, %f4675, %f4687;
	fma.rn.f32 	%f4691, %f828, %f4675, %f4686;
	st.shared.v2.f32 	[%rd276+-1004], {%f4691, %f4690};
	mov.u32 	%r1622, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd873, %rd277;atom.release.shared.exch.b32 %r1621, [%rd873], %r1622;
	// end inline asm
	add.f32 	%f841, %f771, %f4845;
	mul.f32 	%f842, %f824, %f841;
	add.f32 	%f4692, %f831, %f842;
	add.f32 	%f843, %f826, %f4692;
	add.s64 	%rd278, %rd870, 700;

$L__BB0_512:
	// begin inline asm
	cvta.to.shared.u64 %rd879, %rd278;atom.acquire.shared.exch.b32 %r1623, [%rd879], %r1;
	// end inline asm
	setp.ne.s32 	%p727, %r1623, -1;
	@%p727 bra 	$L__BB0_512;

	ld.param.f32 	%f4847, [g2p2g_param_11];
	mul.f32 	%f4846, %f4847, 0f00000000;
	mul.f32 	%f4693, %f796, %f813;
	mul.f32 	%f844, %f825, %f841;
	add.f32 	%f4694, %f835, %f844;
	add.f32 	%f4695, %f827, %f4694;
	ld.shared.f32 	%f4696, [%rd276+-512];
	fma.rn.f32 	%f4697, %f4, %f4693, %f4696;
	st.shared.f32 	[%rd276+-512], %f4697;
	ld.shared.v2.f32 	{%f4698, %f4699}, [%rd276+-508];
	fma.rn.f32 	%f4702, %f843, %f4693, %f4698;
	st.shared.f32 	[%rd276+-508], %f4702;
	fma.rn.f32 	%f4703, %f4695, %f4693, %f4699;
	st.shared.f32 	[%rd276+-504], %f4703;
	ld.shared.v2.f32 	{%f4704, %f4705}, [%rd276+-492];
	fma.rn.f32 	%f4708, %f829, %f4693, %f4705;
	fma.rn.f32 	%f4709, %f828, %f4693, %f4704;
	st.shared.v2.f32 	[%rd276+-492], {%f4709, %f4708};
	mov.u32 	%r1626, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd881, %rd278;atom.release.shared.exch.b32 %r1625, [%rd881], %r1626;
	// end inline asm
	add.f32 	%f845, %f770, %f4846;
	mul.f32 	%f846, %f822, %f845;
	add.f32 	%f4710, %f846, %f833;
	add.f32 	%f847, %f826, %f4710;
	add.s64 	%rd279, %rd870, 1084;

$L__BB0_514:
	// begin inline asm
	cvta.to.shared.u64 %rd887, %rd279;atom.acquire.shared.exch.b32 %r1627, [%rd887], %r1;
	// end inline asm
	setp.ne.s32 	%p728, %r1627, -1;
	@%p728 bra 	$L__BB0_514;

	mul.f32 	%f4711, %f780, %f821;
	mul.f32 	%f848, %f823, %f845;
	add.f32 	%f4712, %f848, %f836;
	add.f32 	%f4713, %f827, %f4712;
	ld.shared.f32 	%f4714, [%rd276+-128];
	fma.rn.f32 	%f4715, %f4, %f4711, %f4714;
	st.shared.f32 	[%rd276+-128], %f4715;
	ld.shared.v2.f32 	{%f4716, %f4717}, [%rd276+-124];
	fma.rn.f32 	%f4720, %f847, %f4711, %f4716;
	st.shared.f32 	[%rd276+-124], %f4720;
	fma.rn.f32 	%f4721, %f4713, %f4711, %f4717;
	st.shared.f32 	[%rd276+-120], %f4721;
	ld.shared.v2.f32 	{%f4722, %f4723}, [%rd276+-108];
	fma.rn.f32 	%f4726, %f829, %f4711, %f4723;
	fma.rn.f32 	%f4727, %f828, %f4711, %f4722;
	st.shared.v2.f32 	[%rd276+-108], {%f4727, %f4726};
	mov.u32 	%r1630, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd889, %rd279;atom.release.shared.exch.b32 %r1629, [%rd889], %r1630;
	// end inline asm
	add.f32 	%f4728, %f846, %f838;
	add.f32 	%f849, %f826, %f4728;
	add.s64 	%rd280, %rd870, 60;

$L__BB0_516:
	// begin inline asm
	cvta.to.shared.u64 %rd895, %rd280;atom.acquire.shared.exch.b32 %r1631, [%rd895], %r1;
	// end inline asm
	setp.ne.s32 	%p729, %r1631, -1;
	@%p729 bra 	$L__BB0_516;

	mul.f32 	%f4729, %f780, %f805;
	add.f32 	%f4730, %f848, %f840;
	add.f32 	%f4731, %f827, %f4730;
	ld.shared.f32 	%f4732, [%rd276+-1152];
	fma.rn.f32 	%f4733, %f4, %f4729, %f4732;
	st.shared.f32 	[%rd276+-1152], %f4733;
	ld.shared.v2.f32 	{%f4734, %f4735}, [%rd276+-1148];
	fma.rn.f32 	%f4738, %f849, %f4729, %f4734;
	st.shared.f32 	[%rd276+-1148], %f4738;
	fma.rn.f32 	%f4739, %f4731, %f4729, %f4735;
	st.shared.f32 	[%rd276+-1144], %f4739;
	ld.shared.v2.f32 	{%f4740, %f4741}, [%rd276+-1132];
	fma.rn.f32 	%f4744, %f829, %f4729, %f4741;
	fma.rn.f32 	%f4745, %f828, %f4729, %f4740;
	st.shared.v2.f32 	[%rd276+-1132], {%f4745, %f4744};
	mov.u32 	%r1634, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd897, %rd280;atom.release.shared.exch.b32 %r1633, [%rd897], %r1634;
	// end inline asm
	add.f32 	%f4746, %f846, %f842;
	add.f32 	%f850, %f826, %f4746;
	add.s64 	%rd281, %rd280, 512;

$L__BB0_518:
	// begin inline asm
	cvta.to.shared.u64 %rd899, %rd281;atom.acquire.shared.exch.b32 %r1635, [%rd899], %r1;
	// end inline asm
	setp.ne.s32 	%p730, %r1635, -1;
	@%p730 bra 	$L__BB0_518;

	ld.param.f32 	%f4848, [g2p2g_param_11];
	mul.f32 	%f4747, %f780, %f813;
	add.f32 	%f4748, %f848, %f844;
	add.f32 	%f4749, %f827, %f4748;
	ld.shared.f32 	%f4750, [%rd276+-640];
	fma.rn.f32 	%f4751, %f4, %f4747, %f4750;
	st.shared.f32 	[%rd276+-640], %f4751;
	ld.shared.v2.f32 	{%f4752, %f4753}, [%rd276+-636];
	fma.rn.f32 	%f4756, %f850, %f4747, %f4752;
	st.shared.f32 	[%rd276+-636], %f4756;
	fma.rn.f32 	%f4757, %f4749, %f4747, %f4753;
	st.shared.f32 	[%rd276+-632], %f4757;
	ld.shared.v2.f32 	{%f4758, %f4759}, [%rd276+-620];
	fma.rn.f32 	%f4762, %f829, %f4747, %f4759;
	fma.rn.f32 	%f4763, %f828, %f4747, %f4758;
	st.shared.v2.f32 	[%rd276+-620], {%f4763, %f4762};
	mov.u32 	%r1638, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd901, %rd281;atom.release.shared.exch.b32 %r1637, [%rd901], %r1638;
	// end inline asm
	add.f32 	%f851, %f770, %f4848;
	mul.f32 	%f852, %f822, %f851;
	add.f32 	%f4764, %f852, %f833;
	add.f32 	%f853, %f826, %f4764;
	add.s64 	%rd282, %rd280, 1088;

$L__BB0_520:
	// begin inline asm
	cvta.to.shared.u64 %rd903, %rd282;atom.acquire.shared.exch.b32 %r1639, [%rd903], %r1;
	// end inline asm
	setp.ne.s32 	%p731, %r1639, -1;
	@%p731 bra 	$L__BB0_520;

	mul.f32 	%f4765, %f788, %f821;
	mul.f32 	%f854, %f823, %f851;
	add.f32 	%f4766, %f854, %f836;
	add.f32 	%f4767, %f827, %f4766;
	ld.shared.f32 	%f4768, [%rd276+-64];
	fma.rn.f32 	%f4769, %f4, %f4765, %f4768;
	st.shared.f32 	[%rd276+-64], %f4769;
	ld.shared.v2.f32 	{%f4770, %f4771}, [%rd276+-60];
	fma.rn.f32 	%f4774, %f853, %f4765, %f4770;
	st.shared.f32 	[%rd276+-60], %f4774;
	fma.rn.f32 	%f4775, %f4767, %f4765, %f4771;
	st.shared.f32 	[%rd276+-56], %f4775;
	ld.shared.v2.f32 	{%f4776, %f4777}, [%rd276+-44];
	fma.rn.f32 	%f4780, %f829, %f4765, %f4777;
	fma.rn.f32 	%f4781, %f828, %f4765, %f4776;
	st.shared.v2.f32 	[%rd276+-44], {%f4781, %f4780};
	mov.u32 	%r1642, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd905, %rd282;atom.release.shared.exch.b32 %r1641, [%rd905], %r1642;
	// end inline asm
	add.f32 	%f4782, %f852, %f838;
	add.f32 	%f855, %f826, %f4782;
	add.s64 	%rd283, %rd280, 64;

$L__BB0_522:
	// begin inline asm
	cvta.to.shared.u64 %rd907, %rd283;atom.acquire.shared.exch.b32 %r1643, [%rd907], %r1;
	// end inline asm
	setp.ne.s32 	%p732, %r1643, -1;
	@%p732 bra 	$L__BB0_522;

	mul.f32 	%f4783, %f788, %f805;
	add.f32 	%f4784, %f854, %f840;
	add.f32 	%f4785, %f827, %f4784;
	ld.shared.f32 	%f4786, [%rd276+-1088];
	fma.rn.f32 	%f4787, %f4, %f4783, %f4786;
	st.shared.f32 	[%rd276+-1088], %f4787;
	ld.shared.v2.f32 	{%f4788, %f4789}, [%rd276+-1084];
	fma.rn.f32 	%f4792, %f855, %f4783, %f4788;
	st.shared.f32 	[%rd276+-1084], %f4792;
	fma.rn.f32 	%f4793, %f4785, %f4783, %f4789;
	st.shared.f32 	[%rd276+-1080], %f4793;
	ld.shared.v2.f32 	{%f4794, %f4795}, [%rd276+-1068];
	fma.rn.f32 	%f4798, %f829, %f4783, %f4795;
	fma.rn.f32 	%f4799, %f828, %f4783, %f4794;
	st.shared.v2.f32 	[%rd276+-1068], {%f4799, %f4798};
	mov.u32 	%r1646, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd909, %rd283;atom.release.shared.exch.b32 %r1645, [%rd909], %r1646;
	// end inline asm
	add.f32 	%f4800, %f852, %f842;
	add.f32 	%f856, %f826, %f4800;
	add.s64 	%rd284, %rd280, 576;

$L__BB0_524:
	// begin inline asm
	cvta.to.shared.u64 %rd911, %rd284;atom.acquire.shared.exch.b32 %r1647, [%rd911], %r1;
	// end inline asm
	setp.ne.s32 	%p733, %r1647, -1;
	@%p733 bra 	$L__BB0_524;

	mul.f32 	%f4801, %f788, %f813;
	add.f32 	%f4802, %f854, %f844;
	add.f32 	%f4803, %f827, %f4802;
	ld.shared.f32 	%f4804, [%rd276+-576];
	fma.rn.f32 	%f4805, %f4, %f4801, %f4804;
	st.shared.f32 	[%rd276+-576], %f4805;
	ld.shared.v2.f32 	{%f4806, %f4807}, [%rd276+-572];
	fma.rn.f32 	%f4810, %f856, %f4801, %f4806;
	st.shared.f32 	[%rd276+-572], %f4810;
	fma.rn.f32 	%f4811, %f4803, %f4801, %f4807;
	st.shared.f32 	[%rd276+-568], %f4811;
	ld.shared.v2.f32 	{%f4812, %f4813}, [%rd276+-556];
	fma.rn.f32 	%f4816, %f829, %f4801, %f4813;
	fma.rn.f32 	%f4817, %f828, %f4801, %f4812;
	st.shared.v2.f32 	[%rd276+-556], {%f4817, %f4816};
	mov.u32 	%r1650, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd913, %rd284;atom.release.shared.exch.b32 %r1649, [%rd913], %r1650;
	// end inline asm
	mov.u16 	%rs37, 0;

$L__BB0_527:
	add.u64 	%rd1115, %SPL, 96;
	ld.param.u64 	%rd1104, [g2p2g_param_7];
	mul.wide.u32 	%rd1103, %r340, 8;
	cvta.to.global.u64 	%rd1102, %rd1104;
	add.s64 	%rd1101, %rd1102, %rd1103;
	mul.wide.u32 	%rd1072, %r340, 8;
	ld.param.u64 	%rd1071, [g2p2g_param_6];
	mul.wide.u32 	%rd1070, %r340, 32;
	cvta.to.global.u64 	%rd1069, %rd1071;
	add.s64 	%rd1068, %rd1069, %rd1070;
	ld.param.u64 	%rd1067, [g2p2g_param_5];
	cvta.to.global.u64 	%rd1066, %rd1067;
	add.s64 	%rd1065, %rd1066, %rd1072;
	ld.param.u64 	%rd1064, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1063, %rd1064;
	add.s64 	%rd1062, %rd1063, %rd1072;
	ld.param.u64 	%rd1061, [g2p2g_param_3];
	mul.wide.u32 	%rd1060, %r340, 24;
	cvta.to.global.u64 	%rd1059, %rd1061;
	add.s64 	%rd1058, %rd1059, %rd1060;
	st.global.v4.u8 	[%rd1058], {%rs37, %rs10, %rs11, %rs12};
	st.global.u32 	[%rd1058+4], %rd72;
	shr.u64 	%rd920, %rd72, 32;
	st.global.u32 	[%rd1058+8], %rd920;
	st.global.u32 	[%rd1058+12], %r7;
	st.global.u64 	[%rd1058+16], %rd73;
	st.global.f32 	[%rd1062], %f79;
	st.global.f32 	[%rd1062+4], %f80;
	ld.local.u64 	%rd921, [%rd1115];
	st.global.u32 	[%rd1065], %rd921;
	shr.u64 	%rd922, %rd921, 32;
	st.global.u32 	[%rd1065+4], %rd922;
	st.global.f32 	[%rd1068], %f4;
	st.global.f32 	[%rd1068+4], %f5;
	st.global.f32 	[%rd1068+8], %f6;
	st.global.f32 	[%rd1068+12], %f4951;
	st.global.f32 	[%rd1068+16], %f4938;
	st.global.f32 	[%rd1068+20], %f4937;
	st.global.f32 	[%rd1068+24], %f5020;
	st.global.f32 	[%rd1068+28], %f4939;
	st.global.u32 	[%rd1101], %r8;
	st.global.u32 	[%rd1101+4], %r1755;

$L__BB0_528:
	shr.u64 	%rd1080, %rd17, 16;
	xor.b64  	%rd1079, %rd1080, %rd17;
	mul.lo.s64 	%rd1078, %rd1079, 2246822507;
	shr.u64 	%rd1077, %rd1078, 13;
	xor.b64  	%rd1076, %rd1077, %rd1078;
	mul.lo.s64 	%rd1075, %rd1076, 3266489909;
	shr.u64 	%rd1074, %rd1075, 16;
	xor.b64  	%rd1073, %rd1074, %rd1075;
	ld.param.u32 	%r1682, [g2p2g_param_11+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd923, %r1682;
	add.s64 	%rd285, %rd923, -1;
	and.b64  	%rd1210, %rd1073, %rd285;
	shl.b64 	%rd924, %rd1210, 4;
	add.s64 	%rd925, %rd11, %rd924;
	ld.global.u64 	%rd287, [%rd925];
	setp.eq.s64 	%p734, %rd287, %rd17;
	@%p734 bra 	$L__BB0_534;

	setp.eq.s64 	%p735, %rd287, -1;
	@%p735 bra 	$L__BB0_533;

$L__BB0_531:
	add.s64 	%rd926, %rd1210, 1;
	and.b64  	%rd1210, %rd926, %rd285;
	shl.b64 	%rd927, %rd1210, 4;
	add.s64 	%rd928, %rd11, %rd927;
	ld.global.u64 	%rd290, [%rd928];
	setp.eq.s64 	%p736, %rd290, %rd17;
	@%p736 bra 	$L__BB0_534;

	setp.ne.s64 	%p737, %rd290, -1;
	@%p737 bra 	$L__BB0_531;

$L__BB0_533:
	trap;

$L__BB0_534:
	cvt.u64.u32 	%rd1081, %r317;
	mov.u32 	%r1683, %ntid.x;
	and.b64  	%rd292, %rd14, 15;
	add.s64 	%rd293, %rd292, %rd1081;
	setp.gt.u32 	%p738, %r1683, 64;
	@%p738 bra 	$L__BB0_551;

	mul.wide.u32 	%rd1086, %r317, %r1;
	shr.u64 	%rd1085, %rd1086, 5;
	and.b64  	%rd1084, %rd1085, 1;
	shr.u64 	%rd1083, %rd1086, 4;
	and.b64  	%rd1082, %rd1083, 1;
	shl.b64 	%rd929, %rd1210, 4;
	add.s64 	%rd930, %rd11, %rd929;
	shl.b64 	%rd296, %rd1082, 2;
	shl.b64 	%rd297, %rd1084, 2;
	ld.global.u32 	%r1656, [%rd930+8];
	mul.wide.u32 	%rd298, %r1656, 16;
	add.s64 	%rd931, %rd292, 1;
	max.u64 	%rd299, %rd931, %rd293;
	sub.s64 	%rd932, %rd299, %rd1086;
	and.b64  	%rd1213, %rd932, 3;
	setp.eq.s64 	%p739, %rd1213, 0;
	mov.u64 	%rd1219, %rd292;
	@%p739 bra 	$L__BB0_540;

	mov.u64 	%rd1212, %rd292;

$L__BB0_537:
	.pragma "nounroll";
	add.s64 	%rd1219, %rd1212, 1;
	shr.u64 	%rd933, %rd1212, 2;
	and.b64  	%rd934, %rd933, 3;
	and.b64  	%rd935, %rd1212, 3;
	or.b64  	%rd936, %rd935, %rd296;
	or.b64  	%rd937, %rd934, %rd297;
	shl.b64 	%rd938, %rd937, 3;
	or.b64  	%rd304, %rd936, %rd938;
	or.b64  	%rd939, %rd935, %rd298;
	and.b64  	%rd940, %rd1212, 12;
	or.b64  	%rd305, %rd939, %rd940;
	setp.le.u64 	%p740, %rd358, %rd305;
	@%p740 bra 	$L__BB0_539;

	mul.lo.s64 	%rd951, %rd305, 48;
	add.s64 	%rd942, %rd352, %rd951;
	shl.b64 	%rd952, %rd304, 6;
	mov.u64 	%rd953, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd954, %rd953, %rd952;
	ld.shared.u32 	%r1657, [%rd954+20];
	// begin inline asm
	cvta.to.global.u64 %rd941, %rd942;red.global.add.f32 [%rd941], %r1657;
	// end inline asm
	add.s64 	%rd944, %rd942, 4;
	ld.shared.u64 	%rd955, [%rd954+24];
	cvt.u32.u64 	%r1658, %rd955;
	shr.u64 	%rd956, %rd955, 32;
	cvt.u32.u64 	%r1659, %rd956;
	// begin inline asm
	cvta.to.global.u64 %rd943, %rd944;red.global.add.f32 [%rd943], %r1658;
	// end inline asm
	add.s64 	%rd946, %rd942, 8;
	// begin inline asm
	cvta.to.global.u64 %rd945, %rd946;red.global.add.f32 [%rd945], %r1659;
	// end inline asm
	add.s64 	%rd948, %rd942, 12;
	ld.shared.u32 	%r1660, [%rd954+44];
	// begin inline asm
	cvta.to.global.u64 %rd947, %rd948;red.global.add.f32 [%rd947], %r1660;
	// end inline asm
	add.s64 	%rd950, %rd942, 16;
	ld.shared.u32 	%r1661, [%rd954+40];
	// begin inline asm
	cvta.to.global.u64 %rd949, %rd950;red.global.add.f32 [%rd949], %r1661;
	// end inline asm

$L__BB0_539:
	add.s64 	%rd1213, %rd1213, -1;
	setp.ne.s64 	%p741, %rd1213, 0;
	mov.u64 	%rd1212, %rd1219;
	@%p741 bra 	$L__BB0_537;

$L__BB0_540:
	not.b64 	%rd957, %rd292;
	add.s64 	%rd958, %rd299, %rd957;
	setp.lt.u64 	%p742, %rd958, 3;
	@%p742 bra 	$L__BB0_551;

	add.s64 	%rd959, %rd1219, 3;
	and.b64  	%rd960, %rd959, 3;
	and.b64  	%rd961, %rd1219, 3;
	xor.b64  	%rd962, %rd961, 2;
	add.s64 	%rd963, %rd1219, 1;
	and.b64  	%rd964, %rd963, 3;
	or.b64  	%rd308, %rd961, %rd296;
	or.b64  	%rd309, %rd961, %rd298;
	or.b64  	%rd310, %rd964, %rd296;
	or.b64  	%rd311, %rd964, %rd298;
	or.b64  	%rd312, %rd962, %rd296;
	or.b64  	%rd313, %rd962, %rd298;
	or.b64  	%rd314, %rd960, %rd296;
	or.b64  	%rd315, %rd960, %rd298;
	shr.u64 	%rd1218, %rd959, 2;
	add.s64 	%rd965, %rd1219, 2;
	shr.u64 	%rd1217, %rd965, 2;
	shr.u64 	%rd1216, %rd1219, 2;
	shr.u64 	%rd1215, %rd963, 2;

$L__BB0_542:
	and.b64  	%rd325, %rd1216, 3;
	shl.b64 	%rd966, %rd1216, 2;
	and.b64  	%rd967, %rd966, 12;
	or.b64  	%rd326, %rd309, %rd967;
	setp.le.u64 	%p743, %rd358, %rd326;
	@%p743 bra 	$L__BB0_544;

	mul.lo.s64 	%rd978, %rd326, 48;
	add.s64 	%rd969, %rd352, %rd978;
	or.b64  	%rd979, %rd325, %rd297;
	shl.b64 	%rd980, %rd979, 3;
	or.b64  	%rd981, %rd308, %rd980;
	shl.b64 	%rd982, %rd981, 6;
	mov.u64 	%rd983, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd984, %rd983, %rd982;
	ld.shared.u32 	%r1662, [%rd984+20];
	// begin inline asm
	cvta.to.global.u64 %rd968, %rd969;red.global.add.f32 [%rd968], %r1662;
	// end inline asm
	add.s64 	%rd971, %rd969, 4;
	ld.shared.u64 	%rd985, [%rd984+24];
	cvt.u32.u64 	%r1663, %rd985;
	shr.u64 	%rd986, %rd985, 32;
	cvt.u32.u64 	%r1664, %rd986;
	// begin inline asm
	cvta.to.global.u64 %rd970, %rd971;red.global.add.f32 [%rd970], %r1663;
	// end inline asm
	add.s64 	%rd973, %rd969, 8;
	// begin inline asm
	cvta.to.global.u64 %rd972, %rd973;red.global.add.f32 [%rd972], %r1664;
	// end inline asm
	add.s64 	%rd975, %rd969, 12;
	ld.shared.u32 	%r1665, [%rd984+44];
	// begin inline asm
	cvta.to.global.u64 %rd974, %rd975;red.global.add.f32 [%rd974], %r1665;
	// end inline asm
	add.s64 	%rd977, %rd969, 16;
	ld.shared.u32 	%r1666, [%rd984+40];
	// begin inline asm
	cvta.to.global.u64 %rd976, %rd977;red.global.add.f32 [%rd976], %r1666;
	// end inline asm

$L__BB0_544:
	and.b64  	%rd327, %rd1215, 3;
	shl.b64 	%rd987, %rd1215, 2;
	and.b64  	%rd988, %rd987, 12;
	or.b64  	%rd328, %rd311, %rd988;
	setp.le.u64 	%p744, %rd358, %rd328;
	@%p744 bra 	$L__BB0_546;

	mul.lo.s64 	%rd999, %rd328, 48;
	add.s64 	%rd990, %rd352, %rd999;
	or.b64  	%rd1000, %rd327, %rd297;
	shl.b64 	%rd1001, %rd1000, 3;
	or.b64  	%rd1002, %rd310, %rd1001;
	shl.b64 	%rd1003, %rd1002, 6;
	mov.u64 	%rd1004, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd1005, %rd1004, %rd1003;
	ld.shared.u32 	%r1667, [%rd1005+20];
	// begin inline asm
	cvta.to.global.u64 %rd989, %rd990;red.global.add.f32 [%rd989], %r1667;
	// end inline asm
	add.s64 	%rd992, %rd990, 4;
	ld.shared.u64 	%rd1006, [%rd1005+24];
	cvt.u32.u64 	%r1668, %rd1006;
	shr.u64 	%rd1007, %rd1006, 32;
	cvt.u32.u64 	%r1669, %rd1007;
	// begin inline asm
	cvta.to.global.u64 %rd991, %rd992;red.global.add.f32 [%rd991], %r1668;
	// end inline asm
	add.s64 	%rd994, %rd990, 8;
	// begin inline asm
	cvta.to.global.u64 %rd993, %rd994;red.global.add.f32 [%rd993], %r1669;
	// end inline asm
	add.s64 	%rd996, %rd990, 12;
	ld.shared.u32 	%r1670, [%rd1005+44];
	// begin inline asm
	cvta.to.global.u64 %rd995, %rd996;red.global.add.f32 [%rd995], %r1670;
	// end inline asm
	add.s64 	%rd998, %rd990, 16;
	ld.shared.u32 	%r1671, [%rd1005+40];
	// begin inline asm
	cvta.to.global.u64 %rd997, %rd998;red.global.add.f32 [%rd997], %r1671;
	// end inline asm

$L__BB0_546:
	and.b64  	%rd329, %rd1217, 3;
	shl.b64 	%rd1008, %rd1217, 2;
	and.b64  	%rd1009, %rd1008, 12;
	or.b64  	%rd330, %rd313, %rd1009;
	setp.le.u64 	%p745, %rd358, %rd330;
	@%p745 bra 	$L__BB0_548;

	mul.lo.s64 	%rd1020, %rd330, 48;
	add.s64 	%rd1011, %rd352, %rd1020;
	or.b64  	%rd1021, %rd329, %rd297;
	shl.b64 	%rd1022, %rd1021, 3;
	or.b64  	%rd1023, %rd312, %rd1022;
	shl.b64 	%rd1024, %rd1023, 6;
	mov.u64 	%rd1025, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd1026, %rd1025, %rd1024;
	ld.shared.u32 	%r1672, [%rd1026+20];
	// begin inline asm
	cvta.to.global.u64 %rd1010, %rd1011;red.global.add.f32 [%rd1010], %r1672;
	// end inline asm
	add.s64 	%rd1013, %rd1011, 4;
	ld.shared.u64 	%rd1027, [%rd1026+24];
	cvt.u32.u64 	%r1673, %rd1027;
	shr.u64 	%rd1028, %rd1027, 32;
	cvt.u32.u64 	%r1674, %rd1028;
	// begin inline asm
	cvta.to.global.u64 %rd1012, %rd1013;red.global.add.f32 [%rd1012], %r1673;
	// end inline asm
	add.s64 	%rd1015, %rd1011, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1014, %rd1015;red.global.add.f32 [%rd1014], %r1674;
	// end inline asm
	add.s64 	%rd1017, %rd1011, 12;
	ld.shared.u32 	%r1675, [%rd1026+44];
	// begin inline asm
	cvta.to.global.u64 %rd1016, %rd1017;red.global.add.f32 [%rd1016], %r1675;
	// end inline asm
	add.s64 	%rd1019, %rd1011, 16;
	ld.shared.u32 	%r1676, [%rd1026+40];
	// begin inline asm
	cvta.to.global.u64 %rd1018, %rd1019;red.global.add.f32 [%rd1018], %r1676;
	// end inline asm

$L__BB0_548:
	add.s64 	%rd1219, %rd1219, 4;
	and.b64  	%rd332, %rd1218, 3;
	shl.b64 	%rd1029, %rd1218, 2;
	and.b64  	%rd1030, %rd1029, 12;
	or.b64  	%rd333, %rd315, %rd1030;
	setp.le.u64 	%p746, %rd358, %rd333;
	@%p746 bra 	$L__BB0_550;

	mul.lo.s64 	%rd1041, %rd333, 48;
	add.s64 	%rd1032, %rd352, %rd1041;
	or.b64  	%rd1042, %rd332, %rd297;
	shl.b64 	%rd1043, %rd1042, 3;
	or.b64  	%rd1044, %rd314, %rd1043;
	shl.b64 	%rd1045, %rd1044, 6;
	mov.u64 	%rd1046, _ZN20sparkl2d_kernels_ptx4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h092351ef4af333bcE;
	add.s64 	%rd1047, %rd1046, %rd1045;
	ld.shared.u32 	%r1677, [%rd1047+20];
	// begin inline asm
	cvta.to.global.u64 %rd1031, %rd1032;red.global.add.f32 [%rd1031], %r1677;
	// end inline asm
	add.s64 	%rd1034, %rd1032, 4;
	ld.shared.u64 	%rd1048, [%rd1047+24];
	cvt.u32.u64 	%r1678, %rd1048;
	shr.u64 	%rd1049, %rd1048, 32;
	cvt.u32.u64 	%r1679, %rd1049;
	// begin inline asm
	cvta.to.global.u64 %rd1033, %rd1034;red.global.add.f32 [%rd1033], %r1678;
	// end inline asm
	add.s64 	%rd1036, %rd1032, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1035, %rd1036;red.global.add.f32 [%rd1035], %r1679;
	// end inline asm
	add.s64 	%rd1038, %rd1032, 12;
	ld.shared.u32 	%r1680, [%rd1047+44];
	// begin inline asm
	cvta.to.global.u64 %rd1037, %rd1038;red.global.add.f32 [%rd1037], %r1680;
	// end inline asm
	add.s64 	%rd1040, %rd1032, 16;
	ld.shared.u32 	%r1681, [%rd1047+40];
	// begin inline asm
	cvta.to.global.u64 %rd1039, %rd1040;red.global.add.f32 [%rd1039], %r1681;
	// end inline asm

$L__BB0_550:
	add.s64 	%rd1218, %rd1218, 1;
	add.s64 	%rd1217, %rd1217, 1;
	add.s64 	%rd1216, %rd1216, 1;
	add.s64 	%rd1215, %rd1215, 1;
	setp.lt.u64 	%p747, %rd1219, %rd293;
	@%p747 bra 	$L__BB0_542;

$L__BB0_551:
	ret;

$L__BB0_416:
	setp.eq.f32 	%p580, %f609, 0fBF800000;
	setp.eq.f32 	%p581, %f614, 0f7F800000;
	and.pred  	%p582, %p580, %p581;
	@%p582 bra 	$L__BB0_421;

	setp.geu.f32 	%p583, %f609, 0f00000000;
	mov.f32 	%f4987, %f613;
	@%p583 bra 	$L__BB0_421;

	setp.eq.f32 	%p584, %f611, 0f3F800000;
	neg.f32 	%f3810, %f613;
	selp.f32 	%f3811, %f3810, %f613, %p584;
	cvt.rmi.f32.f32 	%f3812, %f610;
	setp.neu.f32 	%p585, %f3812, %f610;
	selp.f32 	%f4987, 0f7FFFFFFF, %f3811, %p585;
	bra.uni 	$L__BB0_421;

$L__BB0_345:
	setp.eq.f32 	%p482, %f435, 0fBF800000;
	setp.eq.f32 	%p483, %f440, 0f7F800000;
	and.pred  	%p484, %p482, %p483;
	@%p484 bra 	$L__BB0_350;

	setp.geu.f32 	%p485, %f435, 0f00000000;
	mov.f32 	%f4953, %f439;
	@%p485 bra 	$L__BB0_350;

	setp.eq.f32 	%p486, %f437, 0f3F800000;
	neg.f32 	%f3287, %f439;
	selp.f32 	%f3288, %f3287, %f439, %p486;
	cvt.rmi.f32.f32 	%f3289, %f436;
	setp.neu.f32 	%p487, %f3289, %f436;
	selp.f32 	%f4953, 0f7FFFFFFF, %f3288, %p487;
	bra.uni 	$L__BB0_350;

$L__BB0_208:
	abs.f32 	%f4837, %f219;
	setp.eq.f32 	%p303, %f219, 0f00000000;
	setp.eq.f32 	%p304, %f4837, 0f7F800000;
	or.pred  	%p305, %p303, %p304;
	@%p305 bra 	$L__BB0_211;
	bra.uni 	$L__BB0_209;

$L__BB0_211:
	setp.eq.f32 	%p308, %f257, 0f3F800000;
	add.f32 	%f2317, %f219, %f219;
	mov.b32 	%r868, %f2317;
	and.b32  	%r869, %r868, 2147483647;
	selp.b32 	%r870, %r868, %r869, %p308;
	mov.b32 	%f4917, %r870;
	bra.uni 	$L__BB0_213;

$L__BB0_217:
	setp.lt.f32 	%p314, %f264, 0f00800000;
	mul.f32 	%f2354, %f264, 0f4B800000;
	selp.f32 	%f2355, %f2354, %f264, %p314;
	mov.b32 	%r883, %f2355;
	add.s32 	%r884, %r883, -1060439283;
	and.b32  	%r885, %r884, -8388608;
	sub.s32 	%r886, %r883, %r885;
	mov.b32 	%f2356, %r886;
	cvt.rn.f32.s32 	%f2357, %r885;
	selp.f32 	%f2358, 0fC1C00000, 0f00000000, %p314;
	mov.f32 	%f2359, 0f34000000;
	fma.rn.f32 	%f2360, %f2357, %f2359, %f2358;
	add.f32 	%f2361, %f2356, 0fBF800000;
	add.f32 	%f2353, %f2356, 0f3F800000;
	mov.f32 	%f2362, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2352,%f2353;
	// end inline asm
	add.f32 	%f2363, %f2361, %f2361;
	mul.f32 	%f2364, %f2352, %f2363;
	mul.f32 	%f2365, %f2364, %f2364;
	neg.f32 	%f2366, %f2364;
	sub.f32 	%f2367, %f2361, %f2364;
	add.f32 	%f2368, %f2367, %f2367;
	fma.rn.f32 	%f2369, %f2366, %f2361, %f2368;
	mul.rn.f32 	%f2370, %f2352, %f2369;
	mov.f32 	%f2371, 0f3B52E7DB;
	mov.f32 	%f2372, 0f3A2C32E4;
	fma.rn.f32 	%f2373, %f2372, %f2365, %f2371;
	mov.f32 	%f2374, 0f3C93BB73;
	fma.rn.f32 	%f2375, %f2373, %f2365, %f2374;
	mov.f32 	%f2376, 0f3DF6384F;
	fma.rn.f32 	%f2377, %f2375, %f2365, %f2376;
	mul.rn.f32 	%f2378, %f2377, %f2365;
	mov.f32 	%f2379, 0f3FB8AA3B;
	fma.rn.f32 	%f2380, %f2364, %f2379, %f2360;
	mul.f32 	%f2381, %f2378, 0f40400000;
	sub.f32 	%f2382, %f2360, %f2380;
	fma.rn.f32 	%f2383, %f2364, %f2379, %f2382;
	fma.rn.f32 	%f2384, %f2370, %f2379, %f2383;
	mov.f32 	%f2385, 0f32A55E34;
	fma.rn.f32 	%f2386, %f2364, %f2385, %f2384;
	fma.rn.f32 	%f2387, %f2381, %f2370, %f2386;
	fma.rn.f32 	%f2388, %f2378, %f2364, %f2387;
	add.rn.f32 	%f2389, %f2380, %f2388;
	mov.f32 	%f2390, 0f3F000000;
	mul.rn.f32 	%f2391, %f2389, %f2390;
	cvt.rni.f32.f32 	%f2392, %f2391;
	sub.f32 	%f2393, %f2391, %f2392;
	neg.f32 	%f2394, %f2391;
	fma.rn.f32 	%f2395, %f2389, %f2390, %f2394;
	neg.f32 	%f2396, %f2380;
	add.rn.f32 	%f2397, %f2389, %f2396;
	neg.f32 	%f2398, %f2397;
	add.rn.f32 	%f2399, %f2388, %f2398;
	fma.rn.f32 	%f2400, %f2399, %f2390, %f2395;
	add.f32 	%f2401, %f2400, %f2393;
	setp.gt.f32 	%p315, %f2392, 0f00000000;
	selp.b32 	%r887, 0, -2097152000, %p315;
	setp.geu.f32 	%p316, %f263, 0f00000000;
	setp.lt.f32 	%p317, %f2391, 0f00000000;
	selp.f32 	%f2402, 0f00000000, 0f7F800000, %p317;
	abs.f32 	%f2403, %f2391;
	setp.gt.f32 	%p318, %f2403, 0f43180000;
	cvt.rzi.s32.f32 	%r888, %f2392;
	shl.b32 	%r889, %r888, 23;
	sub.s32 	%r890, %r889, %r887;
	mov.b32 	%f2404, %r890;
	add.s32 	%r891, %r887, 2130706432;
	mov.b32 	%f2405, %r891;
	mov.f32 	%f2406, 0f3AAF85ED;
	mov.f32 	%f2407, 0f391FCB8E;
	fma.rn.f32 	%f2408, %f2407, %f2401, %f2406;
	mov.f32 	%f2409, 0f3C1D9856;
	fma.rn.f32 	%f2410, %f2408, %f2401, %f2409;
	mov.f32 	%f2411, 0f3D6357BB;
	fma.rn.f32 	%f2412, %f2410, %f2401, %f2411;
	mov.f32 	%f2413, 0f3E75FDEC;
	fma.rn.f32 	%f2414, %f2412, %f2401, %f2413;
	mov.f32 	%f2415, 0f3F317218;
	fma.rn.f32 	%f2416, %f2414, %f2401, %f2415;
	fma.rn.f32 	%f2417, %f2416, %f2401, %f2362;
	mul.f32 	%f2418, %f2417, %f2405;
	mul.f32 	%f2419, %f2418, %f2404;
	selp.f32 	%f4918, %f2402, %f2419, %p318;
	@%p316 bra 	$L__BB0_221;

	mov.f32 	%f4918, 0f7FFFFFFF;

$L__BB0_221:
	ld.global.u8 	%rs25, [%rd81+48];
	setp.eq.s16 	%p320, %rs25, 0;
	@%p320 bra 	$L__BB0_225;

	div.rn.f32 	%f2429, %f219, %f263;
	setp.lt.f32 	%p321, %f2429, 0f00800000;
	mul.f32 	%f2430, %f2429, 0f4B000000;
	selp.f32 	%f269, %f2430, %f2429, %p321;
	selp.f32 	%f2431, 0fC1B80000, 0f00000000, %p321;
	mov.b32 	%r895, %f269;
	add.s32 	%r896, %r895, -1059760811;
	and.b32  	%r897, %r896, -8388608;
	sub.s32 	%r898, %r895, %r897;
	mov.b32 	%f2432, %r898;
	cvt.rn.f32.s32 	%f2433, %r897;
	mov.f32 	%f2434, 0f34000000;
	fma.rn.f32 	%f2435, %f2433, %f2434, %f2431;
	add.f32 	%f2436, %f2432, 0fBF800000;
	mov.f32 	%f2437, 0f3E1039F6;
	mov.f32 	%f2438, 0fBE055027;
	fma.rn.f32 	%f2439, %f2438, %f2436, %f2437;
	mov.f32 	%f2440, 0fBDF8CDCC;
	fma.rn.f32 	%f2441, %f2439, %f2436, %f2440;
	mov.f32 	%f2442, 0f3E0F2955;
	fma.rn.f32 	%f2443, %f2441, %f2436, %f2442;
	mov.f32 	%f2444, 0fBE2AD8B9;
	fma.rn.f32 	%f2445, %f2443, %f2436, %f2444;
	mov.f32 	%f2446, 0f3E4CED0B;
	fma.rn.f32 	%f2447, %f2445, %f2436, %f2446;
	mov.f32 	%f2448, 0fBE7FFF22;
	fma.rn.f32 	%f2449, %f2447, %f2436, %f2448;
	mov.f32 	%f2450, 0f3EAAAA78;
	fma.rn.f32 	%f2451, %f2449, %f2436, %f2450;
	mov.f32 	%f2452, 0fBF000000;
	fma.rn.f32 	%f2453, %f2451, %f2436, %f2452;
	mul.f32 	%f2454, %f2436, %f2453;
	fma.rn.f32 	%f2455, %f2454, %f2436, %f2436;
	mov.f32 	%f2456, 0f3F317218;
	fma.rn.f32 	%f4919, %f2435, %f2456, %f2455;
	setp.lt.u32 	%p322, %r895, 2139095040;
	@%p322 bra 	$L__BB0_224;

	mov.f32 	%f2457, 0f7F800000;
	fma.rn.f32 	%f4919, %f269, %f2457, %f2457;

$L__BB0_224:
	setp.eq.f32 	%p323, %f269, 0f00000000;
	selp.f32 	%f2458, 0fFF800000, %f4919, %p323;
	add.f32 	%f4924, %f4924, %f2458;

$L__BB0_225:
	mov.b64 	{%r899, %r900}, %rd156;
	mov.b64 	{%r901, %r902}, %rd155;
	mov.b32 	%f2459, %r901;
	mul.f32 	%f2460, %f2459, %f4918;
	mov.b32 	%f2461, %r902;
	mul.f32 	%f2462, %f2461, %f4918;
	mov.b32 	%f2463, %r899;
	mul.f32 	%f2464, %f2463, %f4918;
	mov.b32 	%f2465, %r900;
	mul.f32 	%f2466, %f2465, %f4918;
	mov.b64 	{%r903, %r904}, %rd158;
	mov.b64 	{%r905, %r906}, %rd157;
	mov.b32 	%f2467, %r905;
	mov.b32 	%f2468, %r906;
	mul.f32 	%f2469, %f2468, %f2464;
	mul.f32 	%f2470, %f2468, %f2466;
	mov.b32 	%f2471, %r903;
	mov.b32 	%f2472, %r904;
	mul.f32 	%f2473, %f2472, %f2464;
	mul.f32 	%f2474, %f2472, %f2466;
	fma.rn.f32 	%f2475, %f2467, %f2462, %f2470;
	mov.b32 	%r907, %f2475;
	fma.rn.f32 	%f2476, %f2467, %f2460, %f2469;
	mov.b32 	%r908, %f2476;
	fma.rn.f32 	%f2477, %f2471, %f2462, %f2474;
	mov.b32 	%r909, %f2477;
	fma.rn.f32 	%f2478, %f2471, %f2460, %f2473;
	mov.b32 	%r910, %f2478;
	mov.b64 	%rd1169, {%r910, %r909};
	mov.b64 	%rd1168, {%r908, %r907};
	bra.uni 	$L__BB0_238;

$L__BB0_209:
	setp.geu.f32 	%p306, %f219, 0f00000000;
	mov.f32 	%f4917, %f258;
	@%p306 bra 	$L__BB0_213;

	setp.eq.f32 	%p307, %f257, 0f3F800000;
	neg.f32 	%f2316, %f258;
	selp.f32 	%f4917, %f2316, %f258, %p307;

$L__BB0_213:
	div.rn.f32 	%f2319, %f4917, %f217;
	sqrt.rn.f32 	%f2320, %f256;
	mul.f32 	%f2321, %f2320, %f2319;
	div.rn.f32 	%f2322, %f229, %f240;
	div.rn.f32 	%f2323, %f230, %f240;
	fma.rn.f32 	%f2324, %f2322, %f2321, %f228;
	fma.rn.f32 	%f2325, %f2323, %f2321, %f228;
	sqrt.rn.f32 	%f2326, %f2324;
	sqrt.rn.f32 	%f2327, %f2325;
	mov.b64 	{%r871, %r872}, %rd156;
	mov.b64 	{%r873, %r874}, %rd155;
	mov.b32 	%f2328, %r873;
	mul.f32 	%f2329, %f2328, %f2326;
	mov.b32 	%f2330, %r874;
	mul.f32 	%f2331, %f2330, %f2326;
	mov.b32 	%f2332, %r871;
	mul.f32 	%f2333, %f2332, %f2327;
	mov.b32 	%f2334, %r872;
	mul.f32 	%f2335, %f2334, %f2327;
	mov.b64 	{%r875, %r876}, %rd158;
	mov.b64 	{%r877, %r878}, %rd157;
	mov.b32 	%f2336, %r877;
	mov.b32 	%f2337, %r878;
	mul.f32 	%f2338, %f2337, %f2333;
	mul.f32 	%f2339, %f2337, %f2335;
	mov.b32 	%f2340, %r875;
	mov.b32 	%f2341, %r876;
	mul.f32 	%f2342, %f2341, %f2333;
	mul.f32 	%f2343, %f2341, %f2335;
	fma.rn.f32 	%f2344, %f2336, %f2331, %f2339;
	mov.b32 	%r879, %f2344;
	fma.rn.f32 	%f2345, %f2336, %f2329, %f2338;
	mov.b32 	%r880, %f2345;
	fma.rn.f32 	%f2346, %f2340, %f2331, %f2343;
	mov.b32 	%r881, %f2346;
	fma.rn.f32 	%f2347, %f2340, %f2329, %f2342;
	mov.b32 	%r882, %f2347;
	mov.b64 	%rd1169, {%r882, %r881};
	mov.b64 	%rd1168, {%r880, %r879};

$L__BB0_238:
	mov.b64 	{%r939, %r940}, %rd1168;
	mov.b32 	%f4938, %r940;
	mov.b64 	{%r941, %r942}, %rd1169;
	mov.b32 	%f4937, %r941;
	st.local.v4.u32 	[%rd77], {%r939, %r940, %r941, %r942};
	st.f32 	[%rd144], %f4924;
	bra.uni 	$L__BB0_296;

$L__BB0_553:
	trap;

$L__BB0_552:
	trap;

$L__BB0_159:
	trap;

$L__BB0_405:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .u64 grid_update_param_2,
	.param .u64 grid_update_param_3,
	.param .align 4 .b8 grid_update_param_4[8]
)
{
	.local .align 16 .b8 	__local_depot1[736];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<345>;
	.reg .b16 	%rs<119>;
	.reg .f32 	%f<719>;
	.reg .b32 	%r<659>;
	.reg .b64 	%rd<1553>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f187, [grid_update_param_0];
	ld.param.u64 	%rd61, [grid_update_param_2];
	ld.param.u64 	%rd58, [grid_update_param_3];
	ld.param.f32 	%f190, [grid_update_param_4+4];
	ld.param.f32 	%f189, [grid_update_param_4];
	ld.param.u64 	%rd614, [grid_update_param_1+64];
	ld.param.u64 	%rd609, [grid_update_param_1+16];
	ld.param.u64 	%rd608, [grid_update_param_1+8];
	ld.param.f32 	%f188, [grid_update_param_1];
	cvta.to.global.u64 	%rd1361, %rd61;
	add.u64 	%rd2, %SPL, 16;
	add.u64 	%rd3, %SPL, 16;
	add.u64 	%rd4, %SPL, 208;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 0;
	add.u64 	%rd10, %SPL, 0;
	add.u64 	%rd11, %SPL, 0;
	add.u64 	%rd12, %SPL, 0;
	add.u64 	%rd13, %SPL, 16;
	add.u64 	%rd14, %SPL, 160;
	add.u64 	%rd15, %SPL, 176;
	add.u64 	%rd16, %SPL, 208;
	add.u64 	%rd17, %SPL, 728;
	mov.u32 	%r190, %tid.y;
	mov.u32 	%r191, %tid.x;
	mov.u32 	%r192, %ctaid.x;
	cvt.u64.u32 	%rd19, %r192;
	mul.wide.u32 	%rd633, %r192, 16;
	cvt.u64.u32 	%rd20, %r191;
	add.s64 	%rd634, %rd20, %rd633;
	cvt.u64.u32 	%rd21, %r190;
	mul.wide.u32 	%rd635, %r190, 4;
	add.s64 	%rd22, %rd634, %rd635;
	setp.le.u64 	%p13, %rd614, %rd22;
	@%p13 bra 	$L__BB1_257;

	cvta.to.global.u64 	%rd636, %rd609;
	mul.lo.s64 	%rd637, %rd19, 24;
	add.s64 	%rd638, %rd636, %rd637;
	ld.global.u64 	%rd639, [%rd638];
	cvta.to.global.u64 	%rd640, %rd608;
	shr.u64 	%rd641, %rd639, 30;
	and.b64  	%rd642, %rd641, 17179869180;
	add.s64 	%rd643, %rd21, %rd642;
	add.s64 	%rd644, %rd643, -8589934592;
	shl.b64 	%rd645, %rd639, 2;
	and.b64  	%rd646, %rd645, 17179869180;
	add.s64 	%rd647, %rd20, %rd646;
	add.s64 	%rd648, %rd647, -8589934592;
	mul.lo.s64 	%rd649, %rd22, 48;
	cvt.rn.f32.s64 	%f191, %rd648;
	cvt.rn.f32.s64 	%f192, %rd644;
	mul.f32 	%f2, %f188, %f191;
	mul.f32 	%f3, %f188, %f192;
	add.s64 	%rd650, %rd640, %rd649;
	add.s64 	%rd23, %rd650, 4;
	ld.global.f32 	%f193, [%rd650];
	mul.f32 	%f194, %f189, %f193;
	mul.f32 	%f195, %f190, %f193;
	ld.global.u32 	%rd651, [%rd650+4];
	ld.global.u32 	%rd652, [%rd650+8];
	bfi.b64 	%rd653, %rd652, %rd651, 32, 32;
	cvt.u32.u64 	%r193, %rd653;
	shr.u64 	%rd654, %rd653, 32;
	cvt.u32.u64 	%r194, %rd654;
	mov.b32 	%f196, %r193;
	fma.rn.f32 	%f197, %f194, %f187, %f196;
	mov.b32 	%f198, %r194;
	fma.rn.f32 	%f199, %f195, %f187, %f198;
	setp.eq.f32 	%p14, %f193, 0f00000000;
	rcp.rn.f32 	%f200, %f193;
	selp.f32 	%f201, 0f00000000, %f200, %p14;
	mul.f32 	%f4, %f201, %f197;
	mul.f32 	%f5, %f201, %f199;
	ld.global.u64 	%rd1549, [%rd650+24];
	setp.ne.s64 	%p15, %rd1549, 0;
	@%p15 bra 	$L__BB1_240;

	add.f32 	%f6, %f188, %f188;
	add.s64 	%rd26, %rd7, 8;
	add.s64 	%rd27, %rd8, 8;
	add.s64 	%rd28, %rd9, 8;
	add.s64 	%rd29, %rd10, 8;
	add.s64 	%rd30, %rd11, 8;
	add.s64 	%rd31, %rd12, 8;
	add.s64 	%rd32, %rd17, 8;
	mov.u64 	%rd1364, 0;
	add.s64 	%rd34, %rd4, 4;
	add.s64 	%rd37, %rd4, 44;
	add.s64 	%rd39, %rd2, 8;
	mov.u16 	%rs1, 2;
	bra.uni 	$L__BB1_3;

$L__BB1_237:
	add.s64 	%rd1364, %rd57, 1;
	add.s64 	%rd1361, %rd54, 280;
	and.b16  	%rs1, %rs23, 1;
	mov.b32 	%r522, %f176;
	cvt.u64.u32 	%rd1237, %r522;
	mov.b32 	%r523, %f175;
	cvt.u64.u32 	%rd1238, %r523;
	bfi.b64 	%rd49, %rd1237, %rd1238, 32, 32;
	mov.u64 	%rd48, %rd57;

$L__BB1_3:
	and.b16  	%rs26, %rs1, 255;
	setp.eq.s16 	%p16, %rs26, 2;
	selp.f32 	%f8, 0f7F7FFFFF, %f699, %p16;

$L__BB1_5:
	mov.u64 	%rd57, %rd1364;
	mov.u64 	%rd54, %rd1361;
	setp.eq.s64 	%p17, %rd58, 0;
	@%p17 bra 	$L__BB1_238;

	add.s64 	%rd58, %rd58, -1;
	setp.eq.s64 	%p18, %rd61, 0;
	@%p18 bra 	$L__BB1_238;

	add.s64 	%rd1364, %rd57, 1;
	add.s64 	%rd1361, %rd54, 280;
	add.s64 	%rd61, %rd61, 280;
	ld.global.u32 	%r195, [%rd54+272];
	setp.eq.s32 	%p19, %r195, 3;
	@%p19 bra 	$L__BB1_5;

	ld.global.u16 	%rs27, [%rd54];
	setp.eq.s16 	%p20, %rs27, 1;
	@%p20 bra 	$L__BB1_179;

	setp.eq.s16 	%p21, %rs27, 2;
	@%p21 bra 	$L__BB1_68;

	setp.ne.s16 	%p22, %rs27, 3;
	@%p22 bra 	$L__BB1_217;

	ld.global.u8 	%rs2, [%rd54+24];
	ld.global.f32 	%f9, [%rd54+256];
	sub.f32 	%f203, %f2, %f9;
	ld.global.f32 	%f10, [%rd54+260];
	sub.f32 	%f204, %f3, %f10;
	ld.global.f32 	%f205, [%rd54+252];
	ld.global.f32 	%f11, [%rd54+248];
	mul.f32 	%f206, %f204, %f205;
	fma.rn.f32 	%f12, %f203, %f11, %f206;
	mul.f32 	%f207, %f203, %f205;
	mul.f32 	%f208, %f204, %f11;
	sub.f32 	%f13, %f208, %f207;
	mov.u32 	%r23, 2;
	st.local.u32 	[%rd4+20], %r23;
	ld.global.u64 	%rd64, [%rd54+16];
	setp.eq.s64 	%p23, %rd64, 0;
	@%p23 bra 	$L__BB1_65;

	ld.global.u64 	%rd65, [%rd54+8];
	mov.u64 	%rd1370, 1;
	bra.uni 	$L__BB1_13;

$L__BB1_21:
	sub.f32 	%f220, %f701, %f12;
	abs.f32 	%f30, %f220;
	setp.le.f32 	%p33, %f30, 0f34000000;
	@%p33 bra 	$L__BB1_23;

	abs.f32 	%f221, %f701;
	abs.f32 	%f222, %f12;
	setp.gt.f32 	%p35, %f222, %f221;
	selp.f32 	%f223, %f222, %f221, %p35;
	mul.f32 	%f224, %f223, 0f34000000;
	setp.gtu.f32 	%p36, %f30, %f224;
	@%p36 bra 	$L__BB1_27;
	bra.uni 	$L__BB1_23;

$L__BB1_13:
	shl.b64 	%rd662, %rd1370, 3;
	add.s64 	%rd663, %rd65, %rd662;
	setp.eq.s64 	%p24, %rd1370, %rd64;
	selp.b64 	%rd664, 0, %rd1370, %p24;
	shl.b64 	%rd665, %rd664, 3;
	add.s64 	%rd666, %rd65, %rd665;
	ld.u32 	%rd667, [%rd663+-8];
	ld.u32 	%rd668, [%rd663+-4];
	bfi.b64 	%rd68, %rd668, %rd667, 32, 32;
	ld.u32 	%rd669, [%rd666];
	ld.u32 	%rd670, [%rd666+4];
	bfi.b64 	%rd69, %rd670, %rd669, 32, 32;
	cvt.u32.u64 	%r6, %rd68;
	mov.b32 	%f17, %r6;
	shr.u64 	%rd671, %rd68, 32;
	cvt.u32.u64 	%r216, %rd671;
	mov.b32 	%f18, %r216;
	cvt.u32.u64 	%r7, %rd69;
	shr.u64 	%rd672, %rd69, 32;
	cvt.u32.u64 	%r217, %rd672;
	mov.b32 	%f19, %r7;
	sub.f32 	%f20, %f19, %f17;
	mov.b32 	%f210, %r217;
	sub.f32 	%f21, %f210, %f18;
	sub.f32 	%f211, %f12, %f17;
	sub.f32 	%f212, %f13, %f18;
	mul.f32 	%f213, %f21, %f212;
	fma.rn.f32 	%f22, %f20, %f211, %f213;
	mul.f32 	%f214, %f21, %f21;
	fma.rn.f32 	%f215, %f20, %f20, %f214;
	add.f32 	%f23, %f215, 0f00000000;
	setp.gtu.f32 	%p25, %f22, 0f00000000;
	mov.b64 	{%r218, %r587}, %rd68;
	mov.b64 	{%r219, %r9}, %rd69;
	@%p25 bra 	$L__BB1_15;
	bra.uni 	$L__BB1_14;

$L__BB1_15:
	setp.ltu.f32 	%p26, %f22, %f23;
	@%p26 bra 	$L__BB1_17;
	bra.uni 	$L__BB1_16;

$L__BB1_17:
	setp.eq.f32 	%p27, %f23, 0f00000000;
	@%p27 bra 	$L__BB1_64;

	mov.b32 	%f677, %r216;
	shr.u64 	%rd1353, %rd69, 32;
	cvt.u32.u64 	%r578, %rd1353;
	shr.u64 	%rd1352, %rd68, 32;
	cvt.u32.u64 	%r577, %rd1352;
	mov.b32 	%f676, %r577;
	mov.b32 	%f675, %r578;
	sub.f32 	%f674, %f675, %f676;
	mov.b32 	%f673, %r6;
	cvt.u32.u64 	%r576, %rd69;
	cvt.u32.u64 	%r575, %rd68;
	mov.b32 	%f672, %r575;
	mov.b32 	%f671, %r576;
	sub.f32 	%f670, %f671, %f672;
	div.rn.f32 	%f216, %f22, %f23;
	mov.f32 	%f217, 0f3F800000;
	sub.f32 	%f218, %f217, %f216;
	mov.b32 	%r589, %f218;
	mov.b32 	%r590, %f216;
	fma.rn.f32 	%f701, %f670, %f216, %f672;
	mov.b32 	%r586, %f701;
	fma.rn.f32 	%f702, %f674, %f216, %f676;
	mov.b32 	%r587, %f702;
	mov.u32 	%r588, 1;
	bra.uni 	$L__BB1_19;

$L__BB1_14:
	cvt.u32.u64 	%r586, %rd68;
	mov.b32 	%f701, %r586;
	mov.b32 	%f702, %r587;
	mov.u32 	%r588, 0;
	mov.u32 	%r589, %r588;
	bra.uni 	$L__BB1_19;

$L__BB1_16:
	cvt.u32.u64 	%r574, %rd69;
	cvt.u32.u64 	%r586, %rd69;
	mov.b32 	%f701, %r586;
	mov.b32 	%f702, %r9;
	mov.u32 	%r589, 1;
	mov.u32 	%r588, 0;
	mov.u32 	%r587, %r9;

$L__BB1_19:
	setp.eq.f32 	%p28, %f12, %f701;
	@%p28 bra 	$L__BB1_23;
	bra.uni 	$L__BB1_20;

$L__BB1_23:
	setp.eq.f32 	%p38, %f702, %f13;
	mov.pred 	%p37, -1;
	mov.pred 	%p339, %p37;
	@%p38 bra 	$L__BB1_27;

	mov.b32 	%r572, %f13;
	and.b32  	%r571, %r572, 2147483647;
	mov.b32 	%f668, %r571;
	setp.eq.f32 	%p40, %f668, 0f7F800000;
	and.b32  	%r228, %r587, 2147483647;
	mov.b32 	%f225, %r228;
	setp.eq.f32 	%p41, %f225, 0f7F800000;
	or.pred  	%p42, %p40, %p41;
	mov.pred 	%p339, 0;
	@%p42 bra 	$L__BB1_27;

	sub.f32 	%f226, %f702, %f13;
	abs.f32 	%f31, %f226;
	setp.le.f32 	%p44, %f31, 0f34000000;
	mov.pred 	%p339, %p37;
	@%p44 bra 	$L__BB1_27;

	abs.f32 	%f227, %f702;
	abs.f32 	%f228, %f13;
	setp.gt.f32 	%p45, %f228, %f227;
	selp.f32 	%f229, %f228, %f227, %p45;
	mul.f32 	%f230, %f229, 0f34000000;
	setp.le.f32 	%p339, %f31, %f230;
	bra.uni 	$L__BB1_27;

$L__BB1_20:
	mov.b32 	%r570, %f12;
	and.b32  	%r569, %r570, 2147483647;
	mov.b32 	%f667, %r569;
	setp.eq.f32 	%p30, %f667, 0f7F800000;
	and.b32  	%r227, %r586, 2147483647;
	mov.b32 	%f219, %r227;
	setp.eq.f32 	%p31, %f219, 0f7F800000;
	or.pred  	%p32, %p30, %p31;
	mov.pred 	%p339, 0;
	@%p32 bra 	$L__BB1_27;
	bra.uni 	$L__BB1_21;

$L__BB1_27:
	cvt.u64.u32 	%rd673, %r587;
	cvt.u64.u32 	%rd674, %r586;
	bfi.b64 	%rd70, %rd673, %rd674, 32, 32;
	mov.b64 	{%r229, %r230}, %rd70;
	selp.u64 	%rd71, 1, 0, %p339;
	mov.b32 	%f33, %r230;
	mov.b32 	%f32, %r229;
	sub.f32 	%f231, %f32, %f12;
	sub.f32 	%f232, %f33, %f13;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f234, %f231, %f231, %f233;
	add.f32 	%f235, %f234, 0f00000000;
	sqrt.rn.f32 	%f35, %f235;
	setp.geu.f32 	%p46, %f35, %f703;
	setp.ne.s32 	%p47, %r23, 2;
	and.pred  	%p48, %p47, %p46;
	@%p48 bra 	$L__BB1_29;

	shr.u64 	%rd1351, %rd69, 32;
	shr.u64 	%rd1350, %rd68, 32;
	add.s64 	%rd1371, %rd1370, -1;
	st.local.u64 	[%rd4], %rd1371;
	st.local.v2.f32 	[%rd4+8], {%f32, %f33};
	mov.b64 	{%r233, %r234}, %rd71;
	st.local.v2.u32 	[%rd4+16], {%r233, %r588};
	st.local.v2.u32 	[%rd4+24], {%r589, %r590};
	st.local.f32 	[%rd4+32], %f35;
	st.local.u32 	[%rd4+36], %rd68;
	st.local.u32 	[%rd4+44], %rd69;
	st.local.u32 	[%rd4+40], %rd1350;
	st.local.u32 	[%rd4+48], %rd1351;
	mov.f32 	%f703, %f35;
	mov.u32 	%r23, %r588;

$L__BB1_29:
	add.s64 	%rd74, %rd1370, 1;
	setp.lt.u64 	%p49, %rd1370, %rd64;
	mov.u64 	%rd1370, %rd74;
	@%p49 bra 	$L__BB1_13;

	ld.local.u32 	%rd681, [%rd4+36];
	ld.local.u32 	%rd682, [%rd4+40];
	bfi.b64 	%rd683, %rd682, %rd681, 32, 32;
	mov.u64 	%rd680, 0;
	cvt.u32.u64 	%r235, %rd683;
	mov.b32 	%f236, %r235;
	shr.u64 	%rd684, %rd683, 32;
	cvt.u32.u64 	%r236, %rd684;
	mov.b32 	%f237, %r236;
	ld.local.u32 	%rd685, [%rd4+44];
	ld.local.u32 	%rd686, [%rd4+48];
	bfi.b64 	%rd687, %rd686, %rd685, 32, 32;
	cvt.u32.u64 	%r237, %rd687;
	shr.u64 	%rd688, %rd687, 32;
	cvt.u32.u64 	%r238, %rd688;
	mov.b32 	%f238, %r237;
	sub.f32 	%f37, %f238, %f236;
	mov.b32 	%f239, %r238;
	sub.f32 	%f38, %f239, %f237;
	mul.f32 	%f240, %f38, %f38;
	fma.rn.f32 	%f241, %f37, %f37, %f240;
	add.f32 	%f39, %f241, 0f00000000;
	setp.leu.f32 	%p50, %f39, 0f28800000;
	mov.u64 	%rd1372, %rd680;
	mov.u64 	%rd1373, %rd680;
	mov.u64 	%rd1374, %rd680;
	@%p50 bra 	$L__BB1_32;

	neg.f32 	%f242, %f37;
	sqrt.rn.f32 	%f243, %f39;
	div.rn.f32 	%f244, %f38, %f243;
	div.rn.f32 	%f245, %f242, %f243;
	mov.b32 	%r239, %f245;
	mov.b32 	%r240, %f244;
	mov.u64 	%rd1374, 1;
	mov.b64 	%rd691, {%r240, %r239};
	shr.u64 	%rd1373, %rd691, 32;
	shl.b64 	%rd1372, %rd691, 32;

$L__BB1_32:
	or.b64  	%rd81, %rd1374, %rd1372;
	or.b64  	%rd82, %rd680, %rd1373;
	and.b64  	%rd692, %rd680, 4294967295;
	xor.b64  	%rd693, %rd1374, 1;
	or.b64  	%rd694, %rd693, %rd692;
	setp.ne.s64 	%p51, %rd694, 0;
	@%p51 bra 	$L__BB1_63;

	mov.b64 	{%r241, %r242}, %rd82;
	mov.b64 	{%r243, %r244}, %rd81;
	mov.b32 	%f40, %r244;
	mov.b32 	%f41, %r241;
	setp.eq.s32 	%p52, %r23, 1;
	@%p52 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_34;

$L__BB1_61:
	ld.local.u64 	%rd771, [%rd4+8];
	cvt.u32.u64 	%r265, %rd771;
	mov.b32 	%f273, %r265;
	shr.u64 	%rd772, %rd771, 32;
	cvt.u32.u64 	%r266, %rd772;
	mov.b32 	%f274, %r266;
	sub.f32 	%f275, %f2, %f273;
	sub.f32 	%f276, %f3, %f274;
	mul.f32 	%f277, %f41, %f276;
	fma.rn.f32 	%f278, %f40, %f275, %f277;
	setp.le.f32 	%p340, %f278, 0f00000000;
	bra.uni 	$L__BB1_62;

$L__BB1_68:
	ld.global.f32 	%f289, [%rd54+256];
	mov.u64 	%rd1528, 0;
	sub.f32 	%f290, %f2, %f289;
	ld.global.f32 	%f291, [%rd54+260];
	sub.f32 	%f292, %f3, %f291;
	ld.global.f32 	%f293, [%rd54+252];
	ld.global.f32 	%f294, [%rd54+248];
	mul.f32 	%f295, %f292, %f293;
	fma.rn.f32 	%f49, %f290, %f294, %f295;
	mul.f32 	%f296, %f290, %f293;
	mul.f32 	%f297, %f292, %f294;
	sub.f32 	%f50, %f297, %f296;
	mov.b32 	%r274, %f49;
	mov.b32 	%r275, %f50;
	cvt.u64.u32 	%rd793, %r275;
	cvt.u64.u32 	%rd794, %r274;
	bfi.b64 	%rd795, %rd793, %rd794, 32, 32;
	st.local.u64 	[%rd17], %rd795;
	ld.global.u64 	%rd184, [%rd54+32];
	setp.eq.s64 	%p73, %rd184, 0;
	mov.u64 	%rd1529, 2;
	mov.u64 	%rd1530, %rd1528;
	@%p73 bra 	$L__BB1_174;

	mov.u32 	%r282, 0;
	st.local.u32 	[%rd16], %r282;
	mov.u32 	%r283, -16777217;
	st.local.u32 	[%rd16+4], %r283;
	mov.u32 	%r45, 1;
	st.local.u32 	[%rd16+512], %r45;
	ld.global.u64 	%rd186, [%rd54+24];
	ld.global.u64 	%rd187, [%rd54+80];
	ld.global.u64 	%rd188, [%rd54+72];
	mov.u32 	%r43, 2139095039;
	mov.u32 	%r42, 4;
	bra.uni 	$L__BB1_71;

$L__BB1_179:
	ld.global.f32 	%f116, [%rd54+256];
	sub.f32 	%f493, %f2, %f116;
	ld.global.f32 	%f117, [%rd54+260];
	sub.f32 	%f494, %f3, %f117;
	ld.global.f32 	%f495, [%rd54+252];
	ld.global.f32 	%f118, [%rd54+248];
	mul.f32 	%f496, %f494, %f495;
	fma.rn.f32 	%f119, %f493, %f118, %f496;
	mul.f32 	%f497, %f493, %f495;
	mul.f32 	%f498, %f494, %f118;
	sub.f32 	%f120, %f498, %f497;
	mov.b32 	%r146, %f119;
	mov.b32 	%r147, %f120;
	ld.global.u64 	%rd548, [%rd54+56];
	ld.global.u64 	%rd547, [%rd54+48];
	sub.f32 	%f499, %f119, %f6;
	sub.f32 	%f500, %f120, %f6;
	mov.b32 	%r454, %f499;
	mov.b32 	%r455, %f500;
	cvt.u64.u32 	%rd1164, %r455;
	cvt.u64.u32 	%rd1165, %r454;
	add.f32 	%f501, %f6, %f119;
	add.f32 	%f502, %f6, %f120;
	mov.b32 	%r456, %f501;
	mov.b32 	%r457, %f502;
	cvt.u64.u32 	%rd1166, %r457;
	cvt.u64.u32 	%rd1167, %r456;
	bfi.b64 	%rd1168, %rd1164, %rd1165, 32, 32;
	mov.b64 	{%r458, %r459}, %rd1168;
	bfi.b64 	%rd1169, %rd1166, %rd1167, 32, 32;
	mov.b64 	{%r460, %r461}, %rd1169;
	mov.u16 	%rs93, 2;
	st.local.u8 	[%rd16+8], %rs93;
	mov.b32 	%f124, %r461;
	mov.b32 	%f122, %r459;
	mov.b32 	%f123, %r460;
	mov.b32 	%f121, %r458;
	ld.global.v2.f32 	{%f503, %f504}, [%rd54+40];
	div.rn.f32 	%f127, %f121, %f503;
	div.rn.f32 	%f128, %f123, %f503;
	ld.global.u64 	%rd550, [%rd54+16];
	cvt.rn.f32.u64 	%f505, %rd550;
	add.f32 	%f506, %f505, 0fBF800000;
	rcp.rn.f32 	%f129, %f506;
	setp.lt.f32 	%p240, %f128, 0fBF000000;
	setp.gt.f32 	%p241, %f127, 0f3F000000;
	or.pred  	%p242, %p241, %p240;
	@%p242 bra 	$L__BB1_211;

	add.f32 	%f507, %f127, 0f3F000000;
	div.rn.f32 	%f508, %f507, %f129;
	cvt.rmi.f32.f32 	%f509, %f508;
	add.s64 	%rd1170, %rd550, -2;
	cvt.rn.f32.u64 	%f510, %rd1170;
	setp.gt.f32 	%p243, %f509, 0f00000000;
	setp.lt.f32 	%p244, %f509, %f510;
	selp.f32 	%f511, %f509, %f510, %p244;
	selp.f32 	%f512, %f511, 0f00000000, %p243;
	setp.gt.f32 	%p245, %f512, 0f5F7FFFFF;
	max.f32 	%f513, %f512, 0f00000000;
	cvt.rzi.u64.f32 	%rd1171, %f513;
	selp.b64 	%rd556, -1, %rd1171, %p245;
	add.f32 	%f514, %f128, 0f3F000000;
	div.rn.f32 	%f515, %f514, %f129;
	cvt.rpi.f32.f32 	%f516, %f515;
	add.s64 	%rd1172, %rd550, -1;
	cvt.rn.f32.u64 	%f517, %rd1172;
	setp.gt.f32 	%p246, %f516, 0f00000000;
	setp.lt.f32 	%p247, %f516, %f517;
	selp.f32 	%f518, %f516, %f517, %p247;
	selp.f32 	%f519, %f518, 0f00000000, %p246;
	setp.gt.f32 	%p248, %f519, 0f5F7FFFFF;
	max.f32 	%f520, %f519, 0f00000000;
	cvt.rzi.u64.f32 	%rd1173, %f520;
	selp.b64 	%rd552, -1, %rd1173, %p248;
	setp.ge.u64 	%p249, %rd556, %rd552;
	@%p249 bra 	$L__BB1_211;

	div.rn.f32 	%f130, %f122, %f504;
	div.rn.f32 	%f131, %f124, %f504;
	ld.global.u64 	%rd553, [%rd54+32];
	ld.global.u64 	%rd554, [%rd54+24];
	ld.global.u64 	%rd555, [%rd54+8];
	ld.local.v4.u32 	{%r651, %r652, %r653, %r467}, [%rd16];
	mov.f32 	%f715, 0f7F7FFFFF;
	bra.uni 	$L__BB1_182;

$L__BB1_217:
	add.s64 	%rd1537, %rd3, 8;
	add.u64 	%rd1540, %SP, 16;
	ld.global.f32 	%f158, [%rd54+256];
	sub.f32 	%f562, %f2, %f158;
	ld.global.f32 	%f159, [%rd54+260];
	sub.f32 	%f563, %f3, %f159;
	ld.global.f32 	%f160, [%rd54+252];
	ld.global.f32 	%f161, [%rd54+248];
	mul.f32 	%f564, %f563, %f160;
	fma.rn.f32 	%f162, %f562, %f161, %f564;
	mul.f32 	%f565, %f562, %f160;
	mul.f32 	%f566, %f563, %f161;
	sub.f32 	%f163, %f566, %f565;
	ld.global.u32 	%rd1200, [%rd54+8];
	ld.global.u32 	%rd1201, [%rd54+12];
	bfi.b64 	%rd1202, %rd1201, %rd1200, 32, 32;
	cvt.u32.u64 	%r506, %rd1202;
	mov.b32 	%f567, %r506;
	shr.u64 	%rd1203, %rd1202, 32;
	cvt.u32.u64 	%r507, %rd1203;
	mov.b32 	%f568, %r507;
	neg.f32 	%f569, %f567;
	neg.f32 	%f570, %f568;
	sub.f32 	%f164, %f569, %f162;
	sub.f32 	%f165, %f570, %f163;
	sub.f32 	%f166, %f162, %f567;
	sub.f32 	%f167, %f163, %f568;
	setp.ge.f32 	%p298, %f164, 0f00000000;
	selp.f32 	%f571, %f164, 0f00000000, %p298;
	setp.ge.f32 	%p299, %f165, 0f00000000;
	selp.f32 	%f572, %f165, 0f00000000, %p299;
	setp.ge.f32 	%p300, %f166, 0f00000000;
	selp.f32 	%f573, %f166, 0f00000000, %p300;
	setp.ge.f32 	%p301, %f167, 0f00000000;
	selp.f32 	%f574, %f167, 0f00000000, %p301;
	sub.f32 	%f168, %f571, %f573;
	mov.b32 	%r508, %f168;
	sub.f32 	%f169, %f572, %f574;
	mov.b32 	%r509, %f169;
	cvt.u64.u32 	%rd1204, %r509;
	cvt.u64.u32 	%rd1205, %r508;
	bfi.b64 	%rd1206, %rd1204, %rd1205, 32, 32;
	st.local.u64 	[%rd3], %rd1206;
	mov.u64 	%rd1544, 2;
	mov.u64 	%rd1538, %rd3;
	mov.u64 	%rd1539, %rd3;
	mov.u64 	%rd1541, %rd3;
	mov.u64 	%rd1542, %rd3;
	mov.u64 	%rd1543, %rd1540;

$L__BB1_218:
	setp.eq.s64 	%p302, %rd1544, 0;
	@%p302 bra 	$L__BB1_221;

	add.s64 	%rd1544, %rd1544, -1;
	add.s64 	%rd1207, %rd1541, 8;
	setp.eq.s64 	%p303, %rd1541, %rd1537;
	selp.b64 	%rd1537, %rd1207, %rd1537, %p303;
	add.s64 	%rd1208, %rd1538, 8;
	selp.b64 	%rd1538, %rd1208, %rd1538, %p303;
	add.s64 	%rd1209, %rd1539, 8;
	selp.b64 	%rd1539, %rd1209, %rd1539, %p303;
	add.s64 	%rd1210, %rd1540, 8;
	selp.b64 	%rd1540, %rd1210, %rd1540, %p303;
	selp.b64 	%rd1211, %rd1208, %rd1541, %p303;
	selp.b64 	%rd1212, %rd1209, %rd1542, %p303;
	selp.b64 	%rd1213, %rd1210, %rd1543, %p303;
	setp.eq.s64 	%p304, %rd1544, 0;
	add.s64 	%rd1214, %rd1211, 4;
	add.s64 	%rd1215, %rd1212, 4;
	add.s64 	%rd1216, %rd1213, 4;
	selp.b64 	%rd1541, %rd1211, %rd1214, %p304;
	selp.b64 	%rd1542, %rd1212, %rd1215, %p304;
	selp.b64 	%rd1543, %rd1213, %rd1216, %p304;
	ld.local.f32 	%f575, [%rd1212];
	setp.eq.f32 	%p305, %f575, 0f00000000;
	@%p305 bra 	$L__BB1_218;

	add.f32 	%f576, %f162, %f168;
	mov.b32 	%r510, %f576;
	add.f32 	%f577, %f163, %f169;
	mov.b32 	%r511, %f577;
	cvt.u64.u32 	%rd1219, %r511;
	cvt.u64.u32 	%rd1220, %r510;
	bfi.b64 	%rd1547, %rd1219, %rd1220, 32, 32;
	mov.u64 	%rd1548, 0;
	bra.uni 	$L__BB1_234;

$L__BB1_221:
	setp.lt.f32 	%p306, %f164, %f166;
	mov.f32 	%f716, 0fFF7FFFFF;
	@%p306 bra 	$L__BB1_224;
	bra.uni 	$L__BB1_222;

$L__BB1_224:
	setp.leu.f32 	%p311, %f166, 0fFF7FFFFF;
	mov.pred 	%p344, 0;
	@%p311 bra 	$L__BB1_226;

	mov.f32 	%f716, %f166;
	bra.uni 	$L__BB1_226;

$L__BB1_222:
	setp.leu.f32 	%p308, %f164, 0fFF7FFFFF;
	mov.pred 	%p344, 0;
	@%p308 bra 	$L__BB1_226;

	mov.pred 	%p344, -1;
	mov.f32 	%f716, %f164;

$L__BB1_226:
	setp.lt.f32 	%p313, %f165, %f167;
	@%p313 bra 	$L__BB1_229;
	bra.uni 	$L__BB1_227;

$L__BB1_229:
	setp.gt.f32 	%p315, %f167, %f716;
	@%p315 bra 	$L__BB1_232;
	bra.uni 	$L__BB1_230;

$L__BB1_232:
	mov.u64 	%rd1223, 0;
	st.local.u64 	[%rd4], %rd1223;
	neg.f32 	%f718, %f167;
	mov.u64 	%rd1546, %rd34;
	bra.uni 	$L__BB1_233;

$L__BB1_227:
	setp.leu.f32 	%p314, %f165, %f716;
	@%p314 bra 	$L__BB1_230;

	mov.u64 	%rd1221, 0;
	st.local.u64 	[%rd4], %rd1221;
	mov.u64 	%rd1546, %rd34;
	mov.f32 	%f716, %f165;
	bra.uni 	$L__BB1_231;

$L__BB1_230:
	mov.u64 	%rd1222, 0;
	st.local.u64 	[%rd4], %rd1222;
	neg.f32 	%f718, %f716;
	not.pred 	%p316, %p344;
	mov.u64 	%rd1546, %rd4;
	@%p316 bra 	$L__BB1_233;

$L__BB1_231:
	mov.f32 	%f718, %f716;

$L__BB1_233:
	st.local.f32 	[%rd1546], %f718;
	ld.local.u64 	%rd1226, [%rd4];
	cvt.u32.u64 	%r512, %rd1226;
	mov.b32 	%f580, %r512;
	shr.u64 	%rd1227, %rd1226, 32;
	cvt.u32.u64 	%r513, %rd1227;
	mov.b32 	%f581, %r513;
	add.f32 	%f582, %f162, %f580;
	add.f32 	%f583, %f163, %f581;
	mov.b32 	%r514, %f582;
	mov.b32 	%r515, %f583;
	cvt.u64.u32 	%rd1228, %r515;
	cvt.u64.u32 	%rd1229, %r514;
	bfi.b64 	%rd1547, %rd1228, %rd1229, 32, 32;
	mov.u64 	%rd1548, 1;

$L__BB1_234:
	mov.u64 	%rd1297, 0;
	cvt.u32.u64 	%r516, %rd1547;
	mov.b32 	%f584, %r516;
	shr.u64 	%rd1230, %rd1547, 32;
	cvt.u32.u64 	%r517, %rd1230;
	mov.b32 	%f585, %r517;
	mul.f32 	%f586, %f161, %f584;
	mul.f32 	%f587, %f160, %f585;
	sub.f32 	%f588, %f586, %f587;
	mul.f32 	%f589, %f161, %f585;
	fma.rn.f32 	%f590, %f160, %f584, %f589;
	add.f32 	%f591, %f158, %f588;
	mov.b32 	%r518, %f591;
	add.f32 	%f592, %f159, %f590;
	mov.b32 	%r519, %f592;
	cvt.u64.u32 	%rd1231, %r519;
	cvt.u64.u32 	%rd1232, %r518;
	bfi.b64 	%rd1233, %rd1231, %rd1232, 32, 32;
	or.b64  	%rd1234, %rd1297, %rd1233;
	mov.b64 	{%r654, %r655}, %rd1234;
	mov.b64 	{%r656, %r520}, %rd1548;
	bra.uni 	$L__BB1_235;

$L__BB1_199:
	sub.f32 	%f533, %f713, %f119;
	abs.f32 	%f151, %f533;
	setp.le.f32 	%p268, %f151, 0f34000000;
	@%p268 bra 	$L__BB1_201;

	abs.f32 	%f534, %f713;
	abs.f32 	%f535, %f119;
	setp.gt.f32 	%p270, %f535, %f534;
	selp.f32 	%f536, %f535, %f534, %p270;
	mul.f32 	%f537, %f536, 0f34000000;
	setp.gtu.f32 	%p271, %f151, %f537;
	@%p271 bra 	$L__BB1_205;
	bra.uni 	$L__BB1_201;

$L__BB1_182:
	setp.gt.u64 	%p250, %rd553, %rd556;
	@%p250 bra 	$L__BB1_184;
	bra.uni 	$L__BB1_183;

$L__BB1_184:
	add.s64 	%rd1174, %rd554, %rd556;
	ld.u8 	%rs94, [%rd1174];
	setp.eq.s16 	%p251, %rs94, 0;
	@%p251 bra 	$L__BB1_209;

	cvt.rn.f32.u64 	%f522, %rd556;
	fma.rn.f32 	%f135, %f129, %f522, 0fBF000000;
	setp.gt.u64 	%p252, %rd550, %rd556;
	@%p252 bra 	$L__BB1_187;
	bra.uni 	$L__BB1_186;

$L__BB1_187:
	shl.b64 	%rd1175, %rd556, 2;
	add.s64 	%rd557, %rd555, %rd1175;
	ld.f32 	%f136, [%rd557];
	add.s64 	%rd1176, %rd556, 1;
	setp.gt.u64 	%p253, %rd550, %rd1176;
	@%p253 bra 	$L__BB1_189;
	bra.uni 	$L__BB1_188;

$L__BB1_189:
	ld.f32 	%f137, [%rd557+4];
	setp.gt.f32 	%p254, %f137, %f131;
	setp.gt.f32 	%p255, %f136, %f131;
	and.pred  	%p256, %p255, %p254;
	@%p256 bra 	$L__BB1_209;

	setp.lt.f32 	%p257, %f136, %f130;
	setp.lt.f32 	%p258, %f137, %f130;
	and.pred  	%p259, %p257, %p258;
	@%p259 bra 	$L__BB1_209;

	cvt.rn.f32.u64 	%f693, %rd556;
	fma.rn.f32 	%f692, %f129, %f693, 0fBF000000;
	mul.f32 	%f523, %f503, %f692;
	mov.b32 	%r468, %f523;
	mul.f32 	%f140, %f504, %f136;
	mov.b32 	%r469, %f140;
	cvt.u64.u32 	%rd1177, %r469;
	cvt.u64.u32 	%rd1178, %r468;
	add.f32 	%f524, %f129, %f692;
	mul.f32 	%f138, %f503, %f524;
	mov.b32 	%r649, %f138;
	mul.f32 	%f525, %f504, %f137;
	mov.b32 	%r470, %f525;
	cvt.u64.u32 	%rd1179, %r470;
	cvt.u64.u32 	%rd1180, %r649;
	bfi.b64 	%rd1181, %rd1179, %rd1180, 32, 32;
	bfi.b64 	%rd1182, %rd1177, %rd1178, 32, 32;
	cvt.u32.u64 	%r155, %rd1182;
	mov.b32 	%f139, %r155;
	sub.f32 	%f141, %f138, %f139;
	sub.f32 	%f142, %f525, %f140;
	sub.f32 	%f526, %f119, %f139;
	sub.f32 	%f527, %f120, %f140;
	mul.f32 	%f528, %f142, %f527;
	fma.rn.f32 	%f143, %f141, %f526, %f528;
	mul.f32 	%f529, %f142, %f142;
	fma.rn.f32 	%f530, %f141, %f141, %f529;
	add.f32 	%f144, %f530, 0f00000000;
	setp.gtu.f32 	%p260, %f143, 0f00000000;
	mov.b64 	{%r471, %r650}, %rd1182;
	mov.b64 	{%r472, %r157}, %rd1181;
	@%p260 bra 	$L__BB1_193;
	bra.uni 	$L__BB1_192;

$L__BB1_193:
	setp.ltu.f32 	%p261, %f143, %f144;
	@%p261 bra 	$L__BB1_195;
	bra.uni 	$L__BB1_194;

$L__BB1_195:
	setp.eq.f32 	%p262, %f144, 0f00000000;
	@%p262 bra 	$L__BB1_208;

	cvt.u32.u64 	%r584, %rd1182;
	mov.b32 	%f698, %r584;
	div.rn.f32 	%f531, %f143, %f144;
	fma.rn.f32 	%f713, %f141, %f531, %f698;
	mov.b32 	%r649, %f713;
	fma.rn.f32 	%f714, %f142, %f531, %f140;
	mov.b32 	%r650, %f714;
	bra.uni 	$L__BB1_197;

$L__BB1_192:
	cvt.u32.u64 	%r649, %rd1182;
	mov.b32 	%f713, %r649;
	mov.b32 	%f714, %r650;
	bra.uni 	$L__BB1_197;

$L__BB1_194:
	cvt.rn.f32.u64 	%f697, %rd556;
	add.f32 	%f696, %f129, %f692;
	mul.f32 	%f713, %f503, %f696;
	mov.b32 	%f714, %r157;
	mov.u32 	%r650, %r157;

$L__BB1_197:
	setp.eq.f32 	%p263, %f119, %f713;
	@%p263 bra 	$L__BB1_201;
	bra.uni 	$L__BB1_198;

$L__BB1_201:
	setp.eq.f32 	%p273, %f714, %f120;
	mov.pred 	%p272, -1;
	mov.pred 	%p342, %p272;
	@%p273 bra 	$L__BB1_205;

	and.b32  	%r583, %r147, 2147483647;
	mov.b32 	%f694, %r583;
	setp.eq.f32 	%p275, %f694, 0f7F800000;
	and.b32  	%r474, %r650, 2147483647;
	mov.b32 	%f538, %r474;
	setp.eq.f32 	%p276, %f538, 0f7F800000;
	or.pred  	%p277, %p275, %p276;
	mov.pred 	%p342, 0;
	@%p277 bra 	$L__BB1_205;

	sub.f32 	%f539, %f714, %f120;
	abs.f32 	%f152, %f539;
	setp.le.f32 	%p279, %f152, 0f34000000;
	mov.pred 	%p342, %p272;
	@%p279 bra 	$L__BB1_205;

	abs.f32 	%f540, %f714;
	abs.f32 	%f541, %f120;
	setp.gt.f32 	%p280, %f541, %f540;
	selp.f32 	%f542, %f541, %f540, %p280;
	mul.f32 	%f543, %f542, 0f34000000;
	setp.le.f32 	%p342, %f152, %f543;
	bra.uni 	$L__BB1_205;

$L__BB1_198:
	and.b32  	%r582, %r146, 2147483647;
	mov.b32 	%f691, %r582;
	setp.eq.f32 	%p265, %f691, 0f7F800000;
	and.b32  	%r473, %r649, 2147483647;
	mov.b32 	%f532, %r473;
	setp.eq.f32 	%p266, %f532, 0f7F800000;
	or.pred  	%p267, %p265, %p266;
	mov.pred 	%p342, 0;
	@%p267 bra 	$L__BB1_205;
	bra.uni 	$L__BB1_199;

$L__BB1_205:
	cvt.u64.u32 	%rd1183, %r650;
	cvt.u64.u32 	%rd1184, %r649;
	bfi.b64 	%rd558, %rd1183, %rd1184, 32, 32;
	mov.b64 	{%r475, %r476}, %rd558;
	selp.u64 	%rd559, 1, 0, %p342;
	mov.b32 	%f544, %r475;
	sub.f32 	%f545, %f544, %f119;
	mov.b32 	%f546, %r476;
	sub.f32 	%f547, %f546, %f120;
	mul.f32 	%f548, %f547, %f547;
	fma.rn.f32 	%f549, %f545, %f545, %f548;
	add.f32 	%f153, %f549, 0f00000000;
	setp.geu.f32 	%p281, %f153, %f715;
	@%p281 bra 	$L__BB1_209;

	sqrt.rn.f32 	%f550, %f153;
	setp.gtu.f32 	%p282, %f550, %f6;
	mov.f32 	%f715, %f153;
	@%p282 bra 	$L__BB1_209;

	mov.b64 	{%r653, %r477}, %rd559;
	mov.u32 	%r651, %r475;
	mov.u32 	%r652, %r476;
	mov.f32 	%f715, %f153;

$L__BB1_209:
	add.s64 	%rd556, %rd556, 1;
	setp.lt.u64 	%p283, %rd556, %rd552;
	@%p283 bra 	$L__BB1_182;

	st.local.u32 	[%rd16+8], %r653;
	mov.b64 	%rd1185, {%r651, %r652};
	st.local.u64 	[%rd16], %rd1185;

$L__BB1_211:
	cvt.u64.u32 	%rd1186, %r146;
	cvt.u64.u32 	%rd1187, %r147;
	bfi.b64 	%rd561, %rd1187, %rd1186, 32, 32;
	ld.local.v4.u32 	{%r481, %r482, %r483, %r484}, [%rd16];
	mov.b64 	%rd563, {%r483, %r484};
	mov.b64 	%rd562, {%r481, %r482};
	mov.b32 	{%rs95, %rs96}, %r483;
	and.b16  	%rs97, %rs95, 255;
	setp.eq.s16 	%p284, %rs97, 2;
	cvt.u64.u16 	%rd1188, %rs95;
	and.b64  	%rd1189, %rd1188, 255;
	selp.b64 	%rd1190, 2, %rd1189, %p284;
	and.b64  	%rd1191, %rd563, 4294967040;
	or.b64  	%rd1192, %rd1191, %rd1190;
	mov.b64 	{%r489, %r490}, %rd1192;
	mov.b32 	{%rs118, %rs98}, %r489;
	and.b16  	%rs99, %rs118, 255;
	setp.eq.s16 	%p285, %rs99, 2;
	mov.u32 	%r656, 2;
	mov.u32 	%r654, 0;
	mov.u32 	%r655, %r654;
	@%p285 bra 	$L__BB1_235;

	ld.global.u8 	%rs100, [%rd54+64];
	setp.eq.s16 	%p286, %rs100, 0;
	shr.u64 	%rd1193, %rd562, 32;
	cvt.u32.u64 	%r491, %rd1193;
	mov.b32 	%f155, %r491;
	@%p286 bra 	$L__BB1_216;

	mov.b64 	{%r492, %r493}, %rd561;
	mov.b32 	%f157, %r493;
	mov.b32 	%f156, %r492;
	mov.b64 	{%r494, %r495}, %rd547;
	mov.b64 	{%r496, %r497}, %rd548;
	ld.global.u8 	%rs20, [%rd54+65];
	mov.b32 	%f551, %r496;
	setp.gt.f32 	%p288, %f156, %f551;
	mov.b32 	%f552, %r494;
	setp.lt.f32 	%p289, %f156, %f552;
	or.pred  	%p290, %p289, %p288;
	mov.pred 	%p343, 0;
	@%p290 bra 	$L__BB1_215;

	setp.geu.f32 	%p291, %f157, 0fFF7FFFFF;
	setp.leu.f32 	%p292, %f157, 0f7F7FFFFF;
	and.pred  	%p343, %p292, %p291;

$L__BB1_215:
	setp.ge.f32 	%p293, %f120, %f155;
	setp.le.f32 	%p294, %f120, %f155;
	setp.eq.s16 	%p295, %rs20, 0;
	selp.u32 	%r498, -1, 0, %p293;
	selp.u32 	%r499, -1, 0, %p294;
	selp.b32 	%r500, %r499, %r498, %p295;
	and.b32  	%r501, %r500, 1;
	setp.eq.b32 	%p296, %r501, 1;
	and.pred  	%p297, %p296, %p343;
	selp.u16 	%rs118, 1, 0, %p297;

$L__BB1_216:
	cvt.u32.u64 	%r502, %rd562;
	mov.b32 	%f553, %r502;
	mul.f32 	%f554, %f118, %f553;
	ld.global.f32 	%f555, [%rd54+252];
	mul.f32 	%f556, %f555, %f155;
	sub.f32 	%f557, %f554, %f556;
	mul.f32 	%f558, %f555, %f553;
	fma.rn.f32 	%f559, %f118, %f155, %f558;
	add.f32 	%f560, %f116, %f557;
	mov.b32 	%r503, %f560;
	add.f32 	%f561, %f117, %f559;
	mov.b32 	%r504, %f561;
	cvt.u64.u32 	%rd1194, %r504;
	cvt.u64.u32 	%rd1195, %r503;
	cvt.u64.u16 	%rd1196, %rs118;
	bfi.b64 	%rd1197, %rd1194, %rd1195, 32, 32;
	and.b64  	%rd1198, %rd1196, 255;
	mov.b64 	{%r654, %r655}, %rd1197;
	mov.b64 	{%r656, %r505}, %rd1198;
	bra.uni 	$L__BB1_235;

$L__BB1_34:
	ld.local.u32 	%r245, [%rd4+24];
	setp.eq.s32 	%p53, %r245, 0;
	@%p53 bra 	$L__BB1_47;

	setp.ne.s32 	%p54, %r245, 1;
	@%p54 bra 	$L__BB1_60;

	add.s64 	%rd83, %rd1371, 1;
	or.b64  	%rd695, %rd83, %rd64;
	and.b64  	%rd696, %rd695, -4294967296;
	setp.eq.s64 	%p55, %rd696, 0;
	@%p55 bra 	$L__BB1_38;

	rem.u64 	%rd1375, %rd83, %rd64;
	bra.uni 	$L__BB1_39;

$L__BB1_47:
	setp.eq.s64 	%p62, %rd1371, 0;
	selp.b64 	%rd130, %rd64, %rd1371, %p62;
	add.s64 	%rd735, %rd130, -1;
	setp.gt.u64 	%p63, %rd64, %rd735;
	@%p63 bra 	$L__BB1_49;
	bra.uni 	$L__BB1_48;

$L__BB1_49:
	shl.b64 	%rd736, %rd130, 3;
	add.s64 	%rd737, %rd65, %rd736;
	ld.u32 	%rd738, [%rd737+-8];
	ld.u32 	%rd739, [%rd737+-4];
	bfi.b64 	%rd131, %rd739, %rd738, 32, 32;
	or.b64  	%rd740, %rd130, %rd64;
	and.b64  	%rd741, %rd740, -4294967296;
	setp.eq.s64 	%p64, %rd741, 0;
	@%p64 bra 	$L__BB1_51;

	rem.u64 	%rd1392, %rd130, %rd64;
	bra.uni 	$L__BB1_52;

$L__BB1_165:
	ld.u32 	%r431, [%rd196+76];
	cvt.u64.u32 	%rd1105, %r431;
	setp.le.u64 	%p230, %rd187, %rd1105;
	mul.wide.u32 	%rd1106, %r431, 12;
	add.s64 	%rd1107, %rd188, %rd1106;
	setp.eq.s64 	%p231, %rd1107, 0;
	or.pred  	%p232, %p230, %p231;
	selp.b32 	%r40, %r40, %r610, %p232;
	selp.b32 	%r39, %r39, %r609, %p232;
	selp.b32 	%r38, %r38, %r608, %p232;
	selp.b32 	%r42, %r42, %r623, %p232;
	selp.b32 	%r43, %r43, %r92, %p232;

$L__BB1_71:
	mov.u32 	%r44, %r45;
	setp.eq.s32 	%p74, %r44, 0;
	@%p74 bra 	$L__BB1_172;

	mov.b32 	%f651, %r43;
	cvt.u64.u32 	%rd797, %r44;
	add.s64 	%rd798, %rd797, -1;
	cvt.u32.u64 	%r45, %rd798;
	st.local.u32 	[%rd16+512], %r45;
	mul.wide.u32 	%rd799, %r44, 8;
	add.s64 	%rd800, %rd16, %rd799;
	ld.local.u32 	%rd194, [%rd800+-4];
	ld.local.u32 	%rd801, [%rd800+-8];
	shl.b64 	%rd802, %rd801, 32;
	or.b64  	%rd193, %rd802, 1;
	mov.b64 	{%r287, %r288}, %rd194;
	mov.b32 	%f298, %r287;
	neg.f32 	%f299, %f298;
	setp.le.f32 	%p75, %f651, %f299;
	@%p75 bra 	$L__BB1_71;

	mov.b64 	{%r289, %r290}, %rd193;
	cvt.u64.u32 	%rd195, %r290;
	setp.gt.u64 	%p76, %rd184, %rd195;
	@%p76 bra 	$L__BB1_75;
	bra.uni 	$L__BB1_74;

$L__BB1_75:
	mul.lo.s64 	%rd803, %rd195, 96;
	add.s64 	%rd196, %rd186, %rd803;
	ld.u8 	%rs35, [%rd196+88];
	and.b16  	%rs36, %rs35, 1;
	setp.eq.b16 	%p78, %rs36, 1;
	mov.pred 	%p341, 0;
	xor.pred  	%p79, %p78, %p341;
	not.pred 	%p80, %p79;
	@%p80 bra 	$L__BB1_77;

	ld.v4.u32 	{%r291, %r292, %r293, %r294}, [%rd196+64];
	cvt.u64.u32 	%rd804, %r291;
	setp.gt.u64 	%p82, %rd187, %rd804;
	mul.wide.u32 	%rd805, %r291, 12;
	add.s64 	%rd806, %rd188, %rd805;
	selp.b64 	%rd807, %rd806, 0, %p82;
	setp.eq.s64 	%p83, %rd807, 0;
	add.s64 	%rd808, %rd807, 8;
	selp.b64 	%rd1413, 0, %rd808, %p83;
	cvt.u64.u32 	%rd809, %r292;
	setp.gt.u64 	%p84, %rd187, %rd809;
	mul.wide.u32 	%rd810, %r292, 12;
	add.s64 	%rd811, %rd188, %rd810;
	selp.b64 	%rd812, %rd811, 0, %p84;
	setp.eq.s64 	%p85, %rd812, 0;
	add.s64 	%rd813, %rd812, 8;
	selp.b64 	%rd1412, 0, %rd813, %p85;
	ld.u32 	%r298, [%rd196+72];
	cvt.u64.u32 	%rd814, %r298;
	setp.gt.u64 	%p86, %rd187, %rd814;
	mul.wide.u32 	%rd815, %r298, 12;
	add.s64 	%rd816, %rd188, %rd815;
	selp.b64 	%rd817, %rd816, 0, %p86;
	setp.eq.s64 	%p87, %rd817, 0;
	add.s64 	%rd818, %rd817, 8;
	selp.b64 	%rd1411, 0, %rd818, %p87;
	cvt.u64.u32 	%rd819, %r294;
	setp.gt.u64 	%p88, %rd187, %rd819;
	mul.wide.u32 	%rd820, %r294, 12;
	add.s64 	%rd821, %rd188, %rd820;
	selp.b64 	%rd822, %rd821, 0, %p88;
	setp.eq.s64 	%p89, %rd822, 0;
	add.s64 	%rd823, %rd822, 8;
	selp.b64 	%rd1410, 0, %rd823, %p89;
	mov.pred 	%p341, -1;

$L__BB1_77:
	mov.b32 	%f652, %r43;
	ld.v4.f32 	{%f300, %f301, %f302, %f303}, [%rd196];
	sub.f32 	%f308, %f300, %f49;
	sub.f32 	%f309, %f301, %f49;
	sub.f32 	%f310, %f302, %f49;
	sub.f32 	%f311, %f303, %f49;
	ld.v4.f32 	{%f312, %f313, %f314, %f315}, [%rd196+16];
	sub.f32 	%f320, %f312, %f50;
	sub.f32 	%f321, %f313, %f50;
	sub.f32 	%f322, %f314, %f50;
	sub.f32 	%f323, %f315, %f50;
	ld.v4.f32 	{%f324, %f325, %f326, %f327}, [%rd196+32];
	sub.f32 	%f332, %f49, %f324;
	sub.f32 	%f333, %f49, %f325;
	sub.f32 	%f334, %f49, %f326;
	sub.f32 	%f335, %f49, %f327;
	ld.v4.f32 	{%f336, %f337, %f338, %f339}, [%rd196+48];
	sub.f32 	%f344, %f50, %f336;
	sub.f32 	%f345, %f50, %f337;
	sub.f32 	%f346, %f50, %f338;
	sub.f32 	%f347, %f50, %f339;
	setp.ge.f32 	%p90, %f308, %f332;
	selp.f32 	%f348, %f308, %f332, %p90;
	setp.ge.f32 	%p91, %f309, %f333;
	selp.f32 	%f349, %f309, %f333, %p91;
	setp.ge.f32 	%p92, %f310, %f334;
	selp.f32 	%f350, %f310, %f334, %p92;
	setp.ge.f32 	%p93, %f311, %f335;
	selp.f32 	%f351, %f311, %f335, %p93;
	setp.ge.f32 	%p94, %f320, %f344;
	selp.f32 	%f352, %f320, %f344, %p94;
	setp.ge.f32 	%p95, %f321, %f345;
	selp.f32 	%f353, %f321, %f345, %p95;
	setp.ge.f32 	%p96, %f322, %f346;
	selp.f32 	%f354, %f322, %f346, %p96;
	setp.ge.f32 	%p97, %f323, %f347;
	selp.f32 	%f355, %f323, %f347, %p97;
	setp.ge.f32 	%p98, %f348, 0f00000000;
	selp.f32 	%f356, %f348, 0f00000000, %p98;
	setp.ge.f32 	%p99, %f349, 0f00000000;
	selp.f32 	%f357, %f349, 0f00000000, %p99;
	setp.ge.f32 	%p100, %f350, 0f00000000;
	selp.f32 	%f358, %f350, 0f00000000, %p100;
	setp.ge.f32 	%p101, %f351, 0f00000000;
	selp.f32 	%f359, %f351, 0f00000000, %p101;
	mov.b32 	%r299, %f356;
	mov.b32 	%r300, %f357;
	mov.b32 	%r301, %f358;
	mov.b32 	%r302, %f359;
	cvt.u64.u32 	%rd824, %r302;
	cvt.u64.u32 	%rd825, %r300;
	cvt.u64.u32 	%rd826, %r299;
	cvt.u64.u32 	%rd827, %r301;
	bfi.b64 	%rd828, %rd824, %rd827, 32, 32;
	bfi.b64 	%rd829, %rd825, %rd826, 32, 32;
	setp.ge.f32 	%p102, %f352, 0f00000000;
	selp.f32 	%f360, %f352, 0f00000000, %p102;
	setp.ge.f32 	%p103, %f353, 0f00000000;
	selp.f32 	%f361, %f353, 0f00000000, %p103;
	setp.ge.f32 	%p104, %f354, 0f00000000;
	selp.f32 	%f362, %f354, 0f00000000, %p104;
	setp.ge.f32 	%p105, %f355, 0f00000000;
	selp.f32 	%f363, %f355, 0f00000000, %p105;
	mov.b32 	%r303, %f360;
	mov.b32 	%r304, %f361;
	mov.b32 	%r305, %f362;
	mov.b32 	%r306, %f363;
	cvt.u64.u32 	%rd830, %r306;
	cvt.u64.u32 	%rd831, %r304;
	cvt.u64.u32 	%rd832, %r303;
	cvt.u64.u32 	%rd833, %r305;
	bfi.b64 	%rd834, %rd830, %rd833, 32, 32;
	bfi.b64 	%rd835, %rd831, %rd832, 32, 32;
	mov.b64 	{%r307, %r308}, %rd829;
	mov.b64 	{%r309, %r310}, %rd828;
	cvt.u64.u32 	%rd836, %r310;
	cvt.u64.u32 	%rd837, %r308;
	cvt.u64.u32 	%rd838, %r309;
	bfi.b64 	%rd839, %rd836, %rd838, 32, 32;
	mov.b64 	{%r311, %r312}, %rd839;
	bfi.b64 	%rd840, %rd837, %rd826, 32, 32;
	mov.b64 	{%r313, %r314}, %rd840;
	mov.b32 	%f364, %r313;
	mov.b32 	%f365, %r314;
	mov.b32 	%f366, %r311;
	mov.b32 	%f367, %r312;
	mov.b32 	%f368, %r307;
	mov.b32 	%f369, %r308;
	mov.b32 	%f370, %r309;
	mov.b32 	%f371, %r310;
	mov.b64 	{%r315, %r316}, %rd835;
	mov.b64 	{%r317, %r318}, %rd834;
	cvt.u64.u32 	%rd841, %r318;
	cvt.u64.u32 	%rd842, %r316;
	cvt.u64.u32 	%rd843, %r317;
	bfi.b64 	%rd844, %rd841, %rd843, 32, 32;
	mov.b64 	{%r319, %r320}, %rd844;
	bfi.b64 	%rd845, %rd842, %rd832, 32, 32;
	mov.b64 	{%r321, %r322}, %rd845;
	mov.b32 	%f372, %r321;
	mov.b32 	%f373, %r322;
	mov.b32 	%f374, %r319;
	mov.b32 	%f375, %r320;
	mov.b32 	%f376, %r315;
	mov.b32 	%f377, %r316;
	mov.b32 	%f378, %r317;
	mov.b32 	%f379, %r318;
	mul.f32 	%f380, %f376, %f372;
	mul.f32 	%f381, %f377, %f373;
	mul.f32 	%f382, %f378, %f374;
	mul.f32 	%f383, %f379, %f375;
	fma.rn.f32 	%f384, %f368, %f364, %f380;
	fma.rn.f32 	%f385, %f369, %f365, %f381;
	fma.rn.f32 	%f386, %f370, %f366, %f382;
	fma.rn.f32 	%f387, %f371, %f367, %f383;
	add.f32 	%f388, %f384, 0f00000000;
	add.f32 	%f389, %f385, 0f00000000;
	add.f32 	%f390, %f386, 0f00000000;
	add.f32 	%f391, %f387, 0f00000000;
	sqrt.rn.f32 	%f392, %f388;
	sqrt.rn.f32 	%f393, %f389;
	sqrt.rn.f32 	%f394, %f390;
	sqrt.rn.f32 	%f395, %f391;
	mov.b32 	%r323, %f392;
	mov.b32 	%r324, %f393;
	mov.b32 	%r325, %f394;
	mov.b32 	%r326, %f395;
	cvt.u64.u32 	%rd846, %r326;
	cvt.u64.u32 	%rd847, %r324;
	cvt.u64.u32 	%rd848, %r323;
	cvt.u64.u32 	%rd849, %r325;
	bfi.b64 	%rd1519, %rd846, %rd849, 32, 32;
	mov.b64 	{%r327, %r328}, %rd1519;
	bfi.b64 	%rd1518, %rd847, %rd848, 32, 32;
	mov.b64 	{%r329, %r330}, %rd1518;
	mov.b32 	%f396, %r329;
	mov.b32 	%f397, %r330;
	mov.b32 	%f398, %r327;
	mov.b32 	%f399, %r328;
	setp.lt.f32 	%p106, %f396, %f652;
	setp.lt.f32 	%p107, %f397, %f652;
	setp.lt.f32 	%p108, %f398, %f652;
	setp.lt.f32 	%p109, %f399, %f652;
	selp.u32 	%r331, 1, 0, %p106;
	selp.u32 	%r332, -1, 0, %p107;
	bfi.b32 	%r333, %r332, %r331, 8, 1;
	selp.u32 	%r334, -1, 0, %p108;
	bfi.b32 	%r335, %r334, %r333, 16, 1;
	selp.u32 	%r336, -1, 0, %p109;
	bfi.b32 	%r337, %r336, %r335, 24, 1;
	cvt.u64.u32 	%rd850, %r337;
	mov.b64 	{%r338, %r339}, %rd850;
	mov.b32 	{%rs37, %rs38}, %r338;
	and.b16  	%rs39, %rs37, 1;
	shr.u16 	%rs40, %rs37, 7;
	and.b16  	%rs41, %rs40, 2;
	or.b16  	%rs42, %rs41, %rs39;
	shl.b16 	%rs43, %rs38, 2;
	and.b16  	%rs44, %rs43, 4;
	or.b16  	%rs45, %rs42, %rs44;
	shr.u16 	%rs46, %rs38, 5;
	and.b16  	%rs47, %rs46, 8;
	or.b16  	%rs48, %rs45, %rs47;
	cvt.u64.u16 	%rd207, %rs48;
	@%p341 bra 	$L__BB1_79;
	bra.uni 	$L__BB1_78;

$L__BB1_79:
	mov.u64 	%rd212, 1;
	st.local.v2.u64 	[%rd15], {%rd1413, %rd1412};
	st.local.v2.u64 	[%rd15+16], {%rd1411, %rd1410};
	mov.f32 	%f400, 0f00000000;
	st.local.v4.f32 	[%rd14], {%f400, %f400, %f400, %f400};
	mov.u32 	%r350, 4;
	st.local.u32 	[%rd13+16], %r350;
	st.local.u32 	[%rd13+52], %r350;
	st.local.u32 	[%rd13+88], %r350;
	st.local.u32 	[%rd13+124], %r350;

$L__BB1_80:
	mov.u64 	%rd1330, 1;
	add.s64 	%rd852, %rd212, -1;
	cvt.u32.u64 	%r351, %rd852;
	shl.b64 	%rd854, %rd1330, %r351;
	and.b64  	%rd855, %rd854, %rd207;
	setp.eq.s64 	%p110, %rd855, 0;
	@%p110 bra 	$L__BB1_133;

	shl.b64 	%rd856, %rd212, 3;
	add.s64 	%rd857, %rd15, %rd856;
	ld.local.u64 	%rd213, [%rd857+-8];
	setp.eq.s64 	%p111, %rd213, 0;
	@%p111 bra 	$L__BB1_133;

	ld.u32 	%r46, [%rd213];
	cvt.u64.u32 	%rd214, %r46;
	ld.global.u64 	%rd858, [%rd54+112];
	setp.gt.u64 	%p112, %rd858, %rd214;
	@%p112 bra 	$L__BB1_84;
	bra.uni 	$L__BB1_83;

$L__BB1_84:
	ld.global.u64 	%rd859, [%rd54+104];
	mul.lo.s64 	%rd860, %rd214, 12;
	add.s64 	%rd215, %rd859, %rd860;
	ld.u32 	%rd216, [%rd215+8];
	ld.u32 	%rd217, [%rd215];
	ld.global.u64 	%rd218, [%rd54+96];
	setp.gt.u64 	%p113, %rd218, %rd217;
	@%p113 bra 	$L__BB1_86;
	bra.uni 	$L__BB1_85;

$L__BB1_86:
	ld.global.u64 	%rd219, [%rd54+88];
	shl.b64 	%rd861, %rd217, 3;
	add.s64 	%rd862, %rd219, %rd861;
	ld.u32 	%rd863, [%rd862];
	ld.u32 	%rd864, [%rd862+4];
	bfi.b64 	%rd220, %rd864, %rd863, 32, 32;
	ld.u32 	%rd221, [%rd215+4];
	setp.gt.u64 	%p114, %rd218, %rd221;
	@%p114 bra 	$L__BB1_88;
	bra.uni 	$L__BB1_87;

$L__BB1_88:
	setp.gt.u64 	%p115, %rd218, %rd216;
	@%p115 bra 	$L__BB1_90;
	bra.uni 	$L__BB1_89;

$L__BB1_90:
	shl.b64 	%rd865, %rd221, 3;
	add.s64 	%rd866, %rd219, %rd865;
	shl.b64 	%rd867, %rd216, 3;
	add.s64 	%rd868, %rd219, %rd867;
	cvt.u32.u64 	%r352, %rd220;
	mov.b32 	%f52, %r352;
	shr.u64 	%rd869, %rd220, 32;
	cvt.u32.u64 	%r353, %rd869;
	mov.b32 	%f53, %r353;
	ld.u32 	%rd870, [%rd866];
	ld.u32 	%rd871, [%rd866+4];
	bfi.b64 	%rd222, %rd871, %rd870, 32, 32;
	cvt.u32.u64 	%r354, %rd222;
	shr.u64 	%rd872, %rd222, 32;
	cvt.u32.u64 	%r355, %rd872;
	mov.b32 	%f54, %r354;
	sub.f32 	%f55, %f54, %f52;
	mov.b32 	%f707, %r355;
	sub.f32 	%f57, %f707, %f53;
	ld.u32 	%rd873, [%rd868];
	ld.u32 	%rd874, [%rd868+4];
	bfi.b64 	%rd223, %rd874, %rd873, 32, 32;
	cvt.u32.u64 	%r356, %rd223;
	shr.u64 	%rd875, %rd223, 32;
	cvt.u32.u64 	%r357, %rd875;
	mov.b32 	%f58, %r356;
	sub.f32 	%f59, %f58, %f52;
	mov.b32 	%f60, %r357;
	sub.f32 	%f61, %f60, %f53;
	sub.f32 	%f62, %f49, %f52;
	sub.f32 	%f63, %f50, %f53;
	mul.f32 	%f401, %f57, %f63;
	fma.rn.f32 	%f64, %f55, %f62, %f401;
	mul.f32 	%f402, %f61, %f63;
	fma.rn.f32 	%f65, %f59, %f62, %f402;
	setp.le.f32 	%p116, %f64, 0f00000000;
	setp.le.f32 	%p117, %f65, 0f00000000;
	and.pred  	%p118, %p116, %p117;
	@%p118 bra 	$L__BB1_128;
	bra.uni 	$L__BB1_91;

$L__BB1_128:
	add.u64 	%rd1508, %SPL, 0;
	add.u64 	%rd1504, %SP, 728;
	add.u64 	%rd1510, %SP, 0;
	st.local.u64 	[%rd1508], %rd220;
	mov.u64 	%rd1515, 2;
	mov.u64 	%rd1501, %rd32;
	mov.u64 	%rd1502, %rd17;
	mov.u64 	%rd1503, %rd17;
	mov.u64 	%rd1505, %rd17;
	mov.u64 	%rd1506, %rd17;
	mov.u64 	%rd1507, %rd1504;
	mov.u64 	%rd1509, %rd1508;
	mov.u64 	%rd1511, %rd1508;
	mov.u64 	%rd1512, %rd1508;
	mov.u64 	%rd1513, %rd1510;
	mov.u64 	%rd1514, %rd26;

$L__BB1_129:
	setp.eq.s64 	%p171, %rd1515, 0;
	mov.u64 	%rd1516, 1;
	@%p171 bra 	$L__BB1_131;

	add.s64 	%rd1515, %rd1515, -1;
	add.s64 	%rd1020, %rd1502, 8;
	setp.eq.s64 	%p172, %rd1505, %rd1501;
	selp.b64 	%rd1021, %rd1020, %rd1505, %p172;
	add.s64 	%rd1022, %rd1503, 8;
	selp.b64 	%rd1023, %rd1022, %rd1506, %p172;
	add.s64 	%rd1024, %rd1504, 8;
	selp.b64 	%rd1025, %rd1024, %rd1507, %p172;
	mov.u64 	%rd1516, 0;
	setp.eq.s64 	%p173, %rd1515, 0;
	add.s64 	%rd1026, %rd1021, 4;
	add.s64 	%rd1027, %rd1023, 4;
	add.s64 	%rd1028, %rd1025, 4;
	selp.b64 	%rd449, %rd1021, %rd1026, %p173;
	selp.b64 	%rd1506, %rd1023, %rd1027, %p173;
	selp.b64 	%rd1507, %rd1025, %rd1028, %p173;
	selp.b64 	%rd1502, %rd1020, %rd1502, %p172;
	selp.b64 	%rd1503, %rd1022, %rd1503, %p172;
	selp.b64 	%rd1504, %rd1024, %rd1504, %p172;
	add.s64 	%rd1029, %rd1505, 8;
	selp.b64 	%rd1501, %rd1029, %rd1501, %p172;
	add.s64 	%rd1030, %rd1511, 8;
	setp.eq.s64 	%p174, %rd1508, %rd1514;
	selp.b64 	%rd1031, %rd1030, %rd1508, %p174;
	add.s64 	%rd1032, %rd1512, 8;
	selp.b64 	%rd1033, %rd1032, %rd1509, %p174;
	add.s64 	%rd1034, %rd1513, 8;
	selp.b64 	%rd1035, %rd1034, %rd1510, %p174;
	selp.b64 	%rd1511, %rd1030, %rd1511, %p174;
	selp.b64 	%rd1512, %rd1032, %rd1512, %p174;
	selp.b64 	%rd1513, %rd1034, %rd1513, %p174;
	add.s64 	%rd1036, %rd1508, 8;
	selp.b64 	%rd1514, %rd1036, %rd1514, %p174;
	add.s64 	%rd1037, %rd1031, 4;
	add.s64 	%rd1038, %rd1033, 4;
	add.s64 	%rd1039, %rd1035, 4;
	selp.b64 	%rd1508, %rd1031, %rd1037, %p173;
	selp.b64 	%rd1509, %rd1033, %rd1038, %p173;
	selp.b64 	%rd1510, %rd1035, %rd1039, %p173;
	ld.local.f32 	%f468, [%rd1033];
	ld.local.f32 	%f469, [%rd1023];
	setp.eq.f32 	%p175, %f469, %f468;
	mov.u64 	%rd1505, %rd449;
	@%p175 bra 	$L__BB1_129;

$L__BB1_131:
	cvt.u32.u64 	%r536, %rd220;
	mov.u64 	%rd1274, 0;
	or.b64  	%rd1041, %rd1274, %rd220;
	mov.b64 	{%r399, %r400}, %rd1041;
	mov.b64 	{%r401, %r402}, %rd1516;
	cvt.u32.u64 	%r404, %rd1274;
	or.b32  	%r605, %r404, %r536;
	mov.u32 	%r606, 0;
	mov.b32 	%f711, %r400;
	mov.b32 	{%rs117, %rs67}, %r401;
	mov.u32 	%r607, %r606;
	bra.uni 	$L__BB1_132;

$L__BB1_91:
	cvt.u32.u64 	%r558, %rd222;
	mov.b32 	%f653, %r558;
	sub.f32 	%f66, %f49, %f653;
	sub.f32 	%f67, %f50, %f707;
	mul.f32 	%f403, %f57, %f67;
	fma.rn.f32 	%f68, %f55, %f66, %f403;
	mul.f32 	%f404, %f61, %f67;
	fma.rn.f32 	%f69, %f59, %f66, %f404;
	setp.ge.f32 	%p119, %f68, 0f00000000;
	setp.le.f32 	%p120, %f69, %f68;
	and.pred  	%p121, %p120, %p119;
	@%p121 bra 	$L__BB1_124;
	bra.uni 	$L__BB1_92;

$L__BB1_124:
	add.u64 	%rd1492, %SPL, 0;
	add.u64 	%rd1488, %SP, 728;
	add.u64 	%rd1494, %SP, 0;
	st.local.u64 	[%rd1492], %rd222;
	mov.u64 	%rd1499, 2;
	mov.u64 	%rd1485, %rd32;
	mov.u64 	%rd1486, %rd17;
	mov.u64 	%rd1487, %rd17;
	mov.u64 	%rd1489, %rd17;
	mov.u64 	%rd1490, %rd17;
	mov.u64 	%rd1491, %rd1488;
	mov.u64 	%rd1493, %rd1492;
	mov.u64 	%rd1495, %rd1492;
	mov.u64 	%rd1496, %rd1492;
	mov.u64 	%rd1497, %rd1494;
	mov.u64 	%rd1498, %rd27;

$L__BB1_125:
	setp.eq.s64 	%p166, %rd1499, 0;
	mov.u64 	%rd1500, 1;
	@%p166 bra 	$L__BB1_127;

	add.s64 	%rd1499, %rd1499, -1;
	add.s64 	%rd993, %rd1486, 8;
	setp.eq.s64 	%p167, %rd1489, %rd1485;
	selp.b64 	%rd994, %rd993, %rd1489, %p167;
	add.s64 	%rd995, %rd1487, 8;
	selp.b64 	%rd996, %rd995, %rd1490, %p167;
	add.s64 	%rd997, %rd1488, 8;
	selp.b64 	%rd998, %rd997, %rd1491, %p167;
	mov.u64 	%rd1500, 0;
	setp.eq.s64 	%p168, %rd1499, 0;
	add.s64 	%rd999, %rd994, 4;
	add.s64 	%rd1000, %rd996, 4;
	add.s64 	%rd1001, %rd998, 4;
	selp.b64 	%rd411, %rd994, %rd999, %p168;
	selp.b64 	%rd1490, %rd996, %rd1000, %p168;
	selp.b64 	%rd1491, %rd998, %rd1001, %p168;
	selp.b64 	%rd1486, %rd993, %rd1486, %p167;
	selp.b64 	%rd1487, %rd995, %rd1487, %p167;
	selp.b64 	%rd1488, %rd997, %rd1488, %p167;
	add.s64 	%rd1002, %rd1489, 8;
	selp.b64 	%rd1485, %rd1002, %rd1485, %p167;
	add.s64 	%rd1003, %rd1495, 8;
	setp.eq.s64 	%p169, %rd1492, %rd1498;
	selp.b64 	%rd1004, %rd1003, %rd1492, %p169;
	add.s64 	%rd1005, %rd1496, 8;
	selp.b64 	%rd1006, %rd1005, %rd1493, %p169;
	add.s64 	%rd1007, %rd1497, 8;
	selp.b64 	%rd1008, %rd1007, %rd1494, %p169;
	selp.b64 	%rd1495, %rd1003, %rd1495, %p169;
	selp.b64 	%rd1496, %rd1005, %rd1496, %p169;
	selp.b64 	%rd1497, %rd1007, %rd1497, %p169;
	add.s64 	%rd1009, %rd1492, 8;
	selp.b64 	%rd1498, %rd1009, %rd1498, %p169;
	add.s64 	%rd1010, %rd1004, 4;
	add.s64 	%rd1011, %rd1006, 4;
	add.s64 	%rd1012, %rd1008, 4;
	selp.b64 	%rd1492, %rd1004, %rd1010, %p168;
	selp.b64 	%rd1493, %rd1006, %rd1011, %p168;
	selp.b64 	%rd1494, %rd1008, %rd1012, %p168;
	ld.local.f32 	%f466, [%rd1006];
	ld.local.f32 	%f467, [%rd996];
	setp.eq.f32 	%p170, %f467, %f466;
	mov.u64 	%rd1489, %rd411;
	@%p170 bra 	$L__BB1_125;

$L__BB1_127:
	cvt.u32.u64 	%r535, %rd222;
	mov.u64 	%rd1273, 0;
	or.b64  	%rd1014, %rd1273, %rd222;
	mov.b64 	{%r391, %r392}, %rd1014;
	mov.b64 	{%r393, %r394}, %rd1500;
	cvt.u32.u64 	%r396, %rd1273;
	or.b32  	%r605, %r396, %r535;
	mov.u32 	%r606, 0;
	mov.b32 	%f711, %r392;
	mov.u32 	%r607, 1;
	mov.b32 	{%rs117, %rs63}, %r393;
	bra.uni 	$L__BB1_132;

$L__BB1_92:
	shr.u64 	%rd1341, %rd223, 32;
	cvt.u32.u64 	%r538, %rd1341;
	mov.b32 	%f643, %r538;
	cvt.u32.u64 	%r537, %rd223;
	mov.b32 	%f642, %r537;
	sub.f32 	%f70, %f49, %f642;
	sub.f32 	%f71, %f50, %f643;
	mul.f32 	%f405, %f57, %f71;
	fma.rn.f32 	%f72, %f55, %f70, %f405;
	mul.f32 	%f406, %f61, %f71;
	fma.rn.f32 	%f73, %f59, %f70, %f406;
	setp.ge.f32 	%p122, %f73, 0f00000000;
	setp.le.f32 	%p123, %f72, %f73;
	and.pred  	%p124, %p123, %p122;
	@%p124 bra 	$L__BB1_120;
	bra.uni 	$L__BB1_93;

$L__BB1_120:
	add.u64 	%rd1476, %SPL, 0;
	add.u64 	%rd1472, %SP, 728;
	add.u64 	%rd1478, %SP, 0;
	st.local.u64 	[%rd1476], %rd223;
	mov.u64 	%rd1483, 2;
	mov.u64 	%rd1469, %rd32;
	mov.u64 	%rd1470, %rd17;
	mov.u64 	%rd1471, %rd17;
	mov.u64 	%rd1473, %rd17;
	mov.u64 	%rd1474, %rd17;
	mov.u64 	%rd1475, %rd1472;
	mov.u64 	%rd1477, %rd1476;
	mov.u64 	%rd1479, %rd1476;
	mov.u64 	%rd1480, %rd1476;
	mov.u64 	%rd1481, %rd1478;
	mov.u64 	%rd1482, %rd28;

$L__BB1_121:
	setp.eq.s64 	%p161, %rd1483, 0;
	mov.u64 	%rd1484, 1;
	@%p161 bra 	$L__BB1_123;

	add.s64 	%rd1483, %rd1483, -1;
	add.s64 	%rd966, %rd1470, 8;
	setp.eq.s64 	%p162, %rd1473, %rd1469;
	selp.b64 	%rd967, %rd966, %rd1473, %p162;
	add.s64 	%rd968, %rd1471, 8;
	selp.b64 	%rd969, %rd968, %rd1474, %p162;
	add.s64 	%rd970, %rd1472, 8;
	selp.b64 	%rd971, %rd970, %rd1475, %p162;
	mov.u64 	%rd1484, 0;
	setp.eq.s64 	%p163, %rd1483, 0;
	add.s64 	%rd972, %rd967, 4;
	add.s64 	%rd973, %rd969, 4;
	add.s64 	%rd974, %rd971, 4;
	selp.b64 	%rd373, %rd967, %rd972, %p163;
	selp.b64 	%rd1474, %rd969, %rd973, %p163;
	selp.b64 	%rd1475, %rd971, %rd974, %p163;
	selp.b64 	%rd1470, %rd966, %rd1470, %p162;
	selp.b64 	%rd1471, %rd968, %rd1471, %p162;
	selp.b64 	%rd1472, %rd970, %rd1472, %p162;
	add.s64 	%rd975, %rd1473, 8;
	selp.b64 	%rd1469, %rd975, %rd1469, %p162;
	add.s64 	%rd976, %rd1479, 8;
	setp.eq.s64 	%p164, %rd1476, %rd1482;
	selp.b64 	%rd977, %rd976, %rd1476, %p164;
	add.s64 	%rd978, %rd1480, 8;
	selp.b64 	%rd979, %rd978, %rd1477, %p164;
	add.s64 	%rd980, %rd1481, 8;
	selp.b64 	%rd981, %rd980, %rd1478, %p164;
	selp.b64 	%rd1479, %rd976, %rd1479, %p164;
	selp.b64 	%rd1480, %rd978, %rd1480, %p164;
	selp.b64 	%rd1481, %rd980, %rd1481, %p164;
	add.s64 	%rd982, %rd1476, 8;
	selp.b64 	%rd1482, %rd982, %rd1482, %p164;
	add.s64 	%rd983, %rd977, 4;
	add.s64 	%rd984, %rd979, 4;
	add.s64 	%rd985, %rd981, 4;
	selp.b64 	%rd1476, %rd977, %rd983, %p163;
	selp.b64 	%rd1477, %rd979, %rd984, %p163;
	selp.b64 	%rd1478, %rd981, %rd985, %p163;
	ld.local.f32 	%f464, [%rd979];
	ld.local.f32 	%f465, [%rd969];
	setp.eq.f32 	%p165, %f465, %f464;
	mov.u64 	%rd1473, %rd373;
	@%p165 bra 	$L__BB1_121;

$L__BB1_123:
	cvt.u32.u64 	%r534, %rd223;
	mov.u64 	%rd1272, 0;
	or.b64  	%rd987, %rd1272, %rd223;
	mov.b64 	{%r383, %r384}, %rd987;
	mov.b64 	{%r385, %r386}, %rd1484;
	cvt.u32.u64 	%r388, %rd1272;
	or.b32  	%r605, %r388, %r534;
	mov.u32 	%r606, 0;
	mov.b32 	%f711, %r384;
	mov.b32 	{%rs117, %rs59}, %r385;
	mov.u32 	%r607, 2;
	bra.uni 	$L__BB1_132;

$L__BB1_93:
	cvt.u32.u64 	%r579, %rd220;
	mov.b32 	%f679, %r579;
	sub.f32 	%f678, %f49, %f679;
	shr.u64 	%rd1343, %rd220, 32;
	cvt.u32.u64 	%r542, %rd1343;
	mov.b32 	%f648, %r542;
	sub.f32 	%f647, %f50, %f648;
	shr.u64 	%rd1342, %rd223, 32;
	cvt.u32.u64 	%r541, %rd1342;
	mov.b32 	%f646, %r541;
	cvt.u32.u64 	%r540, %rd223;
	mov.b32 	%f645, %r540;
	cvt.u32.u64 	%r539, %rd222;
	mov.b32 	%f644, %r539;
	sub.f32 	%f74, %f645, %f644;
	sub.f32 	%f75, %f646, %f707;
	mul.f32 	%f407, %f57, %f59;
	mul.f32 	%f408, %f55, %f61;
	sub.f32 	%f76, %f408, %f407;
	mul.f32 	%f409, %f57, %f678;
	mul.f32 	%f410, %f55, %f647;
	sub.f32 	%f411, %f410, %f409;
	mul.f32 	%f412, %f76, %f411;
	setp.lt.f32 	%p125, %f412, 0f00000000;
	setp.ge.f32 	%p126, %f64, 0f00000000;
	and.pred  	%p127, %p126, %p125;
	setp.le.f32 	%p128, %f68, 0f00000000;
	and.pred  	%p129, %p128, %p127;
	mov.u16 	%rs116, 0;
	@%p129 bra 	$L__BB1_96;

	cvt.u32.u64 	%r567, %rd223;
	mov.b32 	%f665, %r567;
	sub.f32 	%f664, %f49, %f665;
	shr.u64 	%rd1349, %rd223, 32;
	cvt.u32.u64 	%r566, %rd1349;
	mov.b32 	%f663, %r566;
	sub.f32 	%f662, %f50, %f663;
	mul.f32 	%f413, %f59, %f662;
	mul.f32 	%f414, %f664, %f61;
	sub.f32 	%f415, %f413, %f414;
	mul.f32 	%f416, %f76, %f415;
	setp.gt.f32 	%p130, %f416, 0f80000000;
	setp.ge.f32 	%p131, %f65, 0f00000000;
	and.pred  	%p132, %p131, %p130;
	setp.le.f32 	%p133, %f73, 0f00000000;
	and.pred  	%p134, %p133, %p132;
	mov.u16 	%rs116, 1;
	@%p134 bra 	$L__BB1_96;

	mul.f32 	%f417, %f74, %f67;
	mul.f32 	%f418, %f66, %f75;
	sub.f32 	%f419, %f417, %f418;
	mul.f32 	%f420, %f76, %f419;
	setp.lt.f32 	%p135, %f420, 0f00000000;
	sub.f32 	%f421, %f69, %f68;
	setp.ge.f32 	%p136, %f421, 0f00000000;
	and.pred  	%p137, %p136, %p135;
	sub.f32 	%f422, %f72, %f73;
	setp.ge.f32 	%p138, %f422, 0f00000000;
	and.pred  	%p139, %p138, %p137;
	selp.b16 	%rs116, 2, 3, %p139;

$L__BB1_96:
	mul.f32 	%f423, %f57, %f57;
	fma.rn.f32 	%f424, %f55, %f55, %f423;
	add.f32 	%f77, %f424, 0f00000000;
	mul.f32 	%f425, %f61, %f61;
	fma.rn.f32 	%f426, %f59, %f59, %f425;
	add.f32 	%f78, %f426, 0f00000000;
	mul.f32 	%f427, %f75, %f75;
	fma.rn.f32 	%f428, %f74, %f74, %f427;
	add.f32 	%f79, %f428, 0f00000000;
	setp.eq.s16 	%p140, %rs116, 1;
	@%p140 bra 	$L__BB1_111;

	setp.eq.s16 	%p141, %rs116, 2;
	@%p141 bra 	$L__BB1_107;

	setp.ne.s16 	%p142, %rs116, 3;
	@%p142 bra 	$L__BB1_115;

	cvt.u32.u64 	%r580, %rd220;
	mov.b32 	%f681, %r580;
	sub.f32 	%f680, %f49, %f681;
	shr.u64 	%rd1348, %rd220, 32;
	cvt.u32.u64 	%r559, %rd1348;
	mov.b32 	%f655, %r559;
	sub.f32 	%f654, %f50, %f655;
	sub.f32 	%f429, %f64, %f68;
	div.rn.f32 	%f80, %f64, %f429;
	sub.f32 	%f430, %f65, %f73;
	div.rn.f32 	%f81, %f65, %f430;
	sub.f32 	%f431, %f69, %f68;
	add.f32 	%f432, %f72, %f431;
	sub.f32 	%f433, %f432, %f73;
	div.rn.f32 	%f709, %f431, %f433;
	mul.f32 	%f434, %f654, %f654;
	fma.rn.f32 	%f435, %f680, %f680, %f434;
	add.f32 	%f436, %f435, 0f00000000;
	mul.f32 	%f437, %f77, %f80;
	mul.f32 	%f438, %f80, %f437;
	sub.f32 	%f83, %f436, %f438;
	mul.f32 	%f439, %f78, %f709;
	mul.f32 	%f440, %f709, %f439;
	sub.f32 	%f84, %f436, %f440;
	mul.f32 	%f441, %f67, %f67;
	fma.rn.f32 	%f442, %f66, %f66, %f441;
	add.f32 	%f443, %f442, 0f00000000;
	mul.f32 	%f444, %f79, %f81;
	mul.f32 	%f445, %f81, %f444;
	sub.f32 	%f85, %f443, %f445;
	setp.lt.f32 	%p143, %f83, %f84;
	@%p143 bra 	$L__BB1_103;
	bra.uni 	$L__BB1_100;

$L__BB1_103:
	setp.lt.f32 	%p145, %f83, %f85;
	@%p145 bra 	$L__BB1_105;
	bra.uni 	$L__BB1_104;

$L__BB1_105:
	cvt.u32.u64 	%r563, %rd220;
	mov.b32 	%f659, %r563;
	mul.f32 	%f708, %f57, %f80;
	fma.rn.f32 	%f706, %f55, %f80, %f659;
	mov.u32 	%r607, 0;
	mov.f32 	%f707, %f53;
	mov.f32 	%f709, %f80;
	bra.uni 	$L__BB1_106;

$L__BB1_111:
	cvt.u32.u64 	%r565, %rd220;
	mov.b32 	%f661, %r565;
	add.u64 	%rd1442, %SPL, 0;
	add.u64 	%rd1438, %SP, 728;
	add.u64 	%rd1444, %SP, 0;
	div.rn.f32 	%f710, %f65, %f78;
	fma.rn.f32 	%f454, %f59, %f710, %f661;
	mov.b32 	%r368, %f454;
	fma.rn.f32 	%f455, %f61, %f710, %f53;
	mov.b32 	%r369, %f455;
	cvt.u64.u32 	%rd906, %r369;
	cvt.u64.u32 	%rd907, %r368;
	bfi.b64 	%rd272, %rd906, %rd907, 32, 32;
	st.local.u64 	[%rd1442], %rd272;
	mov.u64 	%rd1449, 2;
	mov.u64 	%rd1435, %rd32;
	mov.u64 	%rd1436, %rd17;
	mov.u64 	%rd1437, %rd17;
	mov.u64 	%rd1439, %rd17;
	mov.u64 	%rd1440, %rd17;
	mov.u64 	%rd1441, %rd1438;
	mov.u64 	%rd1443, %rd1442;
	mov.u64 	%rd1445, %rd1442;
	mov.u64 	%rd1446, %rd1442;
	mov.u64 	%rd1447, %rd1444;
	mov.u64 	%rd1448, %rd30;

$L__BB1_112:
	setp.eq.s64 	%p151, %rd1449, 0;
	mov.u64 	%rd1468, 1;
	@%p151 bra 	$L__BB1_114;

	add.s64 	%rd1449, %rd1449, -1;
	add.s64 	%rd912, %rd1436, 8;
	setp.eq.s64 	%p152, %rd1439, %rd1435;
	selp.b64 	%rd913, %rd912, %rd1439, %p152;
	add.s64 	%rd914, %rd1437, 8;
	selp.b64 	%rd915, %rd914, %rd1440, %p152;
	add.s64 	%rd916, %rd1438, 8;
	selp.b64 	%rd917, %rd916, %rd1441, %p152;
	mov.u64 	%rd1468, 0;
	setp.eq.s64 	%p153, %rd1449, 0;
	add.s64 	%rd918, %rd913, 4;
	add.s64 	%rd919, %rd915, 4;
	add.s64 	%rd920, %rd917, 4;
	selp.b64 	%rd289, %rd913, %rd918, %p153;
	selp.b64 	%rd1440, %rd915, %rd919, %p153;
	selp.b64 	%rd1441, %rd917, %rd920, %p153;
	selp.b64 	%rd1436, %rd912, %rd1436, %p152;
	selp.b64 	%rd1437, %rd914, %rd1437, %p152;
	selp.b64 	%rd1438, %rd916, %rd1438, %p152;
	add.s64 	%rd921, %rd1439, 8;
	selp.b64 	%rd1435, %rd921, %rd1435, %p152;
	add.s64 	%rd922, %rd1445, 8;
	setp.eq.s64 	%p154, %rd1442, %rd1448;
	selp.b64 	%rd923, %rd922, %rd1442, %p154;
	add.s64 	%rd924, %rd1446, 8;
	selp.b64 	%rd925, %rd924, %rd1443, %p154;
	add.s64 	%rd926, %rd1447, 8;
	selp.b64 	%rd927, %rd926, %rd1444, %p154;
	selp.b64 	%rd1445, %rd922, %rd1445, %p154;
	selp.b64 	%rd1446, %rd924, %rd1446, %p154;
	selp.b64 	%rd1447, %rd926, %rd1447, %p154;
	add.s64 	%rd928, %rd1442, 8;
	selp.b64 	%rd1448, %rd928, %rd1448, %p154;
	add.s64 	%rd929, %rd923, 4;
	add.s64 	%rd930, %rd925, 4;
	add.s64 	%rd931, %rd927, 4;
	selp.b64 	%rd1442, %rd923, %rd929, %p153;
	selp.b64 	%rd1443, %rd925, %rd930, %p153;
	selp.b64 	%rd1444, %rd927, %rd931, %p153;
	ld.local.f32 	%f456, [%rd925];
	ld.local.f32 	%f457, [%rd915];
	setp.eq.f32 	%p155, %f457, %f456;
	mov.u64 	%rd1439, %rd289;
	@%p155 bra 	$L__BB1_112;

$L__BB1_114:
	mov.u64 	%rd1270, 0;
	or.b64  	%rd1467, %rd1270, %rd272;
	mov.u32 	%r607, 2;
	bra.uni 	$L__BB1_119;

$L__BB1_107:
	cvt.u32.u64 	%r564, %rd222;
	mov.b32 	%f660, %r564;
	add.u64 	%rd1426, %SPL, 0;
	add.u64 	%rd1422, %SP, 728;
	add.u64 	%rd1428, %SP, 0;
	mul.f32 	%f448, %f75, %f67;
	fma.rn.f32 	%f449, %f74, %f66, %f448;
	div.rn.f32 	%f710, %f449, %f79;
	fma.rn.f32 	%f450, %f74, %f710, %f660;
	mov.b32 	%r365, %f450;
	fma.rn.f32 	%f451, %f75, %f710, %f707;
	mov.b32 	%r366, %f451;
	cvt.u64.u32 	%rd879, %r366;
	cvt.u64.u32 	%rd880, %r365;
	bfi.b64 	%rd231, %rd879, %rd880, 32, 32;
	st.local.u64 	[%rd1426], %rd231;
	mov.u64 	%rd1433, 2;
	mov.u64 	%rd1419, %rd32;
	mov.u64 	%rd1420, %rd17;
	mov.u64 	%rd1421, %rd17;
	mov.u64 	%rd1423, %rd17;
	mov.u64 	%rd1424, %rd17;
	mov.u64 	%rd1425, %rd1422;
	mov.u64 	%rd1427, %rd1426;
	mov.u64 	%rd1429, %rd1426;
	mov.u64 	%rd1430, %rd1426;
	mov.u64 	%rd1431, %rd1428;
	mov.u64 	%rd1432, %rd31;

$L__BB1_108:
	setp.eq.s64 	%p146, %rd1433, 0;
	mov.u64 	%rd1468, 1;
	@%p146 bra 	$L__BB1_110;

	add.s64 	%rd1433, %rd1433, -1;
	add.s64 	%rd885, %rd1420, 8;
	setp.eq.s64 	%p147, %rd1423, %rd1419;
	selp.b64 	%rd886, %rd885, %rd1423, %p147;
	add.s64 	%rd887, %rd1421, 8;
	selp.b64 	%rd888, %rd887, %rd1424, %p147;
	add.s64 	%rd889, %rd1422, 8;
	selp.b64 	%rd890, %rd889, %rd1425, %p147;
	mov.u64 	%rd1468, 0;
	setp.eq.s64 	%p148, %rd1433, 0;
	add.s64 	%rd891, %rd886, 4;
	add.s64 	%rd892, %rd888, 4;
	add.s64 	%rd893, %rd890, 4;
	selp.b64 	%rd248, %rd886, %rd891, %p148;
	selp.b64 	%rd1424, %rd888, %rd892, %p148;
	selp.b64 	%rd1425, %rd890, %rd893, %p148;
	selp.b64 	%rd1420, %rd885, %rd1420, %p147;
	selp.b64 	%rd1421, %rd887, %rd1421, %p147;
	selp.b64 	%rd1422, %rd889, %rd1422, %p147;
	add.s64 	%rd894, %rd1423, 8;
	selp.b64 	%rd1419, %rd894, %rd1419, %p147;
	add.s64 	%rd895, %rd1429, 8;
	setp.eq.s64 	%p149, %rd1426, %rd1432;
	selp.b64 	%rd896, %rd895, %rd1426, %p149;
	add.s64 	%rd897, %rd1430, 8;
	selp.b64 	%rd898, %rd897, %rd1427, %p149;
	add.s64 	%rd899, %rd1431, 8;
	selp.b64 	%rd900, %rd899, %rd1428, %p149;
	selp.b64 	%rd1429, %rd895, %rd1429, %p149;
	selp.b64 	%rd1430, %rd897, %rd1430, %p149;
	selp.b64 	%rd1431, %rd899, %rd1431, %p149;
	add.s64 	%rd901, %rd1426, 8;
	selp.b64 	%rd1432, %rd901, %rd1432, %p149;
	add.s64 	%rd902, %rd896, 4;
	add.s64 	%rd903, %rd898, 4;
	add.s64 	%rd904, %rd900, 4;
	selp.b64 	%rd1426, %rd896, %rd902, %p148;
	selp.b64 	%rd1427, %rd898, %rd903, %p148;
	selp.b64 	%rd1428, %rd900, %rd904, %p148;
	ld.local.f32 	%f452, [%rd898];
	ld.local.f32 	%f453, [%rd888];
	setp.eq.f32 	%p150, %f453, %f452;
	mov.u64 	%rd1423, %rd248;
	@%p150 bra 	$L__BB1_108;

$L__BB1_110:
	mov.u64 	%rd1269, 0;
	or.b64  	%rd1467, %rd1269, %rd231;
	mov.u32 	%r607, 1;
	bra.uni 	$L__BB1_119;

$L__BB1_115:
	cvt.u32.u64 	%r543, %rd220;
	mov.b32 	%f649, %r543;
	add.u64 	%rd1304, %SP, 0;
	add.u64 	%rd1454, %SP, 728;
	add.u64 	%rd1460, %SP, 0;
	cvta.to.local.u64 	%rd1458, %rd1460;
	div.rn.f32 	%f710, %f64, %f77;
	fma.rn.f32 	%f458, %f55, %f710, %f649;
	mov.b32 	%r371, %f458;
	fma.rn.f32 	%f459, %f57, %f710, %f53;
	mov.b32 	%r372, %f459;
	cvt.u64.u32 	%rd933, %r372;
	cvt.u64.u32 	%rd934, %r371;
	bfi.b64 	%rd313, %rd933, %rd934, 32, 32;
	st.local.u64 	[%rd1458], %rd313;
	mov.u64 	%rd1465, 2;
	mov.u64 	%rd1451, %rd32;
	mov.u64 	%rd1452, %rd17;
	mov.u64 	%rd1453, %rd17;
	mov.u64 	%rd1455, %rd17;
	mov.u64 	%rd1456, %rd17;
	mov.u64 	%rd1457, %rd1454;
	mov.u64 	%rd1459, %rd1458;
	mov.u64 	%rd1461, %rd1458;
	mov.u64 	%rd1462, %rd1458;
	mov.u64 	%rd1463, %rd1460;
	mov.u64 	%rd1464, %rd29;

$L__BB1_116:
	setp.eq.s64 	%p156, %rd1465, 0;
	mov.u64 	%rd1468, 1;
	@%p156 bra 	$L__BB1_118;

	add.s64 	%rd1465, %rd1465, -1;
	add.s64 	%rd939, %rd1452, 8;
	setp.eq.s64 	%p157, %rd1455, %rd1451;
	selp.b64 	%rd940, %rd939, %rd1455, %p157;
	add.s64 	%rd941, %rd1453, 8;
	selp.b64 	%rd942, %rd941, %rd1456, %p157;
	add.s64 	%rd943, %rd1454, 8;
	selp.b64 	%rd944, %rd943, %rd1457, %p157;
	mov.u64 	%rd1468, 0;
	setp.eq.s64 	%p158, %rd1465, 0;
	add.s64 	%rd945, %rd940, 4;
	add.s64 	%rd946, %rd942, 4;
	add.s64 	%rd947, %rd944, 4;
	selp.b64 	%rd330, %rd940, %rd945, %p158;
	selp.b64 	%rd1456, %rd942, %rd946, %p158;
	selp.b64 	%rd1457, %rd944, %rd947, %p158;
	selp.b64 	%rd1452, %rd939, %rd1452, %p157;
	selp.b64 	%rd1453, %rd941, %rd1453, %p157;
	selp.b64 	%rd1454, %rd943, %rd1454, %p157;
	add.s64 	%rd948, %rd1455, 8;
	selp.b64 	%rd1451, %rd948, %rd1451, %p157;
	add.s64 	%rd949, %rd1461, 8;
	setp.eq.s64 	%p159, %rd1458, %rd1464;
	selp.b64 	%rd950, %rd949, %rd1458, %p159;
	add.s64 	%rd951, %rd1462, 8;
	selp.b64 	%rd952, %rd951, %rd1459, %p159;
	add.s64 	%rd953, %rd1463, 8;
	selp.b64 	%rd954, %rd953, %rd1460, %p159;
	selp.b64 	%rd1461, %rd949, %rd1461, %p159;
	selp.b64 	%rd1462, %rd951, %rd1462, %p159;
	selp.b64 	%rd1463, %rd953, %rd1463, %p159;
	add.s64 	%rd955, %rd1458, 8;
	selp.b64 	%rd1464, %rd955, %rd1464, %p159;
	add.s64 	%rd956, %rd950, 4;
	add.s64 	%rd957, %rd952, 4;
	add.s64 	%rd958, %rd954, 4;
	selp.b64 	%rd1458, %rd950, %rd956, %p158;
	selp.b64 	%rd1459, %rd952, %rd957, %p158;
	selp.b64 	%rd1460, %rd954, %rd958, %p158;
	ld.local.f32 	%f460, [%rd952];
	ld.local.f32 	%f461, [%rd942];
	setp.eq.f32 	%p160, %f461, %f460;
	mov.u64 	%rd1455, %rd330;
	@%p160 bra 	$L__BB1_116;

$L__BB1_118:
	mov.u64 	%rd1271, 0;
	or.b64  	%rd1467, %rd1271, %rd313;
	mov.u32 	%r607, 0;

$L__BB1_119:
	mov.f32 	%f462, 0f3F800000;
	sub.f32 	%f463, %f462, %f710;
	mov.b32 	%r375, %f463;
	mov.b32 	%r376, %f710;
	cvt.u64.u32 	%rd959, %r376;
	cvt.u64.u32 	%rd960, %r375;
	bfi.b64 	%rd1517, %rd959, %rd960, 32, 32;
	mov.b64 	{%r377, %r378}, %rd1468;
	mov.b64 	{%r379, %r380}, %rd1467;
	cvt.u32.u64 	%r605, %rd1467;
	mov.b32 	%f711, %r380;
	mov.u32 	%r606, 1;
	mov.b32 	{%rs117, %rs55}, %r377;
	bra.uni 	$L__BB1_132;

$L__BB1_100:
	setp.lt.f32 	%p144, %f84, %f85;
	@%p144 bra 	$L__BB1_102;
	bra.uni 	$L__BB1_101;

$L__BB1_102:
	cvt.u32.u64 	%r561, %rd220;
	mov.b32 	%f657, %r561;
	mul.f32 	%f708, %f61, %f81;
	fma.rn.f32 	%f706, %f59, %f81, %f657;
	mov.u32 	%r607, 2;
	mov.f32 	%f707, %f53;
	mov.f32 	%f709, %f81;
	bra.uni 	$L__BB1_106;

$L__BB1_104:
	cvt.u32.u64 	%r562, %rd222;
	mov.b32 	%f658, %r562;
	mul.f32 	%f708, %f75, %f709;
	fma.rn.f32 	%f706, %f74, %f709, %f658;
	mov.u32 	%r607, 1;
	bra.uni 	$L__BB1_106;

$L__BB1_101:
	cvt.u32.u64 	%r560, %rd222;
	mov.b32 	%f656, %r560;
	mul.f32 	%f708, %f75, %f709;
	fma.rn.f32 	%f706, %f74, %f709, %f656;
	mov.u32 	%r607, 1;

$L__BB1_106:
	add.f32 	%f711, %f707, %f708;
	mov.f32 	%f446, 0f3F800000;
	sub.f32 	%f447, %f446, %f709;
	mov.b32 	%r363, %f447;
	mov.b32 	%r364, %f709;
	cvt.u64.u32 	%rd876, %r364;
	cvt.u64.u32 	%rd877, %r363;
	bfi.b64 	%rd1517, %rd876, %rd877, 32, 32;
	mov.b32 	%r605, %f706;
	mov.u32 	%r606, 1;
	mov.u16 	%rs117, 1;

$L__BB1_132:
	mov.b32 	%f470, %r605;
	sub.f32 	%f471, %f470, %f49;
	sub.f32 	%f472, %f711, %f50;
	mul.f32 	%f473, %f472, %f472;
	fma.rn.f32 	%f474, %f471, %f471, %f473;
	add.f32 	%f475, %f474, 0f00000000;
	sqrt.rn.f32 	%f476, %f475;
	shl.b64 	%rd1042, %rd212, 2;
	add.s64 	%rd1043, %rd14, %rd1042;
	st.local.f32 	[%rd1043+-4], %f476;
	mul.lo.s64 	%rd1044, %rd212, 36;
	add.s64 	%rd1045, %rd13, %rd1044;
	st.local.u32 	[%rd1045+-36], %r605;
	st.local.f32 	[%rd1045+-32], %f711;
	mov.u16 	%rs68, 0;
	st.local.v4.u8 	[%rd1045+-28], {%rs117, %rs68, %rs68, %rs68};
	st.local.u32 	[%rd1045+-24], %r46;
	st.local.u32 	[%rd1045+-20], %r606;
	st.local.u32 	[%rd1045+-16], %r607;
	shr.u64 	%rd1046, %rd1517, 32;
	st.local.u32 	[%rd1045+-8], %rd1046;
	st.local.u32 	[%rd1045+-12], %rd1517;

$L__BB1_133:
	setp.lt.u64 	%p176, %rd212, 4;
	add.s64 	%rd212, %rd212, 1;
	@%p176 bra 	$L__BB1_80;

	ld.local.v2.u64 	{%rd1518, %rd1519}, [%rd14];
	ld.local.v4.u32 	{%r617, %r618, %r619, %r408}, [%rd13];
	ld.local.u32 	%r620, [%rd13+16];
	ld.local.u32 	%rd1049, [%rd13+36];
	ld.local.u32 	%rd1050, [%rd13+40];
	bfi.b64 	%rd1051, %rd1050, %rd1049, 32, 32;
	mov.b64 	{%r614, %r615}, %rd1051;
	ld.local.u32 	%r616, [%rd13+44];
	ld.local.u32 	%r621, [%rd13+52];
	ld.local.u32 	%r613, [%rd13+80];
	ld.local.u64 	%rd1052, [%rd13+72];
	mov.b64 	{%r611, %r612}, %rd1052;
	ld.local.u32 	%r622, [%rd13+88];
	ld.local.u32 	%rd1053, [%rd13+108];
	ld.local.u32 	%rd1054, [%rd13+112];
	bfi.b64 	%rd1055, %rd1054, %rd1053, 32, 32;
	mov.b64 	{%r608, %r609}, %rd1055;
	ld.local.u32 	%r610, [%rd13+116];
	ld.local.u32 	%r623, [%rd13+124];
	bra.uni 	$L__BB1_135;

$L__BB1_78:
	mov.u32 	%r620, 4;
	mov.u32 	%r621, %r620;
	mov.u32 	%r622, %r620;
	mov.u32 	%r623, %r620;

$L__BB1_135:
	and.b64  	%rd1056, %rd207, 1;
	setp.eq.b64 	%p177, %rd1056, 1;
	mov.pred 	%p178, 0;
	xor.pred  	%p179, %p177, %p178;
	not.pred 	%p180, %p179;
	mov.b64 	{%r89, %r90}, %rd1518;
	mov.b64 	{%r91, %r92}, %rd1519;
	@%p180 bra 	$L__BB1_144;
	bra.uni 	$L__BB1_136;

$L__BB1_144:
	and.b64  	%rd1072, %rd207, 2;
	setp.eq.s64 	%p194, %rd1072, 0;
	@%p194 bra 	$L__BB1_153;
	bra.uni 	$L__BB1_145;

$L__BB1_153:
	and.b64  	%rd1088, %rd207, 4;
	setp.eq.s64 	%p208, %rd1088, 0;
	@%p208 bra 	$L__BB1_162;
	bra.uni 	$L__BB1_154;

$L__BB1_162:
	and.b64  	%rd1104, %rd207, 8;
	setp.eq.s64 	%p222, %rd1104, 0;
	@%p222 bra 	$L__BB1_71;

	ld.u8 	%rs75, [%rd196+88];
	and.b16  	%rs76, %rs75, 1;
	setp.eq.b16 	%p223, %rs76, 1;
	mov.pred 	%p224, 0;
	xor.pred  	%p225, %p223, %p224;
	not.pred 	%p226, %p225;
	@%p226 bra 	$L__BB1_166;
	bra.uni 	$L__BB1_164;

$L__BB1_166:
	ld.u32 	%r140, [%rd196+76];
	cvt.u64.u32 	%rd1108, %r140;
	setp.le.u64 	%p233, %rd184, %rd1108;
	@%p233 bra 	$L__BB1_71;

	mov.b32 	%f689, %r92;
	neg.f32 	%f115, %f689;
	setp.lt.u32 	%p234, %r45, 64;
	@%p234 bra 	$L__BB1_169;
	bra.uni 	$L__BB1_168;

$L__BB1_169:
	mul.wide.u32 	%rd1118, %r45, 8;
	add.s64 	%rd1119, %rd16, %rd1118;
	mov.u64 	%rd1526, 0;
	st.local.u32 	[%rd1119], %r140;
	st.local.f32 	[%rd1119+4], %f115;
	add.s32 	%r45, %r45, 1;
	st.local.u32 	[%rd16+512], %r45;
	mov.u64 	%rd1527, %rd1526;
	bra.uni 	$L__BB1_170;

$L__BB1_136:
	ld.u8 	%rs69, [%rd196+88];
	and.b16  	%rs70, %rs69, 1;
	setp.eq.b16 	%p181, %rs70, 1;
	xor.pred  	%p183, %p181, %p178;
	not.pred 	%p184, %p183;
	@%p184 bra 	$L__BB1_139;
	bra.uni 	$L__BB1_137;

$L__BB1_139:
	ld.u32 	%r98, [%rd196+64];
	cvt.u64.u32 	%rd1060, %r98;
	setp.le.u64 	%p191, %rd184, %rd1060;
	@%p191 bra 	$L__BB1_144;

	mov.b32 	%f683, %r89;
	neg.f32 	%f112, %f683;
	setp.lt.u32 	%p192, %r45, 64;
	@%p192 bra 	$L__BB1_142;
	bra.uni 	$L__BB1_141;

$L__BB1_142:
	add.s32 	%r411, %r44, -1;
	mul.wide.u32 	%rd1070, %r411, 8;
	add.s64 	%rd1071, %rd16, %rd1070;
	mov.u64 	%rd1520, 0;
	st.local.u32 	[%rd1071], %r98;
	st.local.f32 	[%rd1071+4], %f112;
	add.s32 	%r45, %r45, 1;
	st.local.u32 	[%rd16+512], %r45;
	mov.u64 	%rd1521, %rd1520;
	bra.uni 	$L__BB1_143;

$L__BB1_145:
	ld.u8 	%rs71, [%rd196+88];
	and.b16  	%rs72, %rs71, 1;
	setp.eq.b16 	%p195, %rs72, 1;
	mov.pred 	%p196, 0;
	xor.pred  	%p197, %p195, %p196;
	not.pred 	%p198, %p197;
	@%p198 bra 	$L__BB1_148;
	bra.uni 	$L__BB1_146;

$L__BB1_148:
	ld.u32 	%r112, [%rd196+68];
	cvt.u64.u32 	%rd1076, %r112;
	setp.le.u64 	%p205, %rd184, %rd1076;
	@%p205 bra 	$L__BB1_153;

	mov.b32 	%f685, %r90;
	neg.f32 	%f113, %f685;
	setp.lt.u32 	%p206, %r45, 64;
	@%p206 bra 	$L__BB1_151;
	bra.uni 	$L__BB1_150;

$L__BB1_151:
	mul.wide.u32 	%rd1086, %r45, 8;
	add.s64 	%rd1087, %rd16, %rd1086;
	mov.u64 	%rd1522, 0;
	st.local.u32 	[%rd1087], %r112;
	st.local.f32 	[%rd1087+4], %f113;
	add.s32 	%r45, %r45, 1;
	st.local.u32 	[%rd16+512], %r45;
	mov.u64 	%rd1523, %rd1522;
	bra.uni 	$L__BB1_152;

$L__BB1_154:
	ld.u8 	%rs73, [%rd196+88];
	and.b16  	%rs74, %rs73, 1;
	setp.eq.b16 	%p209, %rs74, 1;
	mov.pred 	%p210, 0;
	xor.pred  	%p211, %p209, %p210;
	not.pred 	%p212, %p211;
	@%p212 bra 	$L__BB1_157;
	bra.uni 	$L__BB1_155;

$L__BB1_157:
	ld.u32 	%r126, [%rd196+72];
	cvt.u64.u32 	%rd1092, %r126;
	setp.le.u64 	%p219, %rd184, %rd1092;
	@%p219 bra 	$L__BB1_162;

	mov.b32 	%f687, %r91;
	neg.f32 	%f114, %f687;
	setp.lt.u32 	%p220, %r45, 64;
	@%p220 bra 	$L__BB1_160;
	bra.uni 	$L__BB1_159;

$L__BB1_160:
	mul.wide.u32 	%rd1102, %r45, 8;
	add.s64 	%rd1103, %rd16, %rd1102;
	mov.u64 	%rd1524, 0;
	st.local.u32 	[%rd1103], %r126;
	st.local.f32 	[%rd1103+4], %f114;
	add.s32 	%r45, %r45, 1;
	st.local.u32 	[%rd16+512], %r45;
	mov.u64 	%rd1525, %rd1524;
	bra.uni 	$L__BB1_161;

$L__BB1_164:
	mov.b32 	%f688, %r92;
	mov.b32 	%f479, %r43;
	setp.leu.f32 	%p227, %f479, %f688;
	setp.eq.s32 	%p228, %r623, 4;
	or.pred  	%p229, %p228, %p227;
	@%p229 bra 	$L__BB1_71;
	bra.uni 	$L__BB1_165;

$L__BB1_137:
	mov.b32 	%f682, %r89;
	mov.b32 	%f650, %r43;
	setp.leu.f32 	%p185, %f650, %f682;
	setp.eq.s32 	%p186, %r620, 4;
	or.pred  	%p187, %p186, %p185;
	@%p187 bra 	$L__BB1_144;

	ld.u32 	%r409, [%rd196+64];
	cvt.u64.u32 	%rd1057, %r409;
	setp.le.u64 	%p188, %rd187, %rd1057;
	mul.wide.u32 	%rd1058, %r409, 12;
	add.s64 	%rd1059, %rd188, %rd1058;
	setp.eq.s64 	%p189, %rd1059, 0;
	or.pred  	%p190, %p188, %p189;
	selp.b32 	%r40, %r40, %r619, %p190;
	selp.b32 	%r39, %r39, %r618, %p190;
	selp.b32 	%r38, %r38, %r617, %p190;
	selp.b32 	%r42, %r42, %r620, %p190;
	selp.b32 	%r43, %r43, %r89, %p190;
	bra.uni 	$L__BB1_144;

$L__BB1_146:
	mov.b32 	%f684, %r90;
	mov.b32 	%f477, %r43;
	setp.leu.f32 	%p199, %f477, %f684;
	setp.eq.s32 	%p200, %r621, 4;
	or.pred  	%p201, %p200, %p199;
	@%p201 bra 	$L__BB1_153;

	ld.u32 	%r417, [%rd196+68];
	cvt.u64.u32 	%rd1073, %r417;
	setp.le.u64 	%p202, %rd187, %rd1073;
	mul.wide.u32 	%rd1074, %r417, 12;
	add.s64 	%rd1075, %rd188, %rd1074;
	setp.eq.s64 	%p203, %rd1075, 0;
	or.pred  	%p204, %p202, %p203;
	selp.b32 	%r40, %r40, %r616, %p204;
	selp.b32 	%r39, %r39, %r615, %p204;
	selp.b32 	%r38, %r38, %r614, %p204;
	selp.b32 	%r42, %r42, %r621, %p204;
	selp.b32 	%r43, %r43, %r90, %p204;
	bra.uni 	$L__BB1_153;

$L__BB1_155:
	mov.b32 	%f686, %r91;
	mov.b32 	%f478, %r43;
	setp.leu.f32 	%p213, %f478, %f686;
	setp.eq.s32 	%p214, %r622, 4;
	or.pred  	%p215, %p214, %p213;
	@%p215 bra 	$L__BB1_162;

	ld.u32 	%r424, [%rd196+72];
	cvt.u64.u32 	%rd1089, %r424;
	setp.le.u64 	%p216, %rd187, %rd1089;
	mul.wide.u32 	%rd1090, %r424, 12;
	add.s64 	%rd1091, %rd188, %rd1090;
	setp.eq.s64 	%p217, %rd1091, 0;
	or.pred  	%p218, %p216, %p217;
	selp.b32 	%r40, %r40, %r613, %p218;
	selp.b32 	%r39, %r39, %r612, %p218;
	selp.b32 	%r38, %r38, %r611, %p218;
	selp.b32 	%r42, %r42, %r622, %p218;
	selp.b32 	%r43, %r43, %r91, %p218;
	bra.uni 	$L__BB1_162;

$L__BB1_168:
	mov.u64 	%rd1527, 1;
	shl.b64 	%rd1526, %rd1108, 32;

$L__BB1_170:
	mov.u64 	%rd1284, 0;
	cvt.u32.u64 	%r433, %rd1284;
	cvt.u32.u64 	%r434, %rd1526;
	or.b32  	%r435, %r434, %r433;
	cvt.u32.u64 	%r436, %rd1527;
	or.b32  	%r437, %r435, %r436;
	setp.eq.s32 	%p235, %r437, 0;
	@%p235 bra 	$L__BB1_71;
	bra.uni 	$L__BB1_171;

$L__BB1_141:
	cvt.u64.u32 	%rd1354, %r98;
	mov.u64 	%rd1521, 1;
	shl.b64 	%rd1520, %rd1354, 32;

$L__BB1_143:
	mov.u64 	%rd1275, 0;
	cvt.u32.u64 	%r412, %rd1275;
	cvt.u32.u64 	%r413, %rd1520;
	or.b32  	%r414, %r413, %r412;
	cvt.u32.u64 	%r415, %rd1521;
	or.b32  	%r416, %r414, %r415;
	setp.ne.s32 	%p193, %r416, 0;
	@%p193 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_144;

$L__BB1_150:
	mov.u64 	%rd1523, 1;
	shl.b64 	%rd1522, %rd1076, 32;

$L__BB1_152:
	mov.u64 	%rd1278, 0;
	cvt.u32.u64 	%r419, %rd1278;
	cvt.u32.u64 	%r420, %rd1522;
	or.b32  	%r421, %r420, %r419;
	cvt.u32.u64 	%r422, %rd1523;
	or.b32  	%r423, %r421, %r422;
	setp.ne.s32 	%p207, %r423, 0;
	@%p207 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_153;

$L__BB1_159:
	mov.u64 	%rd1525, 1;
	shl.b64 	%rd1524, %rd1092, 32;

$L__BB1_161:
	mov.u64 	%rd1281, 0;
	cvt.u32.u64 	%r426, %rd1281;
	cvt.u32.u64 	%r427, %rd1524;
	or.b32  	%r428, %r427, %r426;
	cvt.u32.u64 	%r429, %rd1525;
	or.b32  	%r430, %r428, %r429;
	setp.ne.s32 	%p221, %r430, 0;
	@%p221 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_162;

$L__BB1_172:
	mov.u64 	%rd1529, 2;
	mov.u64 	%rd1528, 0;
	setp.eq.s32 	%p236, %r42, 4;
	mov.u64 	%rd1530, %rd1528;
	@%p236 bra 	$L__BB1_174;

	mov.b64 	%rd1530, {%r38, %r39};
	mov.b32 	{%rs77, %rs78}, %r40;
	mov.b64 	%rd1126, {%r40, %r438};
	and.b64  	%rd1528, %rd1126, 4294967040;
	cvt.u64.u16 	%rd1127, %rs77;
	and.b64  	%rd1529, %rd1127, 255;

$L__BB1_174:
	mov.u64 	%rd1531, 2;
	mov.u64 	%rd1532, 0;
	or.b64  	%rd1134, %rd1529, %rd1528;
	or.b64  	%rd1135, %rd1134, %rd1532;
	mov.b64 	{%r439, %r440}, %rd1135;
	mov.b32 	{%rs17, %rs79}, %r439;
	and.b16  	%rs80, %rs17, 255;
	setp.eq.s16 	%p237, %rs80, 2;
	@%p237 bra 	$L__BB1_176;

	cvt.u32.u64 	%r441, %rd1530;
	mov.b32 	%f480, %r441;
	shr.u64 	%rd1136, %rd1530, 32;
	cvt.u32.u64 	%r442, %rd1136;
	mov.b32 	%f481, %r442;
	ld.global.f32 	%f482, [%rd54+248];
	mul.f32 	%f483, %f482, %f480;
	ld.global.f32 	%f484, [%rd54+252];
	mul.f32 	%f485, %f484, %f481;
	sub.f32 	%f486, %f483, %f485;
	mul.f32 	%f487, %f484, %f480;
	fma.rn.f32 	%f488, %f482, %f481, %f487;
	ld.global.f32 	%f489, [%rd54+256];
	add.f32 	%f490, %f489, %f486;
	mov.b32 	%r443, %f490;
	ld.global.f32 	%f491, [%rd54+260];
	add.f32 	%f492, %f491, %f488;
	mov.b32 	%r444, %f492;
	cvt.u64.u32 	%rd1137, %r444;
	cvt.u64.u32 	%rd1138, %r443;
	cvt.u64.u16 	%rd1139, %rs17;
	bfi.b64 	%rd1532, %rd1137, %rd1138, 32, 32;
	and.b64  	%rd1140, %rd1139, 255;
	mov.b64 	{%r445, %r446}, %rd1140;
	mov.b32 	{%rs81, %rs82}, %r445;
	cvt.u64.u16 	%rd1531, %rs81;

$L__BB1_176:
	mov.u64 	%rd1293, 0;
	or.b64  	%rd1147, %rd1293, %rd1531;
	or.b64  	%rd536, %rd1147, %rd1293;
	mov.b64 	{%r447, %r448}, %rd536;
	mov.b32 	{%rs18, %rs83}, %r447;
	and.b16  	%rs84, %rs18, 255;
	setp.eq.s16 	%p238, %rs84, 2;
	mov.u64 	%rd1533, 2;
	mov.u64 	%rd1534, %rd1293;
	mov.u64 	%rd1535, %rd1293;
	@%p238 bra 	$L__BB1_178;

	and.b64  	%rd1149, %rd536, 4294967040;
	cvt.u64.u16 	%rd1150, %rs18;
	and.b64  	%rd1151, %rd1150, 255;
	or.b64  	%rd1152, %rd1151, %rd1293;
	or.b64  	%rd1153, %rd1152, %rd1149;
	mov.b64 	{%r449, %r450}, %rd1153;
	mov.b32 	{%rs85, %rs86}, %r449;
	not.b16 	%rs87, %rs85;
	ld.global.u8 	%rs88, [%rd54+240];
	setp.eq.s16 	%p239, %rs88, 0;
	and.b16  	%rs89, %rs87, 1;
	selp.b16 	%rs90, %rs85, %rs89, %p239;
	and.b64  	%rd1154, %rd1153, 4294967040;
	cvt.u64.u16 	%rd1155, %rs90;
	and.b64  	%rd1156, %rd1155, 255;
	or.b64  	%rd1157, %rd1154, %rd1293;
	or.b64  	%rd1158, %rd1157, %rd1156;
	mov.b64 	{%r451, %r452}, %rd1158;
	mov.b32 	{%rs91, %rs92}, %r451;
	and.b64  	%rd1535, %rd1158, 4294967040;
	cvt.u64.u16 	%rd1159, %rs91;
	and.b64  	%rd1533, %rd1159, 255;
	mov.u64 	%rd1534, %rd1532;

$L__BB1_178:
	or.b64  	%rd1160, %rd1534, %rd1293;
	or.b64  	%rd1161, %rd1293, %rd1533;
	or.b64  	%rd1162, %rd1161, %rd1535;
	or.b64  	%rd1163, %rd1160, %rd1293;
	mov.b64 	{%r654, %r655}, %rd1163;
	mov.b64 	{%r656, %r453}, %rd1162;
	bra.uni 	$L__BB1_235;

$L__BB1_38:
	cvt.u32.u64 	%r246, %rd64;
	cvt.u32.u64 	%r247, %rd83;
	rem.u32 	%r248, %r247, %r246;
	cvt.u64.u32 	%rd1375, %r248;

$L__BB1_39:
	shl.b64 	%rd697, %rd1375, 3;
	add.s64 	%rd87, %rd65, %rd697;
	ld.u32 	%rd698, [%rd87];
	ld.u32 	%rd699, [%rd87+4];
	bfi.b64 	%rd88, %rd699, %rd698, 32, 32;
	add.s64 	%rd89, %rd1375, 1;
	or.b64  	%rd700, %rd89, %rd64;
	and.b64  	%rd701, %rd700, -4294967296;
	setp.eq.s64 	%p56, %rd701, 0;
	@%p56 bra 	$L__BB1_41;

	rem.u64 	%rd1376, %rd89, %rd64;
	bra.uni 	$L__BB1_42;

$L__BB1_51:
	cvt.u32.u64 	%r256, %rd64;
	cvt.u32.u64 	%r257, %rd130;
	rem.u32 	%r258, %r257, %r256;
	cvt.u64.u32 	%rd1392, %r258;

$L__BB1_52:
	add.s64 	%rd1406, %rd3, 16;
	add.u64 	%rd1324, %SP, 16;
	or.b64  	%rd1402, %rd1324, 8;
	add.s64 	%rd1400, %rd3, 8;
	add.u64 	%rd1321, %SP, 208;
	add.s64 	%rd1396, %rd1321, 36;
	add.s64 	%rd1394, %rd4, 36;
	shl.b64 	%rd743, %rd1392, 3;
	add.s64 	%rd744, %rd65, %rd743;
	ld.u32 	%rd745, [%rd744];
	ld.u32 	%rd746, [%rd744+4];
	bfi.b64 	%rd141, %rd746, %rd745, 32, 32;
	st.local.v2.u64 	[%rd3], {%rd131, %rd141};
	mov.u64 	%rd1407, 2;
	mov.u64 	%rd1393, %rd37;
	mov.u64 	%rd1395, %rd1394;
	mov.u64 	%rd1397, %rd1394;
	mov.u64 	%rd1398, %rd1394;
	mov.u64 	%rd1399, %rd1396;
	mov.u64 	%rd1401, %rd1400;
	mov.u64 	%rd1403, %rd1400;
	mov.u64 	%rd1404, %rd1400;
	mov.u64 	%rd1405, %rd1402;

$L__BB1_53:
	setp.eq.s64 	%p65, %rd1407, 0;
	@%p65 bra 	$L__BB1_56;

	add.s64 	%rd1407, %rd1407, -1;
	add.s64 	%rd747, %rd1394, 8;
	setp.eq.s64 	%p66, %rd1397, %rd1393;
	selp.b64 	%rd748, %rd747, %rd1397, %p66;
	add.s64 	%rd749, %rd1395, 8;
	selp.b64 	%rd750, %rd749, %rd1398, %p66;
	add.s64 	%rd751, %rd1396, 8;
	selp.b64 	%rd752, %rd751, %rd1399, %p66;
	setp.eq.s64 	%p67, %rd1407, 0;
	add.s64 	%rd753, %rd748, 4;
	add.s64 	%rd754, %rd750, 4;
	add.s64 	%rd755, %rd752, 4;
	selp.b64 	%rd158, %rd748, %rd753, %p67;
	selp.b64 	%rd1398, %rd750, %rd754, %p67;
	selp.b64 	%rd1399, %rd752, %rd755, %p67;
	selp.b64 	%rd1394, %rd747, %rd1394, %p66;
	selp.b64 	%rd1395, %rd749, %rd1395, %p66;
	selp.b64 	%rd1396, %rd751, %rd1396, %p66;
	add.s64 	%rd756, %rd1397, 8;
	selp.b64 	%rd1393, %rd756, %rd1393, %p66;
	add.s64 	%rd757, %rd1403, 8;
	setp.eq.s64 	%p68, %rd1400, %rd1406;
	selp.b64 	%rd758, %rd757, %rd1400, %p68;
	add.s64 	%rd759, %rd1404, 8;
	selp.b64 	%rd760, %rd759, %rd1401, %p68;
	add.s64 	%rd761, %rd1405, 8;
	selp.b64 	%rd762, %rd761, %rd1402, %p68;
	selp.b64 	%rd1403, %rd757, %rd1403, %p68;
	selp.b64 	%rd1404, %rd759, %rd1404, %p68;
	selp.b64 	%rd1405, %rd761, %rd1405, %p68;
	add.s64 	%rd763, %rd1400, 8;
	selp.b64 	%rd1406, %rd763, %rd1406, %p68;
	add.s64 	%rd764, %rd758, 4;
	add.s64 	%rd765, %rd760, 4;
	add.s64 	%rd766, %rd762, 4;
	selp.b64 	%rd1400, %rd758, %rd764, %p67;
	selp.b64 	%rd1401, %rd760, %rd765, %p67;
	selp.b64 	%rd1402, %rd762, %rd766, %p67;
	ld.local.f32 	%f252, [%rd760];
	ld.local.f32 	%f253, [%rd750];
	setp.eq.f32 	%p69, %f253, %f252;
	mov.u64 	%rd1397, %rd158;
	@%p69 bra 	$L__BB1_53;
	bra.uni 	$L__BB1_55;

$L__BB1_56:
	cvt.u32.u64 	%r259, %rd131;
	mov.b32 	%f254, %r259;
	shr.u64 	%rd767, %rd131, 32;
	cvt.u32.u64 	%r260, %rd767;
	mov.b32 	%f255, %r260;
	shr.u64 	%rd768, %rd141, 32;
	cvt.u32.u64 	%r261, %rd768;
	cvt.u32.u64 	%r262, %rd141;
	mov.b32 	%f256, %r262;
	sub.f32 	%f257, %f256, %f254;
	mov.b32 	%f258, %r261;
	sub.f32 	%f259, %f258, %f255;
	neg.f32 	%f704, %f257;
	neg.f32 	%f705, %f259;
	bra.uni 	$L__BB1_57;

$L__BB1_41:
	cvt.u32.u64 	%r249, %rd64;
	cvt.u32.u64 	%r250, %rd89;
	rem.u32 	%r251, %r250, %r249;
	cvt.u64.u32 	%rd1376, %r251;

$L__BB1_42:
	add.u64 	%rd1318, %SP, 208;
	add.s64 	%rd1380, %rd1318, 44;
	add.s64 	%rd1377, %rd4, 52;
	add.u64 	%rd1384, %SPL, 16;
	add.u64 	%rd1386, %SP, 16;
	shl.b64 	%rd703, %rd1376, 3;
	add.s64 	%rd99, %rd65, %rd703;
	ld.u32 	%rd704, [%rd99];
	ld.u32 	%rd705, [%rd99+4];
	bfi.b64 	%rd706, %rd705, %rd704, 32, 32;
	st.local.v2.u64 	[%rd1384], {%rd88, %rd706};
	mov.u64 	%rd1391, 2;
	mov.u64 	%rd1378, %rd37;
	mov.u64 	%rd1379, %rd37;
	mov.u64 	%rd1381, %rd37;
	mov.u64 	%rd1382, %rd37;
	mov.u64 	%rd1383, %rd1380;
	mov.u64 	%rd1385, %rd1384;
	mov.u64 	%rd1387, %rd1384;
	mov.u64 	%rd1388, %rd1384;
	mov.u64 	%rd1389, %rd1386;
	mov.u64 	%rd1390, %rd39;

$L__BB1_43:
	setp.eq.s64 	%p57, %rd1391, 0;
	@%p57 bra 	$L__BB1_46;

	add.s64 	%rd1391, %rd1391, -1;
	add.s64 	%rd707, %rd1378, 8;
	setp.eq.s64 	%p58, %rd1381, %rd1377;
	selp.b64 	%rd708, %rd707, %rd1381, %p58;
	add.s64 	%rd709, %rd1379, 8;
	selp.b64 	%rd710, %rd709, %rd1382, %p58;
	add.s64 	%rd711, %rd1380, 8;
	selp.b64 	%rd712, %rd711, %rd1383, %p58;
	setp.eq.s64 	%p59, %rd1391, 0;
	add.s64 	%rd713, %rd708, 4;
	add.s64 	%rd714, %rd710, 4;
	add.s64 	%rd715, %rd712, 4;
	selp.b64 	%rd116, %rd708, %rd713, %p59;
	selp.b64 	%rd1382, %rd710, %rd714, %p59;
	selp.b64 	%rd1383, %rd712, %rd715, %p59;
	selp.b64 	%rd1378, %rd707, %rd1378, %p58;
	selp.b64 	%rd1379, %rd709, %rd1379, %p58;
	selp.b64 	%rd1380, %rd711, %rd1380, %p58;
	add.s64 	%rd716, %rd1381, 8;
	selp.b64 	%rd1377, %rd716, %rd1377, %p58;
	add.s64 	%rd717, %rd1387, 8;
	setp.eq.s64 	%p60, %rd1384, %rd1390;
	selp.b64 	%rd718, %rd717, %rd1384, %p60;
	add.s64 	%rd719, %rd1388, 8;
	selp.b64 	%rd720, %rd719, %rd1385, %p60;
	add.s64 	%rd721, %rd1389, 8;
	selp.b64 	%rd722, %rd721, %rd1386, %p60;
	selp.b64 	%rd1387, %rd717, %rd1387, %p60;
	selp.b64 	%rd1388, %rd719, %rd1388, %p60;
	selp.b64 	%rd1389, %rd721, %rd1389, %p60;
	add.s64 	%rd723, %rd1384, 8;
	selp.b64 	%rd1390, %rd723, %rd1390, %p60;
	add.s64 	%rd724, %rd718, 4;
	add.s64 	%rd725, %rd720, 4;
	add.s64 	%rd726, %rd722, 4;
	selp.b64 	%rd1384, %rd718, %rd724, %p59;
	selp.b64 	%rd1385, %rd720, %rd725, %p59;
	selp.b64 	%rd1386, %rd722, %rd726, %p59;
	ld.local.f32 	%f246, [%rd720];
	ld.local.f32 	%f247, [%rd710];
	setp.eq.f32 	%p61, %f247, %f246;
	mov.u64 	%rd1381, %rd116;
	@%p61 bra 	$L__BB1_43;
	bra.uni 	$L__BB1_45;

$L__BB1_46:
	ld.u32 	%rd727, [%rd87];
	ld.u32 	%rd728, [%rd87+4];
	bfi.b64 	%rd729, %rd728, %rd727, 32, 32;
	cvt.u32.u64 	%r252, %rd729;
	mov.b32 	%f248, %r252;
	shr.u64 	%rd730, %rd729, 32;
	cvt.u32.u64 	%r253, %rd730;
	mov.b32 	%f249, %r253;
	ld.u32 	%rd731, [%rd99];
	ld.u32 	%rd732, [%rd99+4];
	bfi.b64 	%rd733, %rd732, %rd731, 32, 32;
	cvt.u32.u64 	%r254, %rd733;
	shr.u64 	%rd734, %rd733, 32;
	cvt.u32.u64 	%r255, %rd734;
	mov.b32 	%f250, %r254;
	sub.f32 	%f704, %f250, %f248;
	mov.b32 	%f251, %r255;
	sub.f32 	%f705, %f251, %f249;

$L__BB1_57:
	mul.f32 	%f260, %f41, %f705;
	fma.rn.f32 	%f48, %f40, %f704, %f260;
	mul.f32 	%f261, %f705, %f705;
	fma.rn.f32 	%f262, %f704, %f704, %f261;
	add.f32 	%f263, %f262, 0f00000000;
	sqrt.rn.f32 	%f264, %f263;
	mul.f32 	%f265, %f264, 0f3A83126F;
	abs.f32 	%f266, %f48;
	setp.gt.f32 	%p70, %f266, %f265;
	@%p70 bra 	$L__BB1_59;
	bra.uni 	$L__BB1_58;

$L__BB1_59:
	setp.ge.f32 	%p340, %f48, 0f00000000;
	bra.uni 	$L__BB1_62;

$L__BB1_58:
	ld.local.u64 	%rd769, [%rd4+8];
	cvt.u32.u64 	%r263, %rd769;
	mov.b32 	%f267, %r263;
	shr.u64 	%rd770, %rd769, 32;
	cvt.u32.u64 	%r264, %rd770;
	mov.b32 	%f268, %r264;
	sub.f32 	%f269, %f2, %f267;
	sub.f32 	%f270, %f3, %f268;
	mul.f32 	%f271, %f41, %f270;
	fma.rn.f32 	%f272, %f40, %f269, %f271;
	setp.le.f32 	%p340, %f272, 0f00000000;

$L__BB1_62:
	selp.u16 	%rs28, 1, 0, %p340;
	st.local.u8 	[%rd4+16], %rs28;

$L__BB1_63:
	ld.local.v2.u32 	{%r592, %r593}, [%rd4+8];
	ld.local.u32 	%r594, [%rd4+16];

$L__BB1_65:
	setp.eq.s32 	%p71, %r23, 2;
	mov.u64 	%rd778, 0;
	mov.u64 	%rd1408, 2;
	mov.u64 	%rd1409, %rd778;
	@%p71 bra 	$L__BB1_67;

	setp.ne.s16 	%p72, %rs2, 0;
	cvt.u16.u32 	%rs30, %r594;
	selp.u16 	%rs31, 1, 0, %p72;
	xor.b16  	%rs32, %rs30, %rs31;
	mov.b32 	%f279, %r592;
	mov.b32 	%f280, %r593;
	mul.f32 	%f281, %f11, %f279;
	ld.global.f32 	%f282, [%rd54+252];
	mul.f32 	%f283, %f282, %f280;
	sub.f32 	%f284, %f281, %f283;
	mul.f32 	%f285, %f282, %f279;
	fma.rn.f32 	%f286, %f11, %f280, %f285;
	add.f32 	%f287, %f9, %f284;
	mov.b32 	%r269, %f287;
	add.f32 	%f288, %f10, %f286;
	mov.b32 	%r270, %f288;
	cvt.u64.u32 	%rd779, %r270;
	cvt.u64.u32 	%rd780, %r269;
	cvt.u64.u16 	%rd781, %rs32;
	bfi.b64 	%rd1409, %rd779, %rd780, 32, 32;
	and.b64  	%rd782, %rd781, 255;
	mov.b64 	{%r271, %r272}, %rd782;
	mov.b32 	{%rs33, %rs34}, %r271;
	cvt.u64.u16 	%rd1408, %rs33;

$L__BB1_67:
	or.b64  	%rd783, %rd778, %rd778;
	or.b64  	%rd784, %rd1408, %rd778;
	or.b64  	%rd785, %rd784, %rd778;
	or.b64  	%rd786, %rd783, %rd1409;
	mov.b64 	{%r654, %r655}, %rd786;
	mov.b64 	{%r656, %r273}, %rd785;

$L__BB1_235:
	add.s64 	%rd1364, %rd57, 1;
	add.s64 	%rd1361, %rd54, 280;
	mov.b32 	{%rs23, %rs102}, %r656;
	and.b16  	%rs103, %rs23, 255;
	setp.eq.s16 	%p317, %rs103, 2;
	@%p317 bra 	$L__BB1_5;

	add.s64 	%rd1364, %rd57, 1;
	add.s64 	%rd1361, %rd54, 280;
	mov.b64 	%rd1235, {%r654, %r655};
	mov.b32 	%f593, %r654;
	shr.u64 	%rd1236, %rd1235, 32;
	cvt.u32.u64 	%r521, %rd1236;
	mov.b32 	%f594, %r521;
	sub.f32 	%f175, %f2, %f593;
	sub.f32 	%f176, %f3, %f594;
	mul.f32 	%f595, %f176, %f176;
	fma.rn.f32 	%f596, %f175, %f175, %f595;
	add.f32 	%f597, %f596, 0f00000000;
	sqrt.rn.f32 	%f699, %f597;
	setp.geu.f32 	%p318, %f699, %f8;
	@%p318 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_237;

$L__BB1_238:
	and.b16  	%rs114, %rs1, 255;
	setp.eq.s16 	%p338, %rs114, 2;
	@%p338 bra 	$L__BB1_255;
	bra.uni 	$L__BB1_239;

$L__BB1_255:
	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	mov.u64 	%rd1263, 3;
	st.global.u64 	[%rd23+20], %rd1263;
	bra.uni 	$L__BB1_256;

$L__BB1_239:
	and.b16  	%rs105, %rs1, 1;
	setp.eq.b16 	%p320, %rs105, 1;
	selp.b64 	%rd1549, 1, 2, %p320;
	st.global.u64 	[%rd23+20], %rd1549;
	st.global.u64 	[%rd23+28], %rd48;
	st.global.u64 	[%rd23+36], %rd49;

$L__BB1_240:
	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	cvt.u16.u64 	%rs106, %rd1549;
	shl.b16 	%rs107, %rs106, 14;
	add.s16 	%rs108, %rs107, -16384;
	shr.s16 	%rs109, %rs108, 14;
	setp.lt.s16 	%p321, %rs109, 0;
	@%p321 bra 	$L__BB1_256;

	ld.param.u64 	%rd1327, [grid_update_param_3];
	ld.param.u64 	%rd1326, [grid_update_param_2];
	ld.global.u64 	%rd594, [%rd23+28];
	setp.ge.u64 	%p322, %rd594, %rd1327;
	mul.lo.s64 	%rd1239, %rd594, 280;
	add.s64 	%rd1240, %rd1326, %rd1239;
	setp.eq.s64 	%p323, %rd1240, 0;
	or.pred  	%p324, %p322, %p323;
	@%p324 bra 	$L__BB1_254;

	ld.param.u64 	%rd1329, [grid_update_param_2];
	cvta.to.global.u64 	%rd1328, %rd1329;
	add.s64 	%rd595, %rd1328, %rd1239;
	ld.global.u16 	%rs110, [%rd595+272];
	setp.eq.s16 	%p325, %rs110, 0;
	@%p325 bra 	$L__BB1_253;

	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	setp.eq.s16 	%p326, %rs110, 3;
	@%p326 bra 	$L__BB1_256;

	ld.global.u64 	%rd1248, [%rd23+36];
	mov.u64 	%rd1247, 0;
	cvt.u32.u64 	%r524, %rd1248;
	mov.b32 	%f178, %r524;
	shr.u64 	%rd1249, %rd1248, 32;
	cvt.u32.u64 	%r525, %rd1249;
	mov.b32 	%f179, %r525;
	mul.f32 	%f598, %f179, %f179;
	fma.rn.f32 	%f599, %f178, %f178, %f598;
	add.f32 	%f180, %f599, 0f00000000;
	setp.leu.f32 	%p327, %f180, 0f2EDBE6FE;
	mov.u64 	%rd1550, %rd1247;
	mov.u64 	%rd1551, %rd1247;
	mov.u64 	%rd1552, %rd1247;
	@%p327 bra 	$L__BB1_246;

	sqrt.rn.f32 	%f600, %f180;
	mov.b32 	%r526, %f600;
	div.rn.f32 	%f601, %f178, %f600;
	div.rn.f32 	%f602, %f179, %f600;
	mov.b32 	%r527, %f601;
	mov.b32 	%r528, %f602;
	cvt.u64.u32 	%rd1252, %r528;
	cvt.u64.u32 	%rd1253, %r527;
	cvt.u64.u32 	%rd1551, %r526;
	mov.u64 	%rd1552, 1;
	bfi.b64 	%rd1550, %rd1252, %rd1253, 32, 32;

$L__BB1_246:
	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	or.b64  	%rd1254, %rd1247, %rd1550;
	or.b64  	%rd1255, %rd1551, %rd1247;
	shr.u64 	%rd1256, %rd1254, 32;
	shl.b64 	%rd1257, %rd1255, 32;
	or.b64  	%rd1258, %rd1257, %rd1256;
	or.b64  	%rd607, %rd1258, %rd1247;
	xor.b64  	%rd1260, %rd1552, 1;
	or.b64  	%rd1261, %rd1260, %rd1247;
	setp.ne.s64 	%p328, %rd1261, 0;
	@%p328 bra 	$L__BB1_256;

	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	setp.eq.s64 	%p329, %rd1549, 1;
	cvt.u32.u64 	%r529, %rd1550;
	mov.b32 	%f603, %r529;
	shr.u64 	%rd1262, %rd1550, 32;
	cvt.u32.u64 	%r530, %rd1262;
	mov.b32 	%f604, %r530;
	neg.f32 	%f605, %f603;
	neg.f32 	%f606, %f604;
	mov.b32 	%r531, %f605;
	selp.b32 	%r177, %r531, %r529, %p329;
	selp.f32 	%f607, %f605, %f603, %p329;
	selp.f32 	%f181, %f606, %f604, %p329;
	mul.f32 	%f608, %f5, %f181;
	fma.rn.f32 	%f182, %f4, %f607, %f608;
	setp.geu.f32 	%p330, %f182, 0f00000000;
	@%p330 bra 	$L__BB1_256;

	ld.param.f32 	%f639, [grid_update_param_1];
	mov.b64 	{%r532, %r533}, %rd607;
	mov.b32 	%f609, %r533;
	sub.f32 	%f183, %f609, %f639;
	setp.le.f32 	%p332, %f183, 0f00000000;
	or.pred  	%p333, %p329, %p332;
	@%p333 bra 	$L__BB1_251;
	bra.uni 	$L__BB1_249;

$L__BB1_251:
	mov.b32 	%f619, %r177;
	mul.f32 	%f620, %f182, %f619;
	sub.f32 	%f184, %f4, %f620;
	mov.b32 	%r658, %f184;
	mul.f32 	%f621, %f181, %f182;
	sub.f32 	%f185, %f5, %f621;
	mov.b32 	%r657, %f185;
	mul.f32 	%f622, %f185, %f185;
	fma.rn.f32 	%f623, %f184, %f184, %f622;
	add.f32 	%f624, %f623, 0f00000000;
	sqrt.rn.f32 	%f186, %f624;
	setp.leu.f32 	%p335, %f186, 0f2EDBE6FF;
	@%p335 bra 	$L__BB1_256;

	ld.global.f32 	%f625, [%rd595+264];
	fma.rn.f32 	%f626, %f182, %f625, %f186;
	mov.f32 	%f627, 0f00000000;
	max.f32 	%f628, %f626, %f627;
	div.rn.f32 	%f629, %f184, %f186;
	mul.f32 	%f630, %f629, %f628;
	mov.b32 	%r658, %f630;
	div.rn.f32 	%f631, %f185, %f186;
	mul.f32 	%f632, %f631, %f628;
	mov.b32 	%r657, %f632;
	bra.uni 	$L__BB1_256;

$L__BB1_253:
	mov.b32 	%r555, %f4;
	mov.b32 	%r554, %f5;
	setp.eq.s64 	%p336, %rd1549, 1;
	selp.b32 	%r657, 0, %r554, %p336;
	selp.b32 	%r658, 0, %r555, %p336;

$L__BB1_256:
	st.global.u32 	[%rd23], %r658;
	st.global.u32 	[%rd23+4], %r657;
	ld.global.f32 	%f633, [%rd23+12];
	setp.eq.f32 	%p337, %f633, 0f00000000;
	rcp.rn.f32 	%f634, %f633;
	selp.f32 	%f635, 0f00000000, %f634, %p337;
	ld.global.f32 	%f636, [%rd23+8];
	mul.f32 	%f637, %f636, %f635;
	st.global.f32 	[%rd23+8], %f637;

$L__BB1_257:
	ret;

$L__BB1_249:
	mov.b32 	%r658, %f4;
	mov.b32 	%r657, %f5;
	ld.param.f32 	%f640, [grid_update_param_0];
	mul.f32 	%f610, %f182, %f640;
	neg.f32 	%f611, %f610;
	setp.geu.f32 	%p334, %f183, %f611;
	@%p334 bra 	$L__BB1_256;

	ld.param.f32 	%f641, [grid_update_param_0];
	div.rn.f32 	%f612, %f183, %f641;
	add.f32 	%f613, %f182, %f612;
	mov.b32 	%f614, %r177;
	mul.f32 	%f615, %f613, %f614;
	mul.f32 	%f616, %f181, %f613;
	sub.f32 	%f617, %f4, %f615;
	mov.b32 	%r658, %f617;
	sub.f32 	%f618, %f5, %f616;
	mov.b32 	%r657, %f618;
	bra.uni 	$L__BB1_256;

$L__BB1_254:
	trap;

$L__BB1_64:
	trap;

$L__BB1_183:
	trap;

$L__BB1_186:
	trap;

$L__BB1_188:
	trap;

$L__BB1_208:
	trap;

$L__BB1_60:
	trap;

$L__BB1_48:
	trap;

$L__BB1_74:
	trap;

$L__BB1_83:
	trap;

$L__BB1_85:
	trap;

$L__BB1_87:
	trap;

$L__BB1_89:
	trap;

$L__BB1_171:
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	call.uni 
	_ZN4core6result13unwrap_failed17h02aadeb87602f26eE, 
	(
	);
	} // callseq 0

$L__BB1_55:
	trap;

$L__BB1_45:
	trap;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN20sparkl2d_kernels_ptx4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h3634a3b500a9cd47E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN20sparkl2d_kernels_ptx4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h3634a3b500a9cd47E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	mul.lo.s64 	%rd13, %rd1, 48;
	mov.u64 	%rd14, 0;
	cvta.to.global.u64 	%rd15, %rd2;
	add.s64 	%rd16, %rd15, %rd13;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd16+8], %rd14;
	st.global.u64 	[%rd16], %rd14;
	st.global.u32 	[%rd16+12], %r6;
	st.global.u64 	[%rd16+16], %rd14;
	st.global.u64 	[%rd16+24], %rd14;
	st.global.u64 	[%rd16+40], %rd14;

$L__BB5_2:
	ret;

}
	// .globl	copy_grid_projection_data
.visible .entry copy_grid_projection_data(
	.param .align 8 .b8 copy_grid_projection_data_param_0[72],
	.param .align 8 .b8 copy_grid_projection_data_param_1[72]
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd31, [copy_grid_projection_data_param_1+64];
	ld.param.u64 	%rd26, [copy_grid_projection_data_param_1+16];
	ld.param.u64 	%rd25, [copy_grid_projection_data_param_1+8];
	ld.param.u64 	%rd24, [copy_grid_projection_data_param_0+64];
	ld.param.u32 	%r2, [copy_grid_projection_data_param_0+40];
	ld.param.u64 	%rd21, [copy_grid_projection_data_param_0+32];
	ld.param.u64 	%rd18, [copy_grid_projection_data_param_0+8];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd32, %rd26;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd33, %r5, 24;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u64 	%rd2, [%rd34];
	shr.u64 	%rd35, %rd2, 16;
	xor.b64  	%rd36, %rd35, %rd2;
	mul.lo.s64 	%rd37, %rd36, 2246822507;
	shr.u64 	%rd38, %rd37, 13;
	xor.b64  	%rd39, %rd38, %rd37;
	mul.lo.s64 	%rd40, %rd39, 3266489909;
	shr.u64 	%rd41, %rd40, 16;
	xor.b64  	%rd42, %rd41, %rd40;
	cvt.u64.u32 	%rd43, %r2;
	add.s64 	%rd3, %rd43, -1;
	and.b64  	%rd67, %rd42, %rd3;
	shl.b64 	%rd44, %rd67, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u64 	%rd5, [%rd45];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB6_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB6_10;

$L__BB6_3:
	add.s64 	%rd46, %rd67, 1;
	and.b64  	%rd67, %rd46, %rd3;
	shl.b64 	%rd47, %rd67, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd8, [%rd48];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB6_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_3;

$L__BB6_5:
	shl.b64 	%rd51, %rd67, 4;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r5, 16;
	mov.u32 	%r7, %tid.y;
	mov.u32 	%r8, %tid.x;
	mov.u64 	%rd69, 0;
	cvt.u64.u32 	%rd54, %r8;
	mul.wide.u32 	%rd55, %r7, 4;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd10, %rd56, %rd53;
	ld.global.u32 	%r9, [%rd52+8];
	mul.wide.u32 	%rd57, %r9, 16;
	add.s64 	%rd58, %rd57, %rd56;
	setp.le.u64 	%p5, %rd24, %rd58;
	cvta.to.global.u64 	%rd59, %rd18;
	mul.lo.s64 	%rd60, %rd58, 48;
	add.s64 	%rd11, %rd59, %rd60;
	add.s64 	%rd12, %rd18, %rd60;
	mov.u64 	%rd70, %rd69;
	@%p5 bra 	$L__BB6_7;

	mov.u64 	%rd69, %rd11;
	mov.u64 	%rd70, %rd12;

$L__BB6_7:
	setp.le.u64 	%p6, %rd31, %rd10;
	@%p6 bra 	$L__BB6_10;

	setp.eq.s64 	%p7, %rd70, 0;
	@%p7 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd61, %rd25;
	ld.global.u32 	%r10, [%rd69];
	mul.lo.s64 	%rd62, %rd10, 48;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63+20], %r10;
	ld.global.u64 	%rd64, [%rd69+24];
	ld.global.u64 	%rd65, [%rd69+32];
	st.global.u64 	[%rd63+24], %rd64;
	st.global.u64 	[%rd63+32], %rd65;
	ld.global.u64 	%rd66, [%rd69+40];
	st.global.u64 	[%rd63+40], %rd66;

$L__BB6_10:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot7[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB7_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB7_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;

$L__BB7_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, 1;

$L__BB7_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB7_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB7_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_8;

$L__BB7_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB7_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_11;

$L__BB7_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB7_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB8_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB8_8;

$L__BB8_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB8_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_4;

$L__BB8_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB8_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB8_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB9_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB9_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB9_8;

$L__BB9_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB9_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB9_8;
	bra.uni 	$L__BB9_5;

$L__BB9_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB9_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB9_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB9_14;

$L__BB9_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB9_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_11;

$L__BB9_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB9_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB9_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB9_20;

$L__BB9_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB9_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB9_20;
	bra.uni 	$L__BB9_17;

$L__BB9_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB9_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<256>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd10, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd11, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd3, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd12, %rd5;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd13, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd14, %rd13, 4294967295;
	cvt.u64.u32 	%rd15, %r5;
	bfi.b64 	%rd16, %rd15, %rd14, 32, 32;
	cvt.u64.u32 	%rd17, %r4;
	mov.b64 	{%r14, %r15}, %rd16;
	mov.b64 	{%r16, %r17}, %rd17;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd12];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd18, %rd4;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd2, %rd20, 16;
	ld.global.u32 	%r26, [%rd20+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB10_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd21, %rd11;atom.global.dec.u32 %r28, [%rd21], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd23, %rd10;
	mul.wide.u32 	%rd24, %r30, 776;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u64 	%rd26, [%rd2+-16];
	st.global.u64 	[%rd25], %rd26;
	mul.lo.s64 	%rd27, %rd1, 768;
	cvta.to.global.u64 	%rd28, %rd3;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.v2.f32 	{%f2, %f3}, [%rd29];
	ld.global.v2.f32 	{%f6, %f7}, [%rd29+8];
	ld.global.v2.f32 	{%f10, %f11}, [%rd29+16];
	ld.global.u64 	%rd30, [%rd29+24];
	ld.global.u64 	%rd31, [%rd29+32];
	ld.global.v2.f32 	{%f14, %f15}, [%rd29+40];
	st.global.v2.f32 	[%rd25+8], {%f2, %f3};
	st.global.v2.f32 	[%rd25+16], {%f6, %f7};
	st.global.v2.f32 	[%rd25+24], {%f10, %f11};
	st.global.u64 	[%rd25+32], %rd30;
	st.global.u64 	[%rd25+40], %rd31;
	st.global.v2.f32 	[%rd25+48], {%f14, %f15};
	ld.global.v2.f32 	{%f18, %f19}, [%rd29+48];
	ld.global.v2.f32 	{%f22, %f23}, [%rd29+56];
	ld.global.v2.f32 	{%f26, %f27}, [%rd29+64];
	ld.global.u64 	%rd32, [%rd29+72];
	ld.global.u64 	%rd33, [%rd29+80];
	ld.global.v2.f32 	{%f30, %f31}, [%rd29+88];
	st.global.v2.f32 	[%rd25+56], {%f18, %f19};
	st.global.v2.f32 	[%rd25+64], {%f22, %f23};
	st.global.v2.f32 	[%rd25+72], {%f26, %f27};
	st.global.u64 	[%rd25+80], %rd32;
	st.global.u64 	[%rd25+88], %rd33;
	st.global.v2.f32 	[%rd25+96], {%f30, %f31};
	ld.global.v2.f32 	{%f34, %f35}, [%rd29+96];
	ld.global.v2.f32 	{%f38, %f39}, [%rd29+104];
	ld.global.v2.f32 	{%f42, %f43}, [%rd29+112];
	ld.global.u64 	%rd34, [%rd29+120];
	ld.global.u64 	%rd35, [%rd29+128];
	ld.global.v2.f32 	{%f46, %f47}, [%rd29+136];
	st.global.v2.f32 	[%rd25+104], {%f34, %f35};
	st.global.v2.f32 	[%rd25+112], {%f38, %f39};
	st.global.v2.f32 	[%rd25+120], {%f42, %f43};
	st.global.u64 	[%rd25+128], %rd34;
	st.global.u64 	[%rd25+136], %rd35;
	st.global.v2.f32 	[%rd25+144], {%f46, %f47};
	ld.global.v2.f32 	{%f50, %f51}, [%rd29+144];
	ld.global.v2.f32 	{%f54, %f55}, [%rd29+152];
	ld.global.v2.f32 	{%f58, %f59}, [%rd29+160];
	ld.global.u64 	%rd36, [%rd29+168];
	ld.global.u64 	%rd37, [%rd29+176];
	ld.global.v2.f32 	{%f62, %f63}, [%rd29+184];
	st.global.v2.f32 	[%rd25+152], {%f50, %f51};
	st.global.v2.f32 	[%rd25+160], {%f54, %f55};
	st.global.v2.f32 	[%rd25+168], {%f58, %f59};
	st.global.u64 	[%rd25+176], %rd36;
	st.global.u64 	[%rd25+184], %rd37;
	st.global.v2.f32 	[%rd25+192], {%f62, %f63};
	ld.global.v2.f32 	{%f66, %f67}, [%rd29+192];
	ld.global.v2.f32 	{%f70, %f71}, [%rd29+200];
	ld.global.v2.f32 	{%f74, %f75}, [%rd29+208];
	ld.global.u64 	%rd38, [%rd29+216];
	ld.global.u64 	%rd39, [%rd29+224];
	ld.global.v2.f32 	{%f78, %f79}, [%rd29+232];
	st.global.v2.f32 	[%rd25+200], {%f66, %f67};
	st.global.v2.f32 	[%rd25+208], {%f70, %f71};
	st.global.v2.f32 	[%rd25+216], {%f74, %f75};
	st.global.u64 	[%rd25+224], %rd38;
	st.global.u64 	[%rd25+232], %rd39;
	st.global.v2.f32 	[%rd25+240], {%f78, %f79};
	ld.global.v2.f32 	{%f82, %f83}, [%rd29+240];
	ld.global.v2.f32 	{%f86, %f87}, [%rd29+248];
	ld.global.v2.f32 	{%f90, %f91}, [%rd29+256];
	ld.global.u64 	%rd40, [%rd29+264];
	ld.global.u64 	%rd41, [%rd29+272];
	ld.global.v2.f32 	{%f94, %f95}, [%rd29+280];
	st.global.v2.f32 	[%rd25+248], {%f82, %f83};
	st.global.v2.f32 	[%rd25+256], {%f86, %f87};
	st.global.v2.f32 	[%rd25+264], {%f90, %f91};
	st.global.u64 	[%rd25+272], %rd40;
	st.global.u64 	[%rd25+280], %rd41;
	st.global.v2.f32 	[%rd25+288], {%f94, %f95};
	ld.global.v2.f32 	{%f98, %f99}, [%rd29+288];
	ld.global.f32 	%f102, [%rd29+296];
	ld.global.f32 	%f103, [%rd29+300];
	ld.global.v2.f32 	{%f104, %f105}, [%rd29+304];
	ld.global.u64 	%rd42, [%rd29+312];
	ld.global.u64 	%rd43, [%rd29+320];
	ld.global.v2.f32 	{%f108, %f109}, [%rd29+328];
	st.global.v2.f32 	[%rd25+296], {%f98, %f99};
	st.global.f32 	[%rd25+304], %f102;
	st.global.f32 	[%rd25+308], %f103;
	st.global.f32 	[%rd25+312], %f104;
	st.global.f32 	[%rd25+316], %f105;
	st.global.u64 	[%rd25+320], %rd42;
	st.global.u64 	[%rd25+328], %rd43;
	st.global.v2.f32 	[%rd25+336], {%f108, %f109};
	ld.global.v2.f32 	{%f112, %f113}, [%rd29+336];
	ld.global.v2.f32 	{%f116, %f117}, [%rd29+344];
	ld.global.v2.f32 	{%f120, %f121}, [%rd29+352];
	ld.global.u64 	%rd44, [%rd29+360];
	ld.global.u64 	%rd45, [%rd29+368];
	ld.global.v2.f32 	{%f124, %f125}, [%rd29+376];
	st.global.v2.f32 	[%rd25+344], {%f112, %f113};
	st.global.v2.f32 	[%rd25+352], {%f116, %f117};
	st.global.v2.f32 	[%rd25+360], {%f120, %f121};
	st.global.u64 	[%rd25+368], %rd44;
	st.global.u64 	[%rd25+376], %rd45;
	st.global.v2.f32 	[%rd25+384], {%f124, %f125};
	ld.global.v2.f32 	{%f128, %f129}, [%rd29+384];
	ld.global.v2.f32 	{%f132, %f133}, [%rd29+392];
	ld.global.v2.f32 	{%f136, %f137}, [%rd29+400];
	ld.global.u64 	%rd46, [%rd29+408];
	ld.global.u64 	%rd47, [%rd29+416];
	ld.global.v2.f32 	{%f140, %f141}, [%rd29+424];
	st.global.v2.f32 	[%rd25+392], {%f128, %f129};
	st.global.v2.f32 	[%rd25+400], {%f132, %f133};
	st.global.v2.f32 	[%rd25+408], {%f136, %f137};
	st.global.u64 	[%rd25+416], %rd46;
	st.global.u64 	[%rd25+424], %rd47;
	st.global.v2.f32 	[%rd25+432], {%f140, %f141};
	ld.global.v2.f32 	{%f144, %f145}, [%rd29+432];
	ld.global.v2.f32 	{%f148, %f149}, [%rd29+440];
	ld.global.v2.f32 	{%f152, %f153}, [%rd29+448];
	ld.global.u64 	%rd48, [%rd29+456];
	ld.global.u64 	%rd49, [%rd29+464];
	ld.global.v2.f32 	{%f156, %f157}, [%rd29+472];
	st.global.v2.f32 	[%rd25+440], {%f144, %f145};
	st.global.v2.f32 	[%rd25+448], {%f148, %f149};
	st.global.v2.f32 	[%rd25+456], {%f152, %f153};
	st.global.u64 	[%rd25+464], %rd48;
	st.global.u64 	[%rd25+472], %rd49;
	st.global.v2.f32 	[%rd25+480], {%f156, %f157};
	ld.global.v2.f32 	{%f160, %f161}, [%rd29+480];
	ld.global.v2.f32 	{%f164, %f165}, [%rd29+488];
	ld.global.v2.f32 	{%f168, %f169}, [%rd29+496];
	ld.global.u64 	%rd50, [%rd29+504];
	ld.global.u64 	%rd51, [%rd29+512];
	ld.global.v2.f32 	{%f172, %f173}, [%rd29+520];
	st.global.v2.f32 	[%rd25+488], {%f160, %f161};
	st.global.v2.f32 	[%rd25+496], {%f164, %f165};
	st.global.v2.f32 	[%rd25+504], {%f168, %f169};
	st.global.u64 	[%rd25+512], %rd50;
	st.global.u64 	[%rd25+520], %rd51;
	st.global.v2.f32 	[%rd25+528], {%f172, %f173};
	ld.global.v2.f32 	{%f176, %f177}, [%rd29+528];
	ld.global.v2.f32 	{%f180, %f181}, [%rd29+536];
	ld.global.v2.f32 	{%f184, %f185}, [%rd29+544];
	ld.global.u64 	%rd52, [%rd29+552];
	ld.global.u64 	%rd53, [%rd29+560];
	ld.global.v2.f32 	{%f188, %f189}, [%rd29+568];
	st.global.v2.f32 	[%rd25+536], {%f176, %f177};
	st.global.v2.f32 	[%rd25+544], {%f180, %f181};
	st.global.v2.f32 	[%rd25+552], {%f184, %f185};
	st.global.u64 	[%rd25+560], %rd52;
	st.global.u64 	[%rd25+568], %rd53;
	st.global.v2.f32 	[%rd25+576], {%f188, %f189};
	ld.global.v2.f32 	{%f192, %f193}, [%rd29+576];
	ld.global.v2.f32 	{%f196, %f197}, [%rd29+584];
	ld.global.v2.f32 	{%f200, %f201}, [%rd29+592];
	ld.global.u64 	%rd54, [%rd29+600];
	ld.global.u64 	%rd55, [%rd29+608];
	ld.global.v2.f32 	{%f204, %f205}, [%rd29+616];
	st.global.v2.f32 	[%rd25+584], {%f192, %f193};
	st.global.v2.f32 	[%rd25+592], {%f196, %f197};
	st.global.v2.f32 	[%rd25+600], {%f200, %f201};
	st.global.u64 	[%rd25+608], %rd54;
	st.global.u64 	[%rd25+616], %rd55;
	st.global.v2.f32 	[%rd25+624], {%f204, %f205};
	ld.global.v2.f32 	{%f208, %f209}, [%rd29+624];
	ld.global.v2.f32 	{%f212, %f213}, [%rd29+632];
	ld.global.v2.f32 	{%f216, %f217}, [%rd29+640];
	ld.global.u64 	%rd56, [%rd29+648];
	ld.global.u64 	%rd57, [%rd29+656];
	ld.global.v2.f32 	{%f220, %f221}, [%rd29+664];
	st.global.v2.f32 	[%rd25+632], {%f208, %f209};
	st.global.v2.f32 	[%rd25+640], {%f212, %f213};
	st.global.v2.f32 	[%rd25+648], {%f216, %f217};
	st.global.u64 	[%rd25+656], %rd56;
	st.global.u64 	[%rd25+664], %rd57;
	st.global.v2.f32 	[%rd25+672], {%f220, %f221};
	ld.global.v2.f32 	{%f224, %f225}, [%rd29+672];
	ld.global.v2.f32 	{%f228, %f229}, [%rd29+680];
	ld.global.v2.f32 	{%f232, %f233}, [%rd29+688];
	ld.global.u64 	%rd58, [%rd29+696];
	ld.global.u64 	%rd59, [%rd29+704];
	ld.global.v2.f32 	{%f236, %f237}, [%rd29+712];
	st.global.v2.f32 	[%rd25+680], {%f224, %f225};
	st.global.v2.f32 	[%rd25+688], {%f228, %f229};
	st.global.v2.f32 	[%rd25+696], {%f232, %f233};
	st.global.u64 	[%rd25+704], %rd58;
	st.global.u64 	[%rd25+712], %rd59;
	st.global.v2.f32 	[%rd25+720], {%f236, %f237};
	ld.global.v2.f32 	{%f240, %f241}, [%rd29+720];
	ld.global.v2.f32 	{%f244, %f245}, [%rd29+728];
	ld.global.v2.f32 	{%f248, %f249}, [%rd29+736];
	ld.global.u64 	%rd60, [%rd29+744];
	ld.global.u64 	%rd61, [%rd29+752];
	ld.global.v2.f32 	{%f252, %f253}, [%rd29+760];
	st.global.v2.f32 	[%rd25+728], {%f240, %f241};
	st.global.v2.f32 	[%rd25+736], {%f244, %f245};
	st.global.v2.f32 	[%rd25+744], {%f248, %f249};
	st.global.u64 	[%rd25+752], %rd60;
	st.global.u64 	[%rd25+760], %rd61;
	st.global.v2.f32 	[%rd25+768], {%f252, %f253};

$L__BB10_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 776;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB11_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB11_10;

$L__BB11_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB11_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB11_10;
	bra.uni 	$L__BB11_3;

$L__BB11_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB11_7;
	bra.uni 	$L__BB11_6;

$L__BB11_7:
	mul.lo.s64 	%rd42, %rd11, 48;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB11_9;
	bra.uni 	$L__BB11_8;

$L__BB11_9:
	mul.lo.s64 	%rd56, %rd10, 48;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB11_10:
	ret;

$L__BB11_6:
	trap;

$L__BB11_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB12_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB12_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB12_8;

$L__BB12_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB12_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB12_8;
	bra.uni 	$L__BB12_4;

$L__BB12_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB12_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB12_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB13_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB14_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB15_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB15_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB15_7;

$L__BB15_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB15_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_4;

$L__BB15_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB15_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB16_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB16_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB16_3:
	ret;

$L__BB16_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB17_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB17_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB17_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB17_3;

$L__BB17_4:
	ret;

$L__BB17_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<31>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<191>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<37>;


	ld.param.f32 	%f26, [estimate_timestep_length_param_0];
	ld.param.f32 	%f27, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f28, [estimate_timestep_length_param_7];
	ld.param.u64 	%rd13, [estimate_timestep_length_param_8];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB18_22;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p2, %rs1, 0;
	@%p2 bra 	$L__BB18_22;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p3, %r2, 3;
	@%p3 bra 	$L__BB18_20;
	bra.uni 	$L__BB18_3;

$L__BB18_20:
	mov.f32 	%f182, 0f7F7FFFFF;
	min.f32 	%f190, %f27, %f182;
	bra.uni 	$L__BB18_21;

$L__BB18_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p4, %rs2, 1;
	@%p4 bra 	$L__BB18_17;

	setp.eq.s16 	%p5, %rs2, 2;
	mov.f32 	%f187, 0f3F800000;
	@%p5 bra 	$L__BB18_7;

	setp.ne.s16 	%p6, %rs2, 3;
	@%p6 bra 	$L__BB18_18;

	ld.global.f32 	%f30, [%rd7];
	ld.global.f32 	%f31, [%rd7+4];
	mul.f32 	%f32, %f31, %f31;
	fma.rn.f32 	%f33, %f30, %f30, %f32;
	add.f32 	%f188, %f33, 0f00000000;
	mov.f32 	%f189, 0f00000000;
	bra.uni 	$L__BB18_19;

$L__BB18_17:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f135, [%rd29+8];
	ld.global.f32 	%f136, [%rd8+4];
	ld.global.f32 	%f137, [%rd8];
	div.rn.f32 	%f138, %f137, %f136;
	ld.global.f32 	%f139, [%rd4+16];
	add.f32 	%f140, %f139, %f139;
	div.rn.f32 	%f141, %f140, 0f40400000;
	ld.global.f32 	%f142, [%rd4+12];
	add.f32 	%f143, %f142, %f141;
	mul.f32 	%f144, %f143, %f28;
	mul.f32 	%f145, %f139, %f28;
	fma.rn.f32 	%f146, %f145, 0f3FAAAAAB, %f144;
	div.rn.f32 	%f147, %f146, %f138;
	sqrt.rn.f32 	%f148, %f147;
	ld.global.f32 	%f149, [%rd7];
	ld.global.f32 	%f150, [%rd7+4];
	mul.f32 	%f151, %f150, %f150;
	fma.rn.f32 	%f152, %f149, %f149, %f151;
	add.f32 	%f188, %f152, 0f00000000;
	sqrt.rn.f32 	%f153, %f188;
	max.f32 	%f154, %f153, %f148;
	ld.global.f32 	%f155, [%rd4+8];
	mul.f32 	%f156, %f135, %f155;
	div.rn.f32 	%f189, %f156, %f154;
	bra.uni 	$L__BB18_19;

$L__BB18_7:
	ld.global.f32 	%f2, [%rd8+12];
	ld.global.f32 	%f37, [%rd8];
	ld.global.f32 	%f38, [%rd8+4];
	div.rn.f32 	%f3, %f37, %f38;
	div.rn.f32 	%f39, %f3, %f2;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f39, %f3;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	mul.f32 	%f40, %f6, 0f3F000000;
	cvt.rzi.f32.f32 	%f41, %f40;
	add.f32 	%f42, %f41, %f41;
	sub.f32 	%f43, %f6, %f42;
	abs.f32 	%f7, %f43;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p7, %f8, 0f00800000;
	mul.f32 	%f44, %f8, 0f4B800000;
	selp.f32 	%f45, %f44, %f8, %p7;
	selp.f32 	%f46, 0fC1C00000, 0f00000000, %p7;
	mov.b32 	%r26, %f45;
	add.s32 	%r27, %r26, -1060439283;
	and.b32  	%r28, %r27, -8388608;
	sub.s32 	%r29, %r26, %r28;
	mov.b32 	%f47, %r29;
	cvt.rn.f32.s32 	%f48, %r28;
	mov.f32 	%f49, 0f34000000;
	fma.rn.f32 	%f50, %f48, %f49, %f46;
	add.f32 	%f51, %f47, 0fBF800000;
	add.f32 	%f35, %f47, 0f3F800000;
	mov.f32 	%f36, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f34,%f35;
	// end inline asm
	add.f32 	%f52, %f51, %f51;
	mul.f32 	%f53, %f34, %f52;
	mul.f32 	%f54, %f53, %f53;
	sub.f32 	%f55, %f51, %f53;
	add.f32 	%f56, %f55, %f55;
	neg.f32 	%f57, %f53;
	fma.rn.f32 	%f58, %f57, %f51, %f56;
	mul.rn.f32 	%f59, %f34, %f58;
	mov.f32 	%f60, 0f3B52E7DB;
	mov.f32 	%f61, 0f3A2C32E4;
	fma.rn.f32 	%f62, %f61, %f54, %f60;
	mov.f32 	%f63, 0f3C93BB73;
	fma.rn.f32 	%f64, %f62, %f54, %f63;
	mov.f32 	%f65, 0f3DF6384F;
	fma.rn.f32 	%f66, %f64, %f54, %f65;
	mul.rn.f32 	%f67, %f66, %f54;
	mov.f32 	%f68, 0f3FB8AA3B;
	fma.rn.f32 	%f69, %f53, %f68, %f50;
	sub.f32 	%f70, %f50, %f69;
	fma.rn.f32 	%f71, %f53, %f68, %f70;
	fma.rn.f32 	%f72, %f59, %f68, %f71;
	mov.f32 	%f73, 0f32A55E34;
	fma.rn.f32 	%f74, %f53, %f73, %f72;
	mul.f32 	%f75, %f67, 0f40400000;
	fma.rn.f32 	%f76, %f75, %f59, %f74;
	fma.rn.f32 	%f77, %f67, %f53, %f76;
	add.rn.f32 	%f78, %f69, %f77;
	neg.f32 	%f79, %f69;
	add.rn.f32 	%f80, %f78, %f79;
	neg.f32 	%f81, %f80;
	add.rn.f32 	%f82, %f77, %f81;
	mul.rn.f32 	%f83, %f78, %f6;
	neg.f32 	%f84, %f83;
	fma.rn.f32 	%f85, %f78, %f6, %f84;
	fma.rn.f32 	%f86, %f82, %f6, %f85;
	cvt.rni.f32.f32 	%f87, %f83;
	sub.f32 	%f88, %f83, %f87;
	add.f32 	%f89, %f86, %f88;
	mov.f32 	%f90, 0f3AAF85ED;
	mov.f32 	%f91, 0f391FCB8E;
	fma.rn.f32 	%f92, %f91, %f89, %f90;
	mov.f32 	%f93, 0f3C1D9856;
	fma.rn.f32 	%f94, %f92, %f89, %f93;
	mov.f32 	%f95, 0f3D6357BB;
	fma.rn.f32 	%f96, %f94, %f89, %f95;
	mov.f32 	%f97, 0f3E75FDEC;
	fma.rn.f32 	%f98, %f96, %f89, %f97;
	mov.f32 	%f99, 0f3F317218;
	fma.rn.f32 	%f100, %f98, %f89, %f99;
	fma.rn.f32 	%f101, %f100, %f89, %f36;
	cvt.rzi.s32.f32 	%r30, %f87;
	setp.gt.f32 	%p8, %f87, 0f00000000;
	selp.b32 	%r31, 0, -2097152000, %p8;
	add.s32 	%r32, %r31, 2130706432;
	mov.b32 	%f102, %r32;
	mul.f32 	%f103, %f101, %f102;
	shl.b32 	%r33, %r30, 23;
	sub.s32 	%r34, %r33, %r31;
	mov.b32 	%f104, %r34;
	mul.f32 	%f105, %f103, %f104;
	abs.f32 	%f106, %f83;
	setp.gt.f32 	%p9, %f106, 0f43180000;
	setp.lt.f32 	%p10, %f83, 0f00000000;
	selp.f32 	%f107, 0f00000000, 0f7F800000, %p10;
	selp.f32 	%f9, %f107, %f105, %p9;
	setp.eq.f32 	%p11, %f5, 0f3F800000;
	setp.eq.s32 	%p12, %r3, 0;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB18_16;

	setp.gtu.f32 	%p14, %f8, 0f7F800000;
	@%p14 bra 	$L__BB18_15;

	abs.f32 	%f10, %f6;
	setp.gtu.f32 	%p15, %f10, 0f7F800000;
	@%p15 bra 	$L__BB18_15;
	bra.uni 	$L__BB18_10;

$L__BB18_15:
	add.rn.f32 	%f187, %f5, %f6;

$L__BB18_16:
	add.f32 	%f113, %f187, 0fBF800000;
	mul.f32 	%f114, %f4, %f113;
	ld.global.f32 	%f115, [%rd4+20];
	neg.f32 	%f116, %f115;
	max.f32 	%f117, %f114, %f116;
	add.f32 	%f118, %f2, 0fBF800000;
	mul.f32 	%f119, %f118, %f3;
	mul.f32 	%f120, %f117, 0fC0C00000;
	fma.rn.f32 	%f121, %f117, 0fC0C00000, %f120;
	div.rn.f32 	%f122, %f119, %f121;
	sqrt.rn.f32 	%f123, %f122;
	div.rn.f32 	%f124, %f28, %f2;
	mul.f32 	%f125, %f124, %f123;
	ld.global.f32 	%f126, [%rd7];
	ld.global.f32 	%f127, [%rd7+4];
	mul.f32 	%f128, %f127, %f127;
	fma.rn.f32 	%f129, %f126, %f126, %f128;
	add.f32 	%f188, %f129, 0f00000000;
	max.f32 	%f131, %f188, %f36;
	div.rn.f32 	%f132, %f131, 0f3DCCCCCD;
	sqrt.rn.f32 	%f133, %f132;
	div.rn.f32 	%f134, %f28, %f133;
	min.f32 	%f189, %f125, %f134;
	bra.uni 	$L__BB18_19;

$L__BB18_18:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f157, [%rd32+8];
	ld.global.f32 	%f158, [%rd8+4];
	ld.global.f32 	%f159, [%rd8];
	div.rn.f32 	%f160, %f159, %f158;
	ld.global.f32 	%f161, [%rd4+20];
	add.f32 	%f162, %f161, %f161;
	div.rn.f32 	%f163, %f162, 0f40400000;
	ld.global.f32 	%f164, [%rd4+16];
	add.f32 	%f165, %f164, %f163;
	mul.f32 	%f166, %f157, %f165;
	mul.f32 	%f167, %f157, %f161;
	fma.rn.f32 	%f168, %f167, 0f3FAAAAAB, %f166;
	div.rn.f32 	%f169, %f168, %f160;
	sqrt.rn.f32 	%f170, %f169;
	ld.global.f32 	%f171, [%rd7];
	ld.global.f32 	%f172, [%rd7+4];
	mul.f32 	%f173, %f172, %f172;
	fma.rn.f32 	%f174, %f171, %f171, %f173;
	add.f32 	%f188, %f174, 0f00000000;
	sqrt.rn.f32 	%f175, %f188;
	max.f32 	%f176, %f175, %f170;
	ld.global.f32 	%f177, [%rd4+12];
	mul.f32 	%f178, %f177, %f28;
	div.rn.f32 	%f189, %f178, %f176;

$L__BB18_19:
	sqrt.rn.f32 	%f179, %f188;
	div.rn.f32 	%f180, %f28, %f179;
	min.f32 	%f181, %f27, %f189;
	min.f32 	%f190, %f181, %f180;

$L__BB18_21:
	setp.gt.f32 	%p27, %f27, %f26;
	setp.lt.f32 	%p28, %f190, %f26;
	and.pred  	%p29, %p27, %p28;
	selp.f32 	%f183, %f26, %f190, %p29;
	mul.f32 	%f184, %f183, 0f5368D4A5;
	setp.gt.f32 	%p30, %f184, 0f5F7FFFFF;
	max.f32 	%f185, %f184, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f185;
	selp.b64 	%rd35, -1, %rd36, %p30;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd13;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB18_22:
	ret;

$L__BB18_10:
	setp.eq.f32 	%p16, %f5, 0f00000000;
	setp.eq.f32 	%p17, %f8, 0f7F800000;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB18_14;
	bra.uni 	$L__BB18_11;

$L__BB18_14:
	setp.eq.f32 	%p25, %f7, 0f3F800000;
	add.f32 	%f112, %f5, %f5;
	mov.b32 	%r35, %f112;
	xor.b32  	%r36, %r35, 2139095040;
	setp.lt.s32 	%p26, %r3, 0;
	selp.b32 	%r37, %r36, %r35, %p26;
	and.b32  	%r38, %r37, 2147483647;
	selp.b32 	%r39, %r37, %r38, %p25;
	mov.b32 	%f187, %r39;
	bra.uni 	$L__BB18_16;

$L__BB18_11:
	setp.eq.f32 	%p19, %f5, 0fBF800000;
	setp.eq.f32 	%p20, %f10, 0f7F800000;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB18_16;

	setp.geu.f32 	%p22, %f5, 0f00000000;
	mov.f32 	%f187, %f9;
	@%p22 bra 	$L__BB18_16;

	setp.eq.f32 	%p23, %f7, 0f3F800000;
	neg.f32 	%f109, %f9;
	selp.f32 	%f110, %f109, %f9, %p23;
	cvt.rmi.f32.f32 	%f111, %f6;
	setp.neu.f32 	%p24, %f111, %f6;
	selp.f32 	%f187, 0f7FFFFFFF, %f110, %p24;
	bra.uni 	$L__BB18_16;

}
.func _ZN4core6result13unwrap_failed17h02aadeb87602f26eE()
.noreturn 
{



	trap;

}

