

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2'
================================================================
* Date:           Sun Jan 28 20:57:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.756 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      268|  5.360 us|  5.360 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2  |      266|      266|        12|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv19 = alloca i32 1"   --->   Operation 15 'alloca' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv25 = alloca i32 1"   --->   Operation 16 'alloca' 'indvars_iv25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv25"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 25 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc27, void %for.body38.preheader.exitStub"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv19_load = load i5 %indvars_iv19"   --->   Operation 27 'load' 'indvars_iv19_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv25_load = load i5 %indvars_iv25"   --->   Operation 28 'load' 'indvars_iv25_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%exitcond24441 = icmp_eq  i5 %indvars_iv19_load, i5 16"   --->   Operation 29 'icmp' 'exitcond24441' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%indvars_iv19_mid2 = select i1 %exitcond24441, i5 0, i5 %indvars_iv19_load"   --->   Operation 30 'select' 'indvars_iv19_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.09ns)   --->   "%indvars_iv_next26_dup39 = add i5 %indvars_iv25_load, i5 1"   --->   Operation 31 'add' 'indvars_iv_next26_dup39' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%indvars_iv25_cast2_mid2_v = select i1 %exitcond24441, i5 %indvars_iv_next26_dup39, i5 %indvars_iv25_load"   --->   Operation 32 'select' 'indvars_iv25_cast2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv25_cast2_mid2 = zext i5 %indvars_iv25_cast2_mid2_v"   --->   Operation 33 'zext' 'indvars_iv25_cast2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_15 = trunc i5 %indvars_iv25_cast2_mid2_v"   --->   Operation 34 'trunc' 'empty_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_15, i4 0"   --->   Operation 35 'bitconcatenate' 'p_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv25_cast1_cast_mid2 = zext i4 %empty_15"   --->   Operation 36 'zext' 'indvars_iv25_cast1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvars_iv19_cast3 = zext i5 %indvars_iv19_mid2"   --->   Operation 37 'zext' 'indvars_iv19_cast3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.12ns)   --->   "%empty_16 = mul i8 %indvars_iv19_cast3, i8 %indvars_iv25_cast2_mid2"   --->   Operation 38 'mul' 'empty_16' <Predicate = (!exitcond_flatten)> <Delay = 2.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [12/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 39 'urem' 'rem_urem' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%empty_18 = add i8 %indvars_iv19_cast3, i8 %p_mid2"   --->   Operation 40 'add' 'empty_18' <Predicate = (!exitcond_flatten)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_19 = trunc i5 %indvars_iv19_mid2"   --->   Operation 41 'trunc' 'empty_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvars_iv19_cast4_cast = zext i4 %empty_19"   --->   Operation 42 'zext' 'indvars_iv19_cast4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.01ns)   --->   "%empty_20 = add i5 %indvars_iv19_cast4_cast, i5 %indvars_iv25_cast1_cast_mid2"   --->   Operation 43 'add' 'empty_20' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [9/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 44 'urem' 'rem11_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [9/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 45 'urem' 'rem15_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [9/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 46 'urem' 'rem20_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.09ns)   --->   "%indvars_iv_next20 = add i5 %indvars_iv19_mid2, i5 1"   --->   Operation 47 'add' 'indvars_iv_next20' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv25_cast2_mid2_v, i5 %indvars_iv25"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next20, i5 %indvars_iv19"   --->   Operation 50 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 51 [11/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 51 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [8/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 52 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [8/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 53 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [8/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 54 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 55 [10/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [7/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 56 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [7/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 57 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [7/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 58 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 59 [9/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 59 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [6/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 60 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [6/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 61 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [6/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 62 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 63 [8/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 63 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [5/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 64 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [5/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 65 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [5/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 66 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 67 [7/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 67 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [4/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 68 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [4/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 69 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [4/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 70 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 71 [6/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 71 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [3/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 72 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [3/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 73 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [3/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 74 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 75 [5/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 75 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [2/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 76 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [2/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 77 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [2/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 78 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 79 [4/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 79 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 80 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%empty_21 = trunc i4 %rem11_urem"   --->   Operation 81 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.87ns)   --->   "%cmp12 = icmp_eq  i4 %empty_21, i4 0"   --->   Operation 82 'icmp' 'cmp12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 83 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_22 = trunc i3 %rem15_urem"   --->   Operation 84 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.67ns)   --->   "%cmp16 = icmp_eq  i3 %empty_22, i3 0"   --->   Operation 85 'icmp' 'cmp16' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 86 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_23 = trunc i4 %rem20_urem"   --->   Operation 87 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.87ns)   --->   "%cmp21 = icmp_eq  i4 %empty_23, i4 0"   --->   Operation 88 'icmp' 'cmp21' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 89 [3/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 89 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 90 [2/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 90 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.75>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 95 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%empty_17 = trunc i3 %rem_urem"   --->   Operation 96 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%add = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i3.i27, i3 %empty_17, i27 0"   --->   Operation 97 'bitconcatenate' 'add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.48ns)   --->   "%conv_s5_27fixp = add i30 %add, i30 134217728"   --->   Operation 98 'add' 'conv_s5_27fixp' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i30.i32.i32, i30 %conv_s5_27fixp, i32 7, i32 29"   --->   Operation 99 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%p_cast15 = zext i23 %tmp_3"   --->   Operation 100 'zext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_18"   --->   Operation 101 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast5"   --->   Operation 102 'getelementptr' 'path_s12_20fixp_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp = or i1 %cmp16, i1 %cmp21"   --->   Operation 103 'or' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%or_cond7 = or i1 %tmp, i1 %cmp12"   --->   Operation 104 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.81ns) (out node of the LUT)   --->   "%p_s = select i1 %or_cond7, i26 40894464, i26 %p_cast15"   --->   Operation 105 'select' 'p_s' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i26 %p_s"   --->   Operation 106 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i30 %p_cast_cast_cast"   --->   Operation 107 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln0 = store i32 %p_cast_cast_cast_cast, i8 %path_s12_20fixp_addr"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ path_s12_20fixp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv19                 (alloca           ) [ 0100000000000]
indvars_iv25                 (alloca           ) [ 0100000000000]
indvar_flatten               (alloca           ) [ 0100000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
br_ln0                       (br               ) [ 0000000000000]
indvar_flatten_load          (load             ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
exitcond_flatten             (icmp             ) [ 0111111111110]
indvar_flatten_next          (add              ) [ 0000000000000]
br_ln0                       (br               ) [ 0000000000000]
indvars_iv19_load            (load             ) [ 0000000000000]
indvars_iv25_load            (load             ) [ 0000000000000]
exitcond24441                (icmp             ) [ 0000000000000]
indvars_iv19_mid2            (select           ) [ 0000000000000]
indvars_iv_next26_dup39      (add              ) [ 0000000000000]
indvars_iv25_cast2_mid2_v    (select           ) [ 0000000000000]
indvars_iv25_cast2_mid2      (zext             ) [ 0000000000000]
empty_15                     (trunc            ) [ 0000000000000]
p_mid2                       (bitconcatenate   ) [ 0000000000000]
indvars_iv25_cast1_cast_mid2 (zext             ) [ 0000000000000]
indvars_iv19_cast3           (zext             ) [ 0000000000000]
empty_16                     (mul              ) [ 0111111111111]
empty_18                     (add              ) [ 0111111111111]
empty_19                     (trunc            ) [ 0000000000000]
indvars_iv19_cast4_cast      (zext             ) [ 0000000000000]
empty_20                     (add              ) [ 0111111111000]
indvars_iv_next20            (add              ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
rem11_urem                   (urem             ) [ 0000000000000]
empty_21                     (trunc            ) [ 0000000000000]
cmp12                        (icmp             ) [ 0100000000111]
rem15_urem                   (urem             ) [ 0000000000000]
empty_22                     (trunc            ) [ 0000000000000]
cmp16                        (icmp             ) [ 0100000000111]
rem20_urem                   (urem             ) [ 0000000000000]
empty_23                     (trunc            ) [ 0000000000000]
cmp21                        (icmp             ) [ 0100000000111]
specloopname_ln0             (specloopname     ) [ 0000000000000]
empty                        (speclooptripcount) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
rem_urem                     (urem             ) [ 0000000000000]
empty_17                     (trunc            ) [ 0000000000000]
add                          (bitconcatenate   ) [ 0000000000000]
conv_s5_27fixp               (add              ) [ 0000000000000]
tmp_3                        (partselect       ) [ 0000000000000]
p_cast15                     (zext             ) [ 0000000000000]
p_cast5                      (zext             ) [ 0000000000000]
path_s12_20fixp_addr         (getelementptr    ) [ 0000000000000]
tmp                          (or               ) [ 0000000000000]
or_cond7                     (or               ) [ 0000000000000]
p_s                          (select           ) [ 0000000000000]
p_cast_cast_cast             (sext             ) [ 0000000000000]
p_cast_cast_cast_cast        (zext             ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
br_ln0                       (br               ) [ 0000000000000]
ret_ln0                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="path_s12_20fixp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path_s12_20fixp"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_1_VITIS_LOOP_31_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i3.i27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvars_iv19_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv19/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvars_iv25_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv25/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="path_s12_20fixp_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_s12_20fixp_addr/12 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="9" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="5" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond_flatten_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="9" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten_next_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvars_iv19_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv19_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv25_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv25_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond24441_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond24441/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvars_iv19_mid2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv19_mid2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvars_iv_next26_dup39_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next26_dup39/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvars_iv25_cast2_mid2_v_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv25_cast2_mid2_v/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvars_iv25_cast2_mid2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv25_cast2_mid2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_15_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_mid2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvars_iv25_cast1_cast_mid2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv25_cast1_cast_mid2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvars_iv19_cast3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv19_cast3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="empty_16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_urem/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_19_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvars_iv19_cast4_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv19_cast4_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="empty_20_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem11_urem/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem15_urem/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem20_urem/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvars_iv_next20_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next20/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_21_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="cmp12_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_22_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cmp16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp16/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_23_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cmp21_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp21/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="empty_17_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_s5_27fixp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="0"/>
<pin id="292" dir="0" index="1" bw="29" slack="0"/>
<pin id="293" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_s5_27fixp/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="23" slack="0"/>
<pin id="298" dir="0" index="1" bw="30" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_cast15_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="23" slack="0"/>
<pin id="308" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast15/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_cast5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="11"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="3"/>
<pin id="316" dir="0" index="1" bw="1" slack="3"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_cond7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="3"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="26" slack="0"/>
<pin id="326" dir="0" index="2" bw="23" slack="0"/>
<pin id="327" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_cast_cast_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="26" slack="0"/>
<pin id="333" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_cast_cast_cast_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="26" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvars_iv19_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv19 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvars_iv25_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv25 "/>
</bind>
</comp>

<comp id="354" class="1005" name="indvar_flatten_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="361" class="1005" name="exitcond_flatten_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="10"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="365" class="1005" name="empty_16_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="370" class="1005" name="empty_18_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="11"/>
<pin id="372" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="375" class="1005" name="empty_20_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="1"/>
<pin id="377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="382" class="1005" name="cmp12_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp12 "/>
</bind>
</comp>

<comp id="387" class="1005" name="cmp16_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="3"/>
<pin id="389" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp16 "/>
</bind>
</comp>

<comp id="392" class="1005" name="cmp21_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="3"/>
<pin id="394" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="119" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="122" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="125" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="122" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="145" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="157" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="131" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="153" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="173" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="161" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="131" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="169" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="203" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="203" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="131" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="113" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="145" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="209" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="215" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="221" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="183" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="306" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="343"><net_src comp="64" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="350"><net_src comp="68" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="357"><net_src comp="72" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="364"><net_src comp="107" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="177" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="373"><net_src comp="189" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="378"><net_src comp="203" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="385"><net_src comp="252" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="390"><net_src comp="262" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="395"><net_src comp="272" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="314" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path_s12_20fixp | {12 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		exitcond_flatten : 2
		indvar_flatten_next : 2
		br_ln0 : 3
		indvars_iv19_load : 1
		indvars_iv25_load : 1
		exitcond24441 : 2
		indvars_iv19_mid2 : 3
		indvars_iv_next26_dup39 : 2
		indvars_iv25_cast2_mid2_v : 3
		indvars_iv25_cast2_mid2 : 4
		empty_15 : 4
		p_mid2 : 5
		indvars_iv25_cast1_cast_mid2 : 5
		indvars_iv19_cast3 : 4
		empty_16 : 5
		rem_urem : 6
		empty_18 : 6
		empty_19 : 4
		indvars_iv19_cast4_cast : 5
		empty_20 : 6
		rem11_urem : 7
		rem15_urem : 7
		rem20_urem : 7
		indvars_iv_next20 : 4
		store_ln0 : 3
		store_ln0 : 4
		store_ln0 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_21 : 1
		cmp12 : 2
		empty_22 : 1
		cmp16 : 2
		empty_23 : 1
		cmp21 : 2
	State 10
	State 11
	State 12
		empty_17 : 1
		add : 2
		conv_s5_27fixp : 3
		tmp_3 : 4
		p_cast15 : 5
		path_s12_20fixp_addr : 1
		p_s : 6
		p_cast_cast_cast : 7
		p_cast_cast_cast_cast : 8
		store_ln0 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_183             |    0    |   195   |   126   |
|   urem   |              grp_fu_209             |    0    |    99   |    54   |
|          |              grp_fu_215             |    0    |    99   |    54   |
|          |              grp_fu_221             |    0    |    99   |    54   |
|----------|-------------------------------------|---------|---------|---------|
|          |      indvar_flatten_next_fu_113     |    0    |    0    |    16   |
|          |    indvars_iv_next26_dup39_fu_139   |    0    |    0    |    13   |
|    add   |           empty_18_fu_189           |    0    |    0    |    15   |
|          |           empty_20_fu_203           |    0    |    0    |    13   |
|          |       indvars_iv_next20_fu_227      |    0    |    0    |    13   |
|          |        conv_s5_27fixp_fu_290        |    0    |    0    |    37   |
|----------|-------------------------------------|---------|---------|---------|
|          |       exitcond_flatten_fu_107       |    0    |    0    |    11   |
|          |         exitcond24441_fu_125        |    0    |    0    |    9    |
|   icmp   |             cmp12_fu_252            |    0    |    0    |    9    |
|          |             cmp16_fu_262            |    0    |    0    |    8    |
|          |             cmp21_fu_272            |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|          |       indvars_iv19_mid2_fu_131      |    0    |    0    |    5    |
|  select  |   indvars_iv25_cast2_mid2_v_fu_145  |    0    |    0    |    5    |
|          |              p_s_fu_323             |    0    |    0    |    26   |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |           empty_16_fu_177           |    0    |    0    |    17   |
|----------|-------------------------------------|---------|---------|---------|
|    or    |              tmp_fu_314             |    0    |    0    |    2    |
|          |           or_cond7_fu_318           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |    indvars_iv25_cast2_mid2_fu_153   |    0    |    0    |    0    |
|          | indvars_iv25_cast1_cast_mid2_fu_169 |    0    |    0    |    0    |
|          |      indvars_iv19_cast3_fu_173      |    0    |    0    |    0    |
|   zext   |    indvars_iv19_cast4_cast_fu_199   |    0    |    0    |    0    |
|          |           p_cast15_fu_306           |    0    |    0    |    0    |
|          |            p_cast5_fu_310           |    0    |    0    |    0    |
|          |     p_cast_cast_cast_cast_fu_335    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           empty_15_fu_157           |    0    |    0    |    0    |
|          |           empty_19_fu_195           |    0    |    0    |    0    |
|   trunc  |           empty_21_fu_248           |    0    |    0    |    0    |
|          |           empty_22_fu_258           |    0    |    0    |    0    |
|          |           empty_23_fu_268           |    0    |    0    |    0    |
|          |           empty_17_fu_278           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|            p_mid2_fu_161            |    0    |    0    |    0    |
|          |              add_fu_282             |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|             tmp_3_fu_296            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |       p_cast_cast_cast_fu_331       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    0    |   492   |   498   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      cmp12_reg_382     |    1   |
|      cmp16_reg_387     |    1   |
|      cmp21_reg_392     |    1   |
|    empty_16_reg_365    |    8   |
|    empty_18_reg_370    |    8   |
|    empty_20_reg_375    |    5   |
|exitcond_flatten_reg_361|    1   |
| indvar_flatten_reg_354 |    9   |
|  indvars_iv19_reg_340  |    5   |
|  indvars_iv25_reg_347  |    5   |
+------------------------+--------+
|          Total         |   44   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_183 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_fu_215 |  p0  |   2  |   5  |   10   ||    9    |
| grp_fu_221 |  p0  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   46   ||  3.376  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   492  |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   44   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   536  |   534  |
+-----------+--------+--------+--------+--------+
