INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/IM_unit/sim/IM_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/next_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/single_cpu/single_cpu.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
