# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 3.2e-05 512 0.62 530 753664 29.9745 16.6704 276.036 523.394 846.263 846.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 3.2e-05 512 0.62 530 753408 30.0611 16.724 317.981 523.917 888.879 889.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 3.2e-05 512 0.62 530 752640 29.9885 16.7019 330.942 523.628 901.454 901.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 3.2e-05 512 0.62 530 752640 29.9479 16.6789 308.41 523.433 878.664 878.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 3.2e-05 512 0.62 530 752000 30.0996 16.7295 311.877 524.199 883.102 883.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 3.2e-05 512 0.62 530 749056 29.8893 16.6687 320.457 522.201 889.414 889.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 3.2e-05 512 0.62 530 752640 29.9163 16.7174 322.905 523.415 893.153 893.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 3.2e-05 512 0.62 530 749568 29.8685 16.6482 311.385 522.071 880.168 880.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 3.2e-05 512 0.62 530 749568 30.0984 16.678 312.407 523.92 883.295 883.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 3.2e-05 512 0.62 530 748800 30.2867 16.716 337.297 524.264 908.761 908.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 3.2e-05 512 0.62 530 745472 30.0932 16.6496 393.489 522.233 962.661 962.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 3.2e-05 512 0.62 540 753664 29.944 16.6692 276.439 523.441 846.687 846.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 3.2e-05 512 0.62 540 753920 30.0639 16.7178 279.605 523.724 850.301 850.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 3.2e-05 512 0.62 540 754176 29.9324 16.6902 278.395 523.396 848.611 848.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 3.2e-05 512 0.62 540 752640 29.9684 16.7171 285.354 522.89 855.126 855.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 3.2e-05 512 0.62 540 753664 29.941 16.683 288.886 523.9 859.605 859.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 3.2e-05 512 0.62 540 753408 30.0071 16.7203 330.289 523.986 901.199 901.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 3.2e-05 512 0.62 540 752640 29.964 16.7109 322.78 523.762 893.404 893.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 3.2e-05 512 0.62 540 752640 29.9052 16.6716 345.441 523.499 915.713 915.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 3.2e-05 512 0.62 540 752000 30.0848 16.733 342.828 523.777 913.622 913.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 3.2e-05 512 0.62 540 749056 29.882 16.661 343.153 522.202 912.093 912.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 3.2e-05 512 0.62 540 752640 29.8858 16.7014 337.87 522.931 907.582 907.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 3.2e-05 512 0.62 540 749568 29.8674 16.6476 322.316 522.569 891.594 891.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 3.2e-05 512 0.62 540 749568 30.1111 16.681 378.885 523.986 949.854 950.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 3.2e-05 512 0.62 540 748800 30.3061 16.7204 382.069 523.838 953.129 953.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 3.2e-05 512 0.62 540 745472 30.1252 16.6513 343.076 522.194 912.237 912.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 3.2e-05 512 0.62 540 753664 29.9583 16.6764 260.227 528.394 835.447 835.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 3.2e-05 512 0.62 540 753920 30.0136 16.719 292.525 524.23 863.682 863.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 3.2e-05 512 0.62 540 752640 30.0236 16.7031 272.658 523.876 843.453 843.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 3.2e-05 512 0.62 540 752640 29.9333 16.7096 278.133 522.867 847.844 848.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 3.2e-05 512 0.62 540 753664 29.9234 16.6753 277.417 523.797 848.008 848.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 3.2e-05 512 0.62 540 753408 29.9902 16.7242 346.778 524.352 918.034 918.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 3.2e-05 512 0.62 540 751104 29.8597 16.6764 241.948 522.424 811.1 811.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 3.2e-05 512 0.62 540 752640 29.974 16.6985 332 524.116 902.984 903.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 3.2e-05 512 0.62 540 747520 29.974 16.6575 233.005 527.2 807.028 807.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 3.2e-05 512 0.62 540 752640 29.899 16.6788 310.815 523.516 881.103 881.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 3.2e-05 512 0.62 540 749568 30.1187 17.0983 223.028 523.489 793.932 794.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 3.2e-05 512 0.62 540 752000 30.0832 16.726 325 524.384 896.387 896.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 3.2e-05 512 0.62 540 748800 30.2999 16.7127 229.865 524.223 801.297 801.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 3.2e-05 512 0.62 540 749056 29.87 16.6695 414.997 522.213 983.946 984.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 3.2e-05 512 0.62 540 745472 29.6878 16.6072 271.144 519.815 837.454 837.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 3.2e-05 512 0.62 540 752640 29.8836 16.7099 401.079 523.42 971.29 971.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 3.2e-05 512 0.62 540 744960 29.9276 16.6427 268.055 520.43 835.242 835.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 3.2e-05 512 0.62 540 749568 29.8593 16.6526 387.187 522.062 955.957 956.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 3.2e-05 512 0.62 540 745472 30.1121 16.6558 258.666 522.599 828.225 828.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 3.2e-05 512 0.62 540 749568 30.1053 16.6789 334.73 523.93 905.634 905.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 3.2e-05 512 0.62 540 737280 30.283 16.6198 233.226 519.962 800.286 800.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 3.2e-05 512 0.62 540 748800 30.2896 16.7139 351.061 524.316 922.579 922.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 3.2e-05 512 0.62 540 742400 30.6157 16.6994 249.891 524.06 821.455 821.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 3.2e-05 512 0.62 552 752640 29.9701 16.6717 263.303 523.777 833.911 834.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 3.2e-05 512 0.62 552 753920 30.0165 16.7157 279.544 523.743 850.212 850.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 3.2e-05 512 0.62 552 752640 30.0008 16.7047 276.609 523.402 846.908 847.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 3.2e-05 512 0.62 552 752640 29.9377 16.6778 179.376 523.419 749.61 749.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 3.2e-05 512 0.62 552 752640 29.8732 16.7216 319.858 523.252 889.901 890.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 3.2e-05 512 0.62 552 749056 29.8948 16.6636 202.347 522.149 771.251 771.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 3.2e-05 512 0.62 552 751616 29.99 16.676 302.792 523.789 873.441 873.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 3.2e-05 512 0.62 552 749568 29.8725 20.7217 202.33 521.95 775.068 775.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 3.2e-05 512 0.62 552 753408 30.0032 16.7215 339.677 524.367 910.966 911.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 3.2e-05 512 0.62 552 751104 29.8397 16.681 238.242 522.937 807.888 808.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 3.2e-05 512 0.62 552 752640 29.9637 16.6994 321.25 523.83 891.932 892.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 3.2e-05 512 0.62 552 747520 29.974 16.6555 230.19 522.09 799.104 799.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 3.2e-05 512 0.62 552 752640 29.892 16.6789 413.987 523.912 984.664 984.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 3.2e-05 512 0.62 552 749568 30.1155 16.6775 268.312 523.975 839.273 839.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 3.2e-05 512 0.62 552 752000 30.075 16.732 409.081 523.856 979.937 980.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 3.2e-05 512 0.62 552 748800 30.3018 16.7206 275.243 524.222 846.682 846.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 3.2e-05 512 0.62 552 749056 29.881 16.6702 397.097 521.716 965.559 965.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 3.2e-05 512 0.62 552 745472 29.7054 16.6116 262.51 519.83 828.849 829.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 3.2e-05 512 0.62 552 752640 29.8903 16.71 388.355 523.419 958.565 958.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 3.2e-05 512 0.62 552 744960 29.9472 16.6484 250.543 520.922 818.252 818.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 3.2e-05 512 0.62 552 749568 30.1826 16.6499 368.994 522.554 938.571 938.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 3.2e-05 512 0.62 552 745472 30.1224 16.6508 249.426 522.55 818.945 819.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 3.2e-05 512 0.62 550 752640 29.9481 16.678 295.967 523.336 866.126 866.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 3.2e-05 512 0.62 550 752640 30.0905 16.7178 266.467 524.473 837.944 838.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 3.2e-05 512 0.62 550 752640 30.0221 16.7051 173.233 524.247 744.4 744.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 3.2e-05 512 0.62 550 752640 29.9974 16.6953 284.43 523.956 855.281 855.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 3.2e-05 512 0.62 550 752640 29.937 16.6789 183.932 523.909 754.652 754.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 3.2e-05 512 0.62 550 750848 29.9991 16.7018 304.954 522.958 874.804 874.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 3.2e-05 512 0.62 550 749056 29.892 16.6657 193.277 522.219 762.238 762.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 3.2e-05 512 0.62 550 751616 29.9896 16.6738 315.766 523.274 885.895 886.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 3.2e-05 512 0.62 550 749568 29.8587 16.6564 208.354 522.074 777.136 777.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 3.2e-05 512 0.62 550 753408 29.9889 16.7247 337.053 524.281 908.241 908.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 3.2e-05 512 0.62 550 751104 29.8661 16.678 242.475 522.426 811.636 811.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 3.2e-05 512 0.62 550 752640 29.9668 16.698 326.46 524.244 897.562 897.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 3.2e-05 512 0.62 550 747520 29.9919 16.6461 229.711 522.169 798.709 798.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 3.2e-05 512 0.62 550 752640 29.9102 16.6701 402.163 523.916 972.855 973.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 3.2e-05 512 0.62 550 749568 30.102 16.6786 268.121 523.499 838.591 838.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 3.2e-05 512 0.62 550 752000 30.0789 16.7292 401.71 523.706 972.421 972.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 3.2e-05 512 0.62 550 748800 30.282 16.7191 267.894 523.792 838.88 839.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 3.2e-05 512 0.62 550 749056 29.8809 16.6701 384.704 522.204 953.653 953.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 3.2e-05 512 0.62 550 745472 29.7101 16.6169 254.16 519.286 819.962 820.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 3.2e-05 512 0.62 550 748800 30.1124 16.7064 374.963 522.995 944.975 945.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 3.2e-05 512 0.62 550 744960 29.9261 16.6482 249.326 520.866 816.96 817.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 3.2e-05 512 0.62 550 749568 29.867 16.6503 360.504 522.075 929.292 929.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 3.2e-05 512 0.62 550 745472 30.1363 16.6542 252.857 522.208 822.045 822.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 3.2e-05 512 0.62 544 752640 29.9687 16.6795 256.398 523.876 827.118 827.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 3.2e-05 512 0.62 544 751616 30.0267 16.6707 166.018 523.746 736.652 736.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 3.2e-05 512 0.62 544 753920 30.0086 16.7189 264.424 523.806 835.152 835.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 3.2e-05 512 0.62 544 752640 30.0036 16.7057 170.423 523.756 741.077 741.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 3.2e-05 512 0.62 544 752640 29.972 16.6994 286.468 523.878 857.213 857.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 3.2e-05 512 0.62 544 752640 29.9172 16.6827 185.719 523.435 755.954 756.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 3.2e-05 512 0.62 544 752640 29.8983 16.7035 281.592 522.871 851.26 851.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 3.2e-05 512 0.62 544 749056 29.8994 16.6646 179.776 521.737 748.266 748.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 3.2e-05 512 0.62 544 752640 29.8878 16.7076 149.421 523.039 719.247 719.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 3.2e-05 512 0.62 544 751616 30.012 16.6721 283.004 523.298 853.173 853.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 3.2e-05 512 0.62 544 749568 29.8807 16.6502 190.166 522.077 758.97 759.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 3.2e-05 512 0.62 544 749568 30.1206 16.6835 157.8 523.428 728.225 728.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 3.2e-05 512 0.62 544 753408 29.9908 16.7327 407.304 524.3 978.52 978.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 3.2e-05 512 0.62 544 751104 29.8444 16.6944 263.856 522.857 833.451 833.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 3.2e-05 512 0.62 544 746496 29.7363 16.6517 216.548 519.744 782.874 783.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 3.2e-05 512 0.62 544 752640 29.9545 16.7021 383.36 524.186 954.394 954.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 3.2e-05 512 0.62 544 747520 29.9718 16.6502 254.441 522.528 823.786 823.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 3.2e-05 512 0.62 544 744960 29.8996 16.642 213.693 520.439 780.871 781.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 3.2e-05 512 0.62 544 752640 29.9035 16.681 362.812 523.586 933.172 933.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 3.2e-05 512 0.62 544 749568 30.122 16.9975 236.511 523.99 807.811 807.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 3.2e-05 512 0.62 544 746496 29.6443 16.6138 203.854 519.436 769.747 769.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 3.2e-05 512 0.62 544 752000 30.0783 16.7363 357.922 523.772 928.704 928.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 3.2e-05 512 0.62 544 748800 30.3074 16.7111 248.463 524.271 819.952 820.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 3.2e-05 512 0.62 544 748800 30.0274 16.6995 206.842 521.819 775.587 775.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 3.2e-05 512 0.62 544 749056 29.8793 16.6613 344.669 522.158 913.557 913.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 3.2e-05 512 0.62 544 745472 29.7199 16.6076 239.883 519.812 806.216 806.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 3.2e-05 512 0.62 544 741888 30.0231 16.642 197.964 519.836 764.657 764.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 3.2e-05 512 0.62 544 752640 29.9009 16.7042 336.047 522.88 905.723 905.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 3.2e-05 512 0.62 544 744960 29.9388 16.6482 240.942 520.418 808.141 808.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 3.2e-05 512 0.62 544 737280 30.2227 16.654 198.023 518.297 763.39 763.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 3.2e-05 512 0.62 544 749568 29.8657 16.6499 339.75 522.067 908.529 908.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 3.2e-05 512 0.62 544 745472 30.1281 16.6528 231.14 522.637 800.764 800.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 3.2e-05 512 0.62 544 737280 30.2653 16.6129 204.368 519.561 771.005 771.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 3.2e-05 512 0.62 560 753664 29.8949 16.6766 266.837 523.77 837.374 837.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 3.2e-05 512 0.62 560 753664 29.9197 16.6769 171.608 523.887 742.283 742.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 3.2e-05 512 0.62 560 753920 29.9581 16.7158 300.855 524.157 871.888 872.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 3.2e-05 512 0.62 560 752640 29.9718 16.6994 194.881 524.193 765.938 766.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 3.2e-05 512 0.62 560 752640 29.871 16.7073 160.737 523.238 730.742 730.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 3.2e-05 512 0.62 560 752640 29.9749 16.6894 278.671 523.824 849.357 849.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 3.2e-05 512 0.62 560 752640 29.915 16.8946 182.813 523.494 753.314 753.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 3.2e-05 512 0.62 560 751104 29.8571 16.6853 152.081 522.407 721.218 721.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 3.2e-05 512 0.62 560 752640 29.8787 16.7056 396.762 522.89 966.423 966.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 3.2e-05 512 0.62 560 749056 29.8812 16.6668 254.864 522.15 823.754 823.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 3.2e-05 512 0.62 560 752640 29.8804 16.7097 208.988 523.402 779.168 779.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 3.2e-05 512 0.62 560 753664 29.892 16.6796 371.988 523.4 942.161 942.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 3.2e-05 512 0.62 560 749568 29.8704 16.6576 238.483 522.135 807.344 807.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 3.2e-05 512 0.62 560 749568 30.1215 16.6811 194.234 523.569 764.8 764.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 3.2e-05 512 0.62 560 753408 30.0017 16.7283 386.872 523.997 957.796 957.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 3.2e-05 512 0.62 560 751104 29.8395 18.9583 250.872 522.381 822.244 822.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 3.2e-05 512 0.62 560 746496 29.7402 16.6508 218.388 519.266 784.242 784.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 3.2e-05 512 0.62 560 746496 29.6563 16.6177 195.945 519.876 762.289 762.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 3.2e-05 512 0.62 560 752640 29.9665 16.7055 361.265 523.702 931.831 931.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 3.2e-05 512 0.62 560 747520 29.9827 16.6556 245.896 522.478 815.202 815.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 3.2e-05 512 0.62 560 744960 29.9578 16.657 205.6 520.342 772.751 772.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 3.2e-05 512 0.62 560 747520 30.0063 16.6564 197.91 522.632 767.397 767.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 3.2e-05 512 0.62 560 752640 29.9062 16.677 338.262 523.424 908.461 908.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 3.2e-05 512 0.62 560 749568 30.12 16.6793 240.283 523.404 810.674 810.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 3.2e-05 512 0.62 560 746496 29.6425 16.6117 199.45 519.426 765.324 765.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 3.2e-05 512 0.62 560 737280 30.3005 16.6172 184.566 519.497 751.184 751.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 3.2e-05 512 0.62 560 752000 30.0958 16.726 351.027 524.161 922.205 922.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 3.2e-05 512 0.62 560 748800 30.2819 16.7219 240.134 524.331 811.657 811.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 3.2e-05 512 0.62 560 748800 29.9979 16.6969 207.287 522.255 776.434 776.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 3.2e-05 512 0.62 560 742400 30.6152 16.7061 189.04 524.35 760.905 761.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 3.2e-05 512 0.62 576 751616 29.9481 16.6687 294.953 523.372 865.13 865.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 3.2e-05 512 0.62 576 751616 30.013 16.681 191.841 523.406 762.137 762.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 3.2e-05 512 0.62 576 749568 43.331 16.6769 158.006 523.402 741.609 741.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 3.2e-05 512 0.62 576 752640 30.0495 16.722 286.759 524.221 857.945 858.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 3.2e-05 512 0.62 576 752640 29.978 16.7014 188.403 523.76 759.032 759.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 3.2e-05 512 0.62 576 748800 30.142 16.7039 155.898 523.003 725.938 726.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 3.2e-05 512 0.62 576 751104 30.0196 16.7022 395.549 523.386 965.862 966.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 3.2e-05 512 0.62 576 749568 30.0779 16.6762 255.774 523.857 826.58 826.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 3.2e-05 512 0.62 576 746496 30.1154 16.6752 206.817 522.861 776.664 776.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 3.2e-05 512 0.62 576 749568 30.1083 16.6789 175.813 523.486 746.273 746.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 3.2e-05 512 0.62 576 750848 30.0057 16.7096 368.818 523.259 938.984 939.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 3.2e-05 512 0.62 576 749056 29.9058 16.6687 241.646 521.795 810.201 810.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 3.2e-05 512 0.62 576 747264 30.2296 18.8536 195.982 523.296 768.55 768.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 3.2e-05 512 0.62 576 745472 29.6956 16.6115 176.28 519.552 742.338 742.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 3.2e-05 512 0.62 576 751616 30.0115 16.6748 365.227 523.441 935.549 935.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 3.2e-05 512 0.62 576 749568 29.8728 16.6582 231.736 522.558 801.014 801.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 3.2e-05 512 0.62 576 749568 30.1037 16.6836 195.617 523.577 766.18 766.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 3.2e-05 512 0.62 576 745472 30.1083 16.6543 170.686 522.231 739.87 740.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 3.2e-05 512 0.62 576 751104 30.124 16.7218 354.079 524.289 925.406 925.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 3.2e-05 512 0.62 576 746496 30.1436 16.6892 246.024 522.493 815.546 815.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 3.2e-05 512 0.62 576 739584 30.2568 16.6461 206.292 519.821 773.21 773.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 3.2e-05 512 0.62 576 737280 30.2303 16.6138 203.769 519.501 770.309 770.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 3.2e-05 512 0.62 576 752640 29.9617 16.6994 348.638 523.75 919.244 919.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 3.2e-05 512 0.62 576 747520 29.9666 16.6433 248.385 522.02 817.209 817.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 3.2e-05 512 0.62 576 744960 29.9457 16.6449 207.016 520.852 774.652 774.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 3.2e-05 512 0.62 576 747520 30.0082 16.6551 193.229 522.693 762.787 762.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 3.2e-05 512 0.62 550 750592 30.0096 16.6769 300.228 523.248 870.355 870.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 3.2e-05 512 0.62 550 749568 30.1045 16.6675 195.573 523.89 766.428 766.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 3.2e-05 512 0.62 550 749568 30.0844 16.674 161.488 523.425 731.865 732.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 3.2e-05 512 0.62 550 751360 30.0822 16.722 284.103 523.737 854.839 855.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 3.2e-05 512 0.62 550 750080 30.0994 16.7014 183.118 524.24 754.344 754.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 3.2e-05 512 0.62 550 748800 30.1212 16.71 153.761 522.788 723.573 723.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 3.2e-05 512 0.62 550 747520 29.9632 16.6471 131.808 522.433 701.039 701.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 3.2e-05 512 0.62 550 751104 30.0237 16.6896 382.594 523.394 952.893 953.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 3.2e-05 512 0.62 550 749568 30.103 16.6798 244.816 523.419 815.211 815.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 3.2e-05 512 0.62 550 746496 30.1348 16.6817 199.164 522.507 768.684 768.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 3.2e-05 512 0.62 550 749568 30.1085 16.6796 170.931 523.363 741.278 741.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 3.2e-05 512 0.62 550 749056 30.0941 16.6996 351.166 523.311 921.466 921.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 3.2e-05 512 0.62 550 745472 30.0802 16.6661 232.415 521.717 801.072 801.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 3.2e-05 512 0.62 550 747264 30.223 16.7096 188.756 523.338 759.219 759.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 3.2e-05 512 0.62 550 738304 30.1855 16.6126 167.62 519.878 734.505 734.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 3.2e-05 512 0.62 550 749568 30.1035 16.6792 356.428 523.489 926.897 927.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 3.2e-05 512 0.62 550 745472 30.1384 16.6573 229.041 522.15 798.184 798.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 3.2e-05 512 0.62 550 749568 30.1123 16.6785 194.806 523.557 765.352 765.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 3.2e-05 512 0.62 550 745472 30.1461 16.6514 171.376 522.24 740.604 740.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 3.2e-05 512 0.62 550 751104 30.117 16.718 363.14 523.829 933.999 934.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 3.2e-05 512 0.62 550 746496 30.1551 16.6861 256.675 522.8 826.517 826.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 3.2e-05 512 0.62 550 739584 30.2834 16.6499 211.099 519.347 777.575 777.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 3.2e-05 512 0.62 550 737280 30.2414 16.6194 199.579 519.867 766.5 766.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 3.2e-05 512 0.62 550 737280 30.2165 16.6503 182.887 518.683 748.635 748.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 3.2e-05 512 0.62 550 750080 30.0985 16.6981 349.19 523.843 920.022 920.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 3.2e-05 512 0.62 550 747520 29.9822 16.6491 242.115 522.466 811.408 811.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 3.2e-05 512 0.62 550 744960 29.958 16.6477 205.108 520.396 772.303 772.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 3.2e-05 512 0.62 550 747520 30.015 16.6551 189.862 522.211 758.93 759.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 3.2e-05 512 0.62 550 742400 30.622 16.6993 180.165 523.973 751.653 751.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 3.2e-05 512 0.62 540 750592 30.0266 16.6763 277.304 523.379 847.579 847.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 3.2e-05 512 0.62 540 749568 30.1336 16.6751 182.509 523.896 753.406 753.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 3.2e-05 512 0.62 540 749568 30.078 16.6791 150.859 523.431 721.235 721.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 3.2e-05 512 0.62 540 745472 30.1098 16.6475 129.3 522.506 698.747 698.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 3.2e-05 512 0.62 540 751360 30.0872 16.7137 378.118 524.236 949.346 949.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 3.2e-05 512 0.62 540 750080 30.0876 20.6541 242.658 523.768 817.363 817.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 3.2e-05 512 0.62 540 748800 30.122 16.7034 199.031 522.999 769.055 769.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 3.2e-05 512 0.62 540 747520 29.9784 16.6458 169.128 522.101 738.043 738.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 3.2e-05 512 0.62 540 749568 30.1357 16.693 345.375 523.893 916.286 916.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 3.2e-05 512 0.62 540 749568 30.076 16.6729 230.482 523.576 801.001 801.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 3.2e-05 512 0.62 540 746496 30.1468 16.6796 185.682 522.577 755.285 755.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 3.2e-05 512 0.62 540 749568 30.1087 16.6765 166.509 523.922 737.405 737.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 3.2e-05 512 0.62 540 744960 29.9327 16.6407 144.8 520.42 711.985 712.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 3.2e-05 512 0.62 540 749056 30.0968 16.7035 341.363 522.879 911.243 911.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 3.2e-05 512 0.62 540 745472 30.0845 16.6687 216.964 521.606 785.52 785.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 3.2e-05 512 0.62 540 747264 30.2175 16.708 183.927 523.384 754.431 754.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 3.2e-05 512 0.62 540 738304 30.1983 16.6291 158.631 519.356 725.014 725.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 3.2e-05 512 0.62 540 743680 30.4836 16.7014 141.866 523.412 712.655 712.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 3.2e-05 512 0.62 540 749568 30.0996 16.682 326.304 523.407 896.685 896.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 3.2e-05 512 0.62 540 745472 30.1248 16.6543 217.561 522.117 786.655 786.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 3.2e-05 512 0.62 540 749568 30.1116 16.6781 181.876 523.971 752.826 752.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 3.2e-05 512 0.62 540 745472 30.1242 16.6582 166.987 522.582 736.542 736.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 3.2e-05 512 0.62 540 747520 30.021 16.6526 153.23 522.16 722.26 722.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 3.2e-05 512 0.62 576 750592 30.0261 16.678 279.958 523.37 850.222 850.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 3.2e-05 512 0.62 576 749568 30.1106 16.6707 180.362 523.907 751.241 751.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 3.2e-05 512 0.62 576 749568 30.0935 16.676 150.622 523.851 721.438 721.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 3.2e-05 512 0.62 576 745472 30.1261 16.6478 128.659 522.508 698.133 698.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 3.2e-05 512 0.62 576 751360 30.0643 16.7159 370.614 523.716 941.307 941.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 3.2e-05 512 0.62 576 750080 30.1034 16.701 237.293 523.838 808.13 808.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 3.2e-05 512 0.62 576 748800 30.134 16.7076 192.984 523.412 763.426 763.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 3.2e-05 512 0.62 576 747520 29.9684 16.6481 167.157 522.565 736.53 736.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 3.2e-05 512 0.62 576 748800 30.2678 16.7224 152.185 524.331 723.693 723.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 3.2e-05 512 0.62 576 749568 30.1289 16.7005 340.439 523.826 911.283 911.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 3.2e-05 512 0.62 576 749568 30.0888 16.678 227.18 523.797 797.931 798.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 3.2e-05 512 0.62 576 746496 30.15 16.6767 182.105 522.855 751.982 752.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 3.2e-05 512 0.62 576 749568 30.1159 16.6765 160.755 523.388 731.13 731.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 3.2e-05 512 0.62 576 744960 29.9395 16.6584 141.97 520.892 709.657 709.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 3.2e-05 512 0.62 576 749056 30.102 16.717 330.226 522.882 900.123 900.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 3.2e-05 512 0.62 576 745472 30.07 16.67 211.24 521.786 779.964 780.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 3.2e-05 512 0.62 576 747264 30.2375 16.7178 178.911 523.048 749.107 749.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 3.2e-05 512 0.62 576 738304 30.199 17.0147 155.335 519.533 722.285 722.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 3.2e-05 512 0.62 576 743680 30.4884 16.7086 138.746 523.028 709.162 709.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 3.2e-05 512 0.62 576 749568 30.1127 16.6741 329.67 523.401 900.051 900.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 3.2e-05 512 0.62 576 745472 30.1348 16.6564 217.501 522.627 787.117 787.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 3.2e-05 512 0.62 576 749568 30.1387 16.683 180.588 523.857 751.464 751.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 3.2e-05 512 0.62 576 745472 30.1249 16.6524 164.802 522.244 734.015 734.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 3.2e-05 512 0.62 576 747520 30.0119 16.6588 152.404 522.243 721.513 721.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 3.2e-05 512 0.62 576 737280 30.2817 16.6109 141.749 519.509 708.352 708.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1370 3.2e-05 512 0.62 640 743936 30.4875 16.7021 308.336 523.784 879.506 879.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 3.2e-05 512 0.62 640 743424 30.4495 16.6769 338.402 523.873 909.59 909.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 3.2e-05 512 0.62 640 743424 30.5206 16.6732 231.651 523.903 802.934 803.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 3.2e-05 512 0.62 640 743424 30.4479 16.6821 188.396 523.435 759.159 759.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 3.2e-05 512 0.62 640 741376 30.4051 16.647 167.05 522.555 736.85 736.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1370 3.2e-05 512 0.62 640 737280 30.5952 16.6523 153.406 522.483 723.33 723.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1370 3.2e-05 512 0.62 640 743424 30.4954 16.6815 142.117 523.565 713.055 713.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1370 3.2e-05 512 0.62 640 731136 30.6406 16.6163 131.264 519.38 698.094 698.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1370 3.2e-05 512 0.62 640 737280 30.6183 16.6438 126.04 522.856 696.354 696.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1370 3.2e-05 512 0.62 540 738304 30.1893 16.6105 106.142 519.461 672.6 672.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1370 3.2e-05 512 0.62 576 738304 30.1959 16.6135 106.28 519.703 672.992 673.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1370 3.2e-05 512 0.62 550 743680 30.4882 16.7002 108.899 523.105 679.389 679.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1370 3.2e-05 512 0.62 576 743680 30.4846 16.7034 109.697 523.424 680.499 680.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1370 3.2e-05 512 0.62 544 749568 29.8798 16.6515 120.037 522.062 688.819 688.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1370 3.2e-05 512 0.62 544 737280 29.7332 16.5691 180.054 515.924 742.47 742.635
