$date
	Sat Apr 19 15:52:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ! q $end
$var wire 1 $ q_t $end
$scope module m1 $end
$var wire 1 # i1 $end
$var wire 1 " s $end
$var wire 1 $ y $end
$var wire 1 $ i0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
1#
0"
x!
$end
#5
1!
1$
1"
#6
0!
0$
0#
#10
0"
#13
1#
#15
1!
1$
1"
#20
0#
0"
#25
0!
0$
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
