Report: add
llvm RV32_RV64: add "rd" "rs1" "rs2"
sail RV32_RV64: add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: add.uw
llvm RV64: add.uw "rd" "rs1" "rs2"
sail RV64: add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: addi
llvm RV32_RV64: addi "rd" "rs1" "imm12"
sail RV32: addi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: addi
llvm RV32_RV64: addi "rd" "rs1" "imm12"
sail RV64: addi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: addiw
llvm RV64: addiw "rd" "rs1" "imm12"
sail RV64: addiw "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: addw
llvm RV64: addw "rd" "rs1" "rs2"
sail RV64: addw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes32dsi
llvm RV32: aes32dsi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32dsmi
llvm RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32esi
llvm RV32: aes32esi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes32esmi
llvm RV32: aes32esmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: aes64ds
llvm RV64: aes64ds "rd" "rs1" "rs2"
sail RV64: aes64ds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64dsm
llvm RV64: aes64dsm "rd" "rs1" "rs2"
sail RV64: aes64dsm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64es
llvm RV64: aes64es "rd" "rs1" "rs2"
sail RV64: aes64es "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64esm
llvm RV64: aes64esm "rd" "rs1" "rs2"
sail RV64: aes64esm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: aes64im
llvm RV64: aes64im "rd" "rs1"
sail RV64: aes64im "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: aes64ks1i
llvm RV64: aes64ks1i "rd" "rs1" "rnum"
sail RV64: aes64ks1i "rd" "rs1" "rnum"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rnum) (1, rs1)
sail ins: (2, rnum) (1, rs1)

Report: aes64ks2
llvm RV64: aes64ks2 "rd" "rs1" "rs2"
sail RV64: aes64ks2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: amoadd.b
llvm RV32_RV64: amoadd.b "rd" "rs2" "rs1"
sail RV32: amoadd.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b
llvm RV32_RV64: amoadd.b "rd" "rs2" "rs1"
sail RV64: amoadd.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aq
llvm RV32_RV64: amoadd.b.aq "rd" "rs2" "rs1"
sail RV32: amoadd.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aq
llvm RV32_RV64: amoadd.b.aq "rd" "rs2" "rs1"
sail RV64: amoadd.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aqrl
llvm RV32_RV64: amoadd.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.aqrl
llvm RV32_RV64: amoadd.b.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.rl
llvm RV32_RV64: amoadd.b.rl "rd" "rs2" "rs1"
sail RV32: amoadd.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.b.rl
llvm RV32_RV64: amoadd.b.rl "rd" "rs2" "rs1"
sail RV64: amoadd.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d
llvm RV64: amoadd.d "rd" "rs2" "rs1"
sail RV64: amoadd.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.aq
llvm RV64: amoadd.d.aq "rd" "rs2" "rs1"
sail RV64: amoadd.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.aqrl
llvm RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.d.rl
llvm RV64: amoadd.d.rl "rd" "rs2" "rs1"
sail RV64: amoadd.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h
llvm RV32_RV64: amoadd.h "rd" "rs2" "rs1"
sail RV32: amoadd.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h
llvm RV32_RV64: amoadd.h "rd" "rs2" "rs1"
sail RV64: amoadd.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aq
llvm RV32_RV64: amoadd.h.aq "rd" "rs2" "rs1"
sail RV32: amoadd.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aq
llvm RV32_RV64: amoadd.h.aq "rd" "rs2" "rs1"
sail RV64: amoadd.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aqrl
llvm RV32_RV64: amoadd.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.aqrl
llvm RV32_RV64: amoadd.h.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.rl
llvm RV32_RV64: amoadd.h.rl "rd" "rs2" "rs1"
sail RV32: amoadd.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.h.rl
llvm RV32_RV64: amoadd.h.rl "rd" "rs2" "rs1"
sail RV64: amoadd.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w
llvm RV32_RV64: amoadd.w "rd" "rs2" "rs1"
sail RV32: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w
llvm RV32_RV64: amoadd.w "rd" "rs2" "rs1"
sail RV64: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aq
llvm RV32_RV64: amoadd.w.aq "rd" "rs2" "rs1"
sail RV32: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aq
llvm RV32_RV64: amoadd.w.aq "rd" "rs2" "rs1"
sail RV64: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aqrl
llvm RV32_RV64: amoadd.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.aqrl
llvm RV32_RV64: amoadd.w.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.rl
llvm RV32_RV64: amoadd.w.rl "rd" "rs2" "rs1"
sail RV32: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoadd.w.rl
llvm RV32_RV64: amoadd.w.rl "rd" "rs2" "rs1"
sail RV64: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b
llvm RV32_RV64: amoand.b "rd" "rs2" "rs1"
sail RV32: amoand.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b
llvm RV32_RV64: amoand.b "rd" "rs2" "rs1"
sail RV64: amoand.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aq
llvm RV32_RV64: amoand.b.aq "rd" "rs2" "rs1"
sail RV32: amoand.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aq
llvm RV32_RV64: amoand.b.aq "rd" "rs2" "rs1"
sail RV64: amoand.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aqrl
llvm RV32_RV64: amoand.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.aqrl
llvm RV32_RV64: amoand.b.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.rl
llvm RV32_RV64: amoand.b.rl "rd" "rs2" "rs1"
sail RV32: amoand.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.b.rl
llvm RV32_RV64: amoand.b.rl "rd" "rs2" "rs1"
sail RV64: amoand.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d
llvm RV64: amoand.d "rd" "rs2" "rs1"
sail RV64: amoand.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.aq
llvm RV64: amoand.d.aq "rd" "rs2" "rs1"
sail RV64: amoand.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.aqrl
llvm RV64: amoand.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.d.rl
llvm RV64: amoand.d.rl "rd" "rs2" "rs1"
sail RV64: amoand.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h
llvm RV32_RV64: amoand.h "rd" "rs2" "rs1"
sail RV32: amoand.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h
llvm RV32_RV64: amoand.h "rd" "rs2" "rs1"
sail RV64: amoand.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aq
llvm RV32_RV64: amoand.h.aq "rd" "rs2" "rs1"
sail RV32: amoand.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aq
llvm RV32_RV64: amoand.h.aq "rd" "rs2" "rs1"
sail RV64: amoand.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aqrl
llvm RV32_RV64: amoand.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.aqrl
llvm RV32_RV64: amoand.h.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.rl
llvm RV32_RV64: amoand.h.rl "rd" "rs2" "rs1"
sail RV32: amoand.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.h.rl
llvm RV32_RV64: amoand.h.rl "rd" "rs2" "rs1"
sail RV64: amoand.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w
llvm RV32_RV64: amoand.w "rd" "rs2" "rs1"
sail RV32: amoand.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w
llvm RV32_RV64: amoand.w "rd" "rs2" "rs1"
sail RV64: amoand.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aq
llvm RV32_RV64: amoand.w.aq "rd" "rs2" "rs1"
sail RV32: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aq
llvm RV32_RV64: amoand.w.aq "rd" "rs2" "rs1"
sail RV64: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aqrl
llvm RV32_RV64: amoand.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.aqrl
llvm RV32_RV64: amoand.w.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.rl
llvm RV32_RV64: amoand.w.rl "rd" "rs2" "rs1"
sail RV32: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoand.w.rl
llvm RV32_RV64: amoand.w.rl "rd" "rs2" "rs1"
sail RV64: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Couldn't find in sail amocas.d RV32

Couldn't find in sail amocas.d RV64

Couldn't find in sail amocas.d.aq RV32

Couldn't find in sail amocas.d.aq RV64

Couldn't find in sail amocas.d.aqrl RV32

Couldn't find in sail amocas.d.aqrl RV64

Couldn't find in sail amocas.d.rl RV32

Couldn't find in sail amocas.d.rl RV64

Couldn't find in sail amocas.q RV64

Couldn't find in sail amocas.q.aq RV64

Couldn't find in sail amocas.q.aqrl RV64

Couldn't find in sail amocas.q.rl RV64

Report: amomax.b
llvm RV32_RV64: amomax.b "rd" "rs2" "rs1"
sail RV32: amomax.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b
llvm RV32_RV64: amomax.b "rd" "rs2" "rs1"
sail RV64: amomax.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aq
llvm RV32_RV64: amomax.b.aq "rd" "rs2" "rs1"
sail RV32: amomax.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aq
llvm RV32_RV64: amomax.b.aq "rd" "rs2" "rs1"
sail RV64: amomax.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aqrl
llvm RV32_RV64: amomax.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.aqrl
llvm RV32_RV64: amomax.b.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.rl
llvm RV32_RV64: amomax.b.rl "rd" "rs2" "rs1"
sail RV32: amomax.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.b.rl
llvm RV32_RV64: amomax.b.rl "rd" "rs2" "rs1"
sail RV64: amomax.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d
llvm RV64: amomax.d "rd" "rs2" "rs1"
sail RV64: amomax.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.aq
llvm RV64: amomax.d.aq "rd" "rs2" "rs1"
sail RV64: amomax.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.aqrl
llvm RV64: amomax.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.d.rl
llvm RV64: amomax.d.rl "rd" "rs2" "rs1"
sail RV64: amomax.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h
llvm RV32_RV64: amomax.h "rd" "rs2" "rs1"
sail RV32: amomax.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h
llvm RV32_RV64: amomax.h "rd" "rs2" "rs1"
sail RV64: amomax.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aq
llvm RV32_RV64: amomax.h.aq "rd" "rs2" "rs1"
sail RV32: amomax.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aq
llvm RV32_RV64: amomax.h.aq "rd" "rs2" "rs1"
sail RV64: amomax.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aqrl
llvm RV32_RV64: amomax.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.aqrl
llvm RV32_RV64: amomax.h.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.rl
llvm RV32_RV64: amomax.h.rl "rd" "rs2" "rs1"
sail RV32: amomax.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.h.rl
llvm RV32_RV64: amomax.h.rl "rd" "rs2" "rs1"
sail RV64: amomax.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w
llvm RV32_RV64: amomax.w "rd" "rs2" "rs1"
sail RV32: amomax.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w
llvm RV32_RV64: amomax.w "rd" "rs2" "rs1"
sail RV64: amomax.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aq
llvm RV32_RV64: amomax.w.aq "rd" "rs2" "rs1"
sail RV32: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aq
llvm RV32_RV64: amomax.w.aq "rd" "rs2" "rs1"
sail RV64: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aqrl
llvm RV32_RV64: amomax.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.aqrl
llvm RV32_RV64: amomax.w.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.rl
llvm RV32_RV64: amomax.w.rl "rd" "rs2" "rs1"
sail RV32: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomax.w.rl
llvm RV32_RV64: amomax.w.rl "rd" "rs2" "rs1"
sail RV64: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b
llvm RV32_RV64: amomaxu.b "rd" "rs2" "rs1"
sail RV32: amomaxu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b
llvm RV32_RV64: amomaxu.b "rd" "rs2" "rs1"
sail RV64: amomaxu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aq
llvm RV32_RV64: amomaxu.b.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aq
llvm RV32_RV64: amomaxu.b.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aqrl
llvm RV32_RV64: amomaxu.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.aqrl
llvm RV32_RV64: amomaxu.b.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.rl
llvm RV32_RV64: amomaxu.b.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.b.rl
llvm RV32_RV64: amomaxu.b.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d
llvm RV64: amomaxu.d "rd" "rs2" "rs1"
sail RV64: amomaxu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.aq
llvm RV64: amomaxu.d.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.aqrl
llvm RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.d.rl
llvm RV64: amomaxu.d.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h
llvm RV32_RV64: amomaxu.h "rd" "rs2" "rs1"
sail RV32: amomaxu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h
llvm RV32_RV64: amomaxu.h "rd" "rs2" "rs1"
sail RV64: amomaxu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aq
llvm RV32_RV64: amomaxu.h.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aq
llvm RV32_RV64: amomaxu.h.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aqrl
llvm RV32_RV64: amomaxu.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.aqrl
llvm RV32_RV64: amomaxu.h.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.rl
llvm RV32_RV64: amomaxu.h.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.h.rl
llvm RV32_RV64: amomaxu.h.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w
llvm RV32_RV64: amomaxu.w "rd" "rs2" "rs1"
sail RV32: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w
llvm RV32_RV64: amomaxu.w "rd" "rs2" "rs1"
sail RV64: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aq
llvm RV32_RV64: amomaxu.w.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aq
llvm RV32_RV64: amomaxu.w.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aqrl
llvm RV32_RV64: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.aqrl
llvm RV32_RV64: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.rl
llvm RV32_RV64: amomaxu.w.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomaxu.w.rl
llvm RV32_RV64: amomaxu.w.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b
llvm RV32_RV64: amomin.b "rd" "rs2" "rs1"
sail RV32: amomin.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b
llvm RV32_RV64: amomin.b "rd" "rs2" "rs1"
sail RV64: amomin.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aq
llvm RV32_RV64: amomin.b.aq "rd" "rs2" "rs1"
sail RV32: amomin.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aq
llvm RV32_RV64: amomin.b.aq "rd" "rs2" "rs1"
sail RV64: amomin.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aqrl
llvm RV32_RV64: amomin.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.aqrl
llvm RV32_RV64: amomin.b.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.rl
llvm RV32_RV64: amomin.b.rl "rd" "rs2" "rs1"
sail RV32: amomin.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.b.rl
llvm RV32_RV64: amomin.b.rl "rd" "rs2" "rs1"
sail RV64: amomin.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d
llvm RV64: amomin.d "rd" "rs2" "rs1"
sail RV64: amomin.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.aq
llvm RV64: amomin.d.aq "rd" "rs2" "rs1"
sail RV64: amomin.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.aqrl
llvm RV64: amomin.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.d.rl
llvm RV64: amomin.d.rl "rd" "rs2" "rs1"
sail RV64: amomin.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h
llvm RV32_RV64: amomin.h "rd" "rs2" "rs1"
sail RV32: amomin.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h
llvm RV32_RV64: amomin.h "rd" "rs2" "rs1"
sail RV64: amomin.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aq
llvm RV32_RV64: amomin.h.aq "rd" "rs2" "rs1"
sail RV32: amomin.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aq
llvm RV32_RV64: amomin.h.aq "rd" "rs2" "rs1"
sail RV64: amomin.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aqrl
llvm RV32_RV64: amomin.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.aqrl
llvm RV32_RV64: amomin.h.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.rl
llvm RV32_RV64: amomin.h.rl "rd" "rs2" "rs1"
sail RV32: amomin.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.h.rl
llvm RV32_RV64: amomin.h.rl "rd" "rs2" "rs1"
sail RV64: amomin.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w
llvm RV32_RV64: amomin.w "rd" "rs2" "rs1"
sail RV32: amomin.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w
llvm RV32_RV64: amomin.w "rd" "rs2" "rs1"
sail RV64: amomin.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aq
llvm RV32_RV64: amomin.w.aq "rd" "rs2" "rs1"
sail RV32: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aq
llvm RV32_RV64: amomin.w.aq "rd" "rs2" "rs1"
sail RV64: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aqrl
llvm RV32_RV64: amomin.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.aqrl
llvm RV32_RV64: amomin.w.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.rl
llvm RV32_RV64: amomin.w.rl "rd" "rs2" "rs1"
sail RV32: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amomin.w.rl
llvm RV32_RV64: amomin.w.rl "rd" "rs2" "rs1"
sail RV64: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b
llvm RV32_RV64: amominu.b "rd" "rs2" "rs1"
sail RV32: amominu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b
llvm RV32_RV64: amominu.b "rd" "rs2" "rs1"
sail RV64: amominu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aq
llvm RV32_RV64: amominu.b.aq "rd" "rs2" "rs1"
sail RV32: amominu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aq
llvm RV32_RV64: amominu.b.aq "rd" "rs2" "rs1"
sail RV64: amominu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aqrl
llvm RV32_RV64: amominu.b.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.aqrl
llvm RV32_RV64: amominu.b.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.rl
llvm RV32_RV64: amominu.b.rl "rd" "rs2" "rs1"
sail RV32: amominu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.b.rl
llvm RV32_RV64: amominu.b.rl "rd" "rs2" "rs1"
sail RV64: amominu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d
llvm RV64: amominu.d "rd" "rs2" "rs1"
sail RV64: amominu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.aq
llvm RV64: amominu.d.aq "rd" "rs2" "rs1"
sail RV64: amominu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.aqrl
llvm RV64: amominu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.d.rl
llvm RV64: amominu.d.rl "rd" "rs2" "rs1"
sail RV64: amominu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h
llvm RV32_RV64: amominu.h "rd" "rs2" "rs1"
sail RV32: amominu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h
llvm RV32_RV64: amominu.h "rd" "rs2" "rs1"
sail RV64: amominu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aq
llvm RV32_RV64: amominu.h.aq "rd" "rs2" "rs1"
sail RV32: amominu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aq
llvm RV32_RV64: amominu.h.aq "rd" "rs2" "rs1"
sail RV64: amominu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aqrl
llvm RV32_RV64: amominu.h.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.aqrl
llvm RV32_RV64: amominu.h.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.rl
llvm RV32_RV64: amominu.h.rl "rd" "rs2" "rs1"
sail RV32: amominu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.h.rl
llvm RV32_RV64: amominu.h.rl "rd" "rs2" "rs1"
sail RV64: amominu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w
llvm RV32_RV64: amominu.w "rd" "rs2" "rs1"
sail RV32: amominu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w
llvm RV32_RV64: amominu.w "rd" "rs2" "rs1"
sail RV64: amominu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aq
llvm RV32_RV64: amominu.w.aq "rd" "rs2" "rs1"
sail RV32: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aq
llvm RV32_RV64: amominu.w.aq "rd" "rs2" "rs1"
sail RV64: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aqrl
llvm RV32_RV64: amominu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.aqrl
llvm RV32_RV64: amominu.w.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.rl
llvm RV32_RV64: amominu.w.rl "rd" "rs2" "rs1"
sail RV32: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amominu.w.rl
llvm RV32_RV64: amominu.w.rl "rd" "rs2" "rs1"
sail RV64: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b
llvm RV32_RV64: amoor.b "rd" "rs2" "rs1"
sail RV32: amoor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b
llvm RV32_RV64: amoor.b "rd" "rs2" "rs1"
sail RV64: amoor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aq
llvm RV32_RV64: amoor.b.aq "rd" "rs2" "rs1"
sail RV32: amoor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aq
llvm RV32_RV64: amoor.b.aq "rd" "rs2" "rs1"
sail RV64: amoor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aqrl
llvm RV32_RV64: amoor.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.aqrl
llvm RV32_RV64: amoor.b.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.rl
llvm RV32_RV64: amoor.b.rl "rd" "rs2" "rs1"
sail RV32: amoor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.b.rl
llvm RV32_RV64: amoor.b.rl "rd" "rs2" "rs1"
sail RV64: amoor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d
llvm RV64: amoor.d "rd" "rs2" "rs1"
sail RV64: amoor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.aq
llvm RV64: amoor.d.aq "rd" "rs2" "rs1"
sail RV64: amoor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.aqrl
llvm RV64: amoor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.d.rl
llvm RV64: amoor.d.rl "rd" "rs2" "rs1"
sail RV64: amoor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h
llvm RV32_RV64: amoor.h "rd" "rs2" "rs1"
sail RV32: amoor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h
llvm RV32_RV64: amoor.h "rd" "rs2" "rs1"
sail RV64: amoor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aq
llvm RV32_RV64: amoor.h.aq "rd" "rs2" "rs1"
sail RV32: amoor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aq
llvm RV32_RV64: amoor.h.aq "rd" "rs2" "rs1"
sail RV64: amoor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aqrl
llvm RV32_RV64: amoor.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.aqrl
llvm RV32_RV64: amoor.h.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.rl
llvm RV32_RV64: amoor.h.rl "rd" "rs2" "rs1"
sail RV32: amoor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.h.rl
llvm RV32_RV64: amoor.h.rl "rd" "rs2" "rs1"
sail RV64: amoor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w
llvm RV32_RV64: amoor.w "rd" "rs2" "rs1"
sail RV32: amoor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w
llvm RV32_RV64: amoor.w "rd" "rs2" "rs1"
sail RV64: amoor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aq
llvm RV32_RV64: amoor.w.aq "rd" "rs2" "rs1"
sail RV32: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aq
llvm RV32_RV64: amoor.w.aq "rd" "rs2" "rs1"
sail RV64: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aqrl
llvm RV32_RV64: amoor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.aqrl
llvm RV32_RV64: amoor.w.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.rl
llvm RV32_RV64: amoor.w.rl "rd" "rs2" "rs1"
sail RV32: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoor.w.rl
llvm RV32_RV64: amoor.w.rl "rd" "rs2" "rs1"
sail RV64: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b
llvm RV32_RV64: amoswap.b "rd" "rs2" "rs1"
sail RV32: amoswap.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b
llvm RV32_RV64: amoswap.b "rd" "rs2" "rs1"
sail RV64: amoswap.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aq
llvm RV32_RV64: amoswap.b.aq "rd" "rs2" "rs1"
sail RV32: amoswap.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aq
llvm RV32_RV64: amoswap.b.aq "rd" "rs2" "rs1"
sail RV64: amoswap.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aqrl
llvm RV32_RV64: amoswap.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.aqrl
llvm RV32_RV64: amoswap.b.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.rl
llvm RV32_RV64: amoswap.b.rl "rd" "rs2" "rs1"
sail RV32: amoswap.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.b.rl
llvm RV32_RV64: amoswap.b.rl "rd" "rs2" "rs1"
sail RV64: amoswap.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d
llvm RV64: amoswap.d "rd" "rs2" "rs1"
sail RV64: amoswap.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.aq
llvm RV64: amoswap.d.aq "rd" "rs2" "rs1"
sail RV64: amoswap.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.aqrl
llvm RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.d.rl
llvm RV64: amoswap.d.rl "rd" "rs2" "rs1"
sail RV64: amoswap.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h
llvm RV32_RV64: amoswap.h "rd" "rs2" "rs1"
sail RV32: amoswap.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h
llvm RV32_RV64: amoswap.h "rd" "rs2" "rs1"
sail RV64: amoswap.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aq
llvm RV32_RV64: amoswap.h.aq "rd" "rs2" "rs1"
sail RV32: amoswap.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aq
llvm RV32_RV64: amoswap.h.aq "rd" "rs2" "rs1"
sail RV64: amoswap.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aqrl
llvm RV32_RV64: amoswap.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.aqrl
llvm RV32_RV64: amoswap.h.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.rl
llvm RV32_RV64: amoswap.h.rl "rd" "rs2" "rs1"
sail RV32: amoswap.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.h.rl
llvm RV32_RV64: amoswap.h.rl "rd" "rs2" "rs1"
sail RV64: amoswap.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w
llvm RV32_RV64: amoswap.w "rd" "rs2" "rs1"
sail RV32: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w
llvm RV32_RV64: amoswap.w "rd" "rs2" "rs1"
sail RV64: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aq
llvm RV32_RV64: amoswap.w.aq "rd" "rs2" "rs1"
sail RV32: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aq
llvm RV32_RV64: amoswap.w.aq "rd" "rs2" "rs1"
sail RV64: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aqrl
llvm RV32_RV64: amoswap.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.aqrl
llvm RV32_RV64: amoswap.w.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.rl
llvm RV32_RV64: amoswap.w.rl "rd" "rs2" "rs1"
sail RV32: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoswap.w.rl
llvm RV32_RV64: amoswap.w.rl "rd" "rs2" "rs1"
sail RV64: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b
llvm RV32_RV64: amoxor.b "rd" "rs2" "rs1"
sail RV32: amoxor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b
llvm RV32_RV64: amoxor.b "rd" "rs2" "rs1"
sail RV64: amoxor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aq
llvm RV32_RV64: amoxor.b.aq "rd" "rs2" "rs1"
sail RV32: amoxor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aq
llvm RV32_RV64: amoxor.b.aq "rd" "rs2" "rs1"
sail RV64: amoxor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aqrl
llvm RV32_RV64: amoxor.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.aqrl
llvm RV32_RV64: amoxor.b.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.rl
llvm RV32_RV64: amoxor.b.rl "rd" "rs2" "rs1"
sail RV32: amoxor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.b.rl
llvm RV32_RV64: amoxor.b.rl "rd" "rs2" "rs1"
sail RV64: amoxor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d
llvm RV64: amoxor.d "rd" "rs2" "rs1"
sail RV64: amoxor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.aq
llvm RV64: amoxor.d.aq "rd" "rs2" "rs1"
sail RV64: amoxor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.aqrl
llvm RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.d.rl
llvm RV64: amoxor.d.rl "rd" "rs2" "rs1"
sail RV64: amoxor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h
llvm RV32_RV64: amoxor.h "rd" "rs2" "rs1"
sail RV32: amoxor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h
llvm RV32_RV64: amoxor.h "rd" "rs2" "rs1"
sail RV64: amoxor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aq
llvm RV32_RV64: amoxor.h.aq "rd" "rs2" "rs1"
sail RV32: amoxor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aq
llvm RV32_RV64: amoxor.h.aq "rd" "rs2" "rs1"
sail RV64: amoxor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aqrl
llvm RV32_RV64: amoxor.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.aqrl
llvm RV32_RV64: amoxor.h.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.rl
llvm RV32_RV64: amoxor.h.rl "rd" "rs2" "rs1"
sail RV32: amoxor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.h.rl
llvm RV32_RV64: amoxor.h.rl "rd" "rs2" "rs1"
sail RV64: amoxor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w
llvm RV32_RV64: amoxor.w "rd" "rs2" "rs1"
sail RV32: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w
llvm RV32_RV64: amoxor.w "rd" "rs2" "rs1"
sail RV64: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aq
llvm RV32_RV64: amoxor.w.aq "rd" "rs2" "rs1"
sail RV32: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aq
llvm RV32_RV64: amoxor.w.aq "rd" "rs2" "rs1"
sail RV64: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aqrl
llvm RV32_RV64: amoxor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.aqrl
llvm RV32_RV64: amoxor.w.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.rl
llvm RV32_RV64: amoxor.w.rl "rd" "rs2" "rs1"
sail RV32: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: amoxor.w.rl
llvm RV32_RV64: amoxor.w.rl "rd" "rs2" "rs1"
sail RV64: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: and
llvm RV32_RV64: and "rd" "rs1" "rs2"
sail RV32_RV64: and "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: andi
llvm RV32_RV64: andi "rd" "rs1" "imm12"
sail RV32: andi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: andi
llvm RV32_RV64: andi "rd" "rs1" "imm12"
sail RV64: andi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: andn
llvm RV32_RV64: andn "rd" "rs1" "rs2"
sail RV32: andn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: andn
llvm RV32_RV64: andn "rd" "rs1" "rs2"
sail RV64: andn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: auipc
llvm RV32_RV64: auipc "rd" "imm20"
sail RV32: auipc "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: auipc
llvm RV32_RV64: auipc "rd" "imm20"
sail RV64: auipc "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: bclr
llvm RV32_RV64: bclr "rd" "rs1" "rs2"
sail RV32: bclr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bclr
llvm RV32_RV64: bclr "rd" "rs1" "rs2"
sail RV64: bclr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bclri
llvm RV32_RV64: bclri "rd" "rs1" "shamt"
sail RV32: bclri "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: bclri
llvm RV32_RV64: bclri "rd" "rs1" "shamt"
sail RV64: bclri "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: beq
llvm RV32_RV64: beq "rs1" "rs2" "imm12"
sail RV32: beq "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: beq
llvm RV32_RV64: beq "rs1" "rs2" "imm12"
sail RV64: beq "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bext
llvm RV32_RV64: bext "rd" "rs1" "rs2"
sail RV32: bext "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bext
llvm RV32_RV64: bext "rd" "rs1" "rs2"
sail RV64: bext "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bexti
llvm RV32_RV64: bexti "rd" "rs1" "shamt"
sail RV32: bexti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: bexti
llvm RV32_RV64: bexti "rd" "rs1" "shamt"
sail RV64: bexti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: bge
llvm RV32_RV64: bge "rs1" "rs2" "imm12"
sail RV32: bge "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bge
llvm RV32_RV64: bge "rs1" "rs2" "imm12"
sail RV64: bge "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bgeu
llvm RV32_RV64: bgeu "rs1" "rs2" "imm12"
sail RV32: bgeu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bgeu
llvm RV32_RV64: bgeu "rs1" "rs2" "imm12"
sail RV64: bgeu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: binv
llvm RV32_RV64: binv "rd" "rs1" "rs2"
sail RV32: binv "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: binv
llvm RV32_RV64: binv "rd" "rs1" "rs2"
sail RV64: binv "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: binvi
llvm RV32_RV64: binvi "rd" "rs1" "shamt"
sail RV32: binvi "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: binvi
llvm RV32_RV64: binvi "rd" "rs1" "shamt"
sail RV64: binvi "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: blt
llvm RV32_RV64: blt "rs1" "rs2" "imm12"
sail RV32: blt "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: blt
llvm RV32_RV64: blt "rs1" "rs2" "imm12"
sail RV64: blt "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bltu
llvm RV32_RV64: bltu "rs1" "rs2" "imm12"
sail RV32: bltu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bltu
llvm RV32_RV64: bltu "rs1" "rs2" "imm12"
sail RV64: bltu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bne
llvm RV32_RV64: bne "rs1" "rs2" "imm12"
sail RV32: bne "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: bne
llvm RV32_RV64: bne "rs1" "rs2" "imm12"
sail RV64: bne "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)

Report: brev8
llvm RV32_RV64: brev8 "rd" "rs1"
sail RV32: brev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: brev8
llvm RV32_RV64: brev8 "rd" "rs1"
sail RV64: brev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: bset
llvm RV32_RV64: bset "rd" "rs1" "rs2"
sail RV32: bset "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bset
llvm RV32_RV64: bset "rd" "rs1" "rs2"
sail RV64: bset "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: bseti
llvm RV32_RV64: bseti "rd" "rs1" "shamt"
sail RV32: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: bseti
llvm RV32_RV64: bseti "rd" "rs1" "shamt"
sail RV64: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: c.add
llvm RV32_RV64: c.add "rs1" "rs2"
sail RV32_RV64: c.add "rsd" "rs2"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rsd)

Report: c.addi
llvm RV32_RV64: c.addi "rd" "imm"
sail RV32: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)

Report: c.addi
llvm RV32_RV64: c.addi "rd" "imm"
sail RV64: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)

Report: c.addi16sp
llvm RV32_RV64: c.addi16sp "rd" "imm"
sail RV32: c.addi16sp "imm"
sail: sp - implicit in
sail: sp - implicit out
Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)

Report: c.addi16sp
llvm RV32_RV64: c.addi16sp "rd" "imm"
sail RV64: c.addi16sp "imm"
sail: sp - implicit in
sail: sp - implicit out
Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)

Report: c.addi4spn
llvm RV32_RV64: c.addi4spn "rd" "rs1" "imm"
sail RV32: c.addi4spn "rdc" "nzimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1)
sail ins: (1, nzimm) (-1, sp)

Report: c.addi4spn
llvm RV32_RV64: c.addi4spn "rd" "rs1" "imm"
sail RV64: c.addi4spn "rdc" "nzimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1)
sail ins: (1, nzimm) (-1, sp)

Report: c.addiw
llvm RV64: c.addiw "rd" "imm"
sail RV64: c.addiw "rsd" "imm"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, imm) (0, rsd)

Report: c.addw
llvm RV64: c.addw "rd" "rs2"
sail RV64: c.addw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.and
llvm RV32_RV64: c.and "rd" "rs2"
sail RV32: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.and
llvm RV32_RV64: c.and "rd" "rs2"
sail RV64: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.andi
llvm RV32_RV64: c.andi "rs1" "imm"
sail RV32: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)

Report: c.andi
llvm RV32_RV64: c.andi "rs1" "imm"
sail RV64: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)

Report: c.beqz
llvm RV32_RV64: c.beqz "rs1" "imm"
sail RV32: c.beqz "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.beqz
llvm RV32_RV64: c.beqz "rs1" "imm"
sail RV64: c.beqz "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.bnez
llvm RV32_RV64: c.bnez "rs1" "imm"
sail RV32: c.bnez "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.bnez
llvm RV32_RV64: c.bnez "rs1" "imm"
sail RV64: c.bnez "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)

Report: c.ebreak
llvm RV32_RV64: c.ebreak 
sail RV32: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: c.ebreak
llvm RV32_RV64: c.ebreak 
sail RV64: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: c.fld
llvm RV32_RV64: c.fld "rd" "imm" "rs1"
sail RV32: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.fld
llvm RV32_RV64: c.fld "rd" "imm" "rs1"
sail RV64: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.fldsp
llvm RV32_RV64: c.fldsp "rd" "imm" "rs1"
sail RV32: c.fldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.fldsp
llvm RV32_RV64: c.fldsp "rd" "imm" "rs1"
sail RV64: c.fldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.flw
llvm RV32: c.flw "rd" "imm" "rs1"
sail RV32: c.flw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.flwsp
llvm RV32: c.flwsp "rd" "imm" "rs1"
sail RV32: c.flwsp "rd" "imm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, imm) (-1, sp)

Report: c.fsd
llvm RV32_RV64: c.fsd "rs2" "imm" "rs1"
sail RV32: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.fsd
llvm RV32_RV64: c.fsd "rs2" "imm" "rs1"
sail RV64: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.fsdsp
llvm RV32_RV64: c.fsdsp "rs2" "imm" "rs1"
sail RV32: c.fsdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.fsdsp
llvm RV32_RV64: c.fsdsp "rs2" "imm" "rs1"
sail RV64: c.fsdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.fsw
llvm RV32: c.fsw "rs2" "imm" "rs1"
sail RV32: c.fsw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.fswsp
llvm RV32: c.fswsp "rs2" "imm" "rs1"
sail RV32: c.fswsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.j
llvm RV32_RV64: c.j "offset"
sail RV32: c.j "imm"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)

Report: c.j
llvm RV32_RV64: c.j "offset"
sail RV64: c.j "imm"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)

Report: c.jal
llvm RV32: c.jal "offset"
sail RV32: c.jal "imm"
sail: ra - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, offset)
sail ins: (0, imm)

Report: c.jalr
llvm RV32_RV64: c.jalr "rs1"
sail RV32: c.jalr "rs1"
sail: ra - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.jalr
llvm RV32_RV64: c.jalr "rs1"
sail RV64: c.jalr "rs1"
sail: ra - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.jr
llvm RV32_RV64: c.jr "rs1"
sail RV32: c.jr "rs1"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.jr
llvm RV32_RV64: c.jr "rs1"
sail RV64: c.jr "rs1"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)

Report: c.lbu
llvm RV32_RV64: c.lbu "rd" "imm" "rs1"
sail RV32: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.lbu
llvm RV32_RV64: c.lbu "rd" "imm" "rs1"
sail RV64: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.ld
llvm RV64: c.ld "rd" "imm" "rs1"
sail RV64: c.ld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.ldsp
llvm RV64: c.ldsp "rd" "imm" "rs1"
sail RV64: c.ldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.lh
llvm RV32_RV64: c.lh "rd" "imm" "rs1"
sail RV32: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.lh
llvm RV32_RV64: c.lh "rd" "imm" "rs1"
sail RV64: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.lhu
llvm RV32_RV64: c.lhu "rd" "imm" "rs1"
sail RV32: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.lhu
llvm RV32_RV64: c.lhu "rd" "imm" "rs1"
sail RV64: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)

Report: c.li
llvm RV32_RV64: c.li "rd" "imm"
sail RV32: c.li "rd" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)

Report: c.li
llvm RV32_RV64: c.li "rd" "imm"
sail RV64: c.li "rd" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)

Report: c.lui
llvm RV32_RV64: c.lui "rd" "imm"
sail RV32: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)

Report: c.lui
llvm RV32_RV64: c.lui "rd" "imm"
sail RV64: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)

Report: c.lw
llvm RV32_RV64: c.lw "rd" "imm" "rs1"
sail RV32: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.lw
llvm RV32_RV64: c.lw "rd" "imm" "rs1"
sail RV64: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)

Report: c.lwsp
llvm RV32_RV64: c.lwsp "rd" "imm" "rs1"
sail RV32: c.lwsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.lwsp
llvm RV32_RV64: c.lwsp "rd" "imm" "rs1"
sail RV64: c.lwsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)

Report: c.mul
llvm RV32_RV64: c.mul "rd" "rs2"
sail RV32: c.mul "rsdc" "rs2c"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2c) (0, rsdc)

Report: c.mul
llvm RV32_RV64: c.mul "rd" "rs2"
sail RV64: c.mul "rsdc" "rs2c"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2c) (0, rsdc)

Report: c.mv
llvm RV32_RV64: c.mv "rs1" "rs2"
sail RV32_RV64: c.mv "rd" "rs2"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rs1)
sail outs: (0, rd)
llvm ins: (1, rs2)
sail ins: (1, rs2) (-1, zreg)

Report: c.nop
llvm RV32_RV64: c.nop "imm"
sail RV32: c.nop 
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 

Report: c.nop
llvm RV32_RV64: c.nop "imm"
sail RV64: c.nop 
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 

Report: c.not
llvm RV32_RV64: c.not "rd"
sail RV32: c.not "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.not
llvm RV32_RV64: c.not "rd"
sail RV64: c.not "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.or
llvm RV32_RV64: c.or "rd" "rs2"
sail RV32: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.or
llvm RV32_RV64: c.or "rd" "rs2"
sail RV64: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.sb
llvm RV32_RV64: c.sb "rs2" "imm" "rs1"
sail RV32: c.sb "rs2c" "uimm" "rs1c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs1c) (1, uimm) (0, rs2c)

Report: c.sb
llvm RV32_RV64: c.sb "rs2" "imm" "rs1"
sail RV64: c.sb "rs2c" "uimm" "rs1c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs1c) (1, uimm) (0, rs2c)

Report: c.sd
llvm RV64: c.sd "rs2" "imm" "rs1"
sail RV64: c.sd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.sdsp
llvm RV64: c.sdsp "rs2" "imm" "rs1"
sail RV64: c.sdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.sext.b
llvm RV32_RV64: c.sext.b "rd"
sail RV32: c.sext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sext.b
llvm RV32_RV64: c.sext.b "rd"
sail RV64: c.sext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sext.h
llvm RV32_RV64: c.sext.h "rd"
sail RV32: c.sext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sext.h
llvm RV32_RV64: c.sext.h "rd"
sail RV64: c.sext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.sh
llvm RV32_RV64: c.sh "rs2" "imm" "rs1"
sail RV32: c.sh "rs1c" "uimm" "rs2c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs2c) (1, uimm) (0, rs1c)

Report: c.sh
llvm RV32_RV64: c.sh "rs2" "imm" "rs1"
sail RV64: c.sh "rs1c" "uimm" "rs2c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs2c) (1, uimm) (0, rs1c)

Report: c.slli
llvm RV32_RV64: c.slli "rd" "imm"
sail RV32: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)

Report: c.slli
llvm RV32_RV64: c.slli "rd" "imm"
sail RV64: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)

Report: c.srai
llvm RV32_RV64: c.srai "rs1" "imm"
sail RV32: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.srai
llvm RV32_RV64: c.srai "rs1" "imm"
sail RV64: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.srli
llvm RV32_RV64: c.srli "rs1" "imm"
sail RV32: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.srli
llvm RV32_RV64: c.srli "rs1" "imm"
sail RV64: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)

Report: c.sub
llvm RV32_RV64: c.sub "rd" "rs2"
sail RV32: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.sub
llvm RV32_RV64: c.sub "rd" "rs2"
sail RV64: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.subw
llvm RV64: c.subw "rd" "rs2"
sail RV64: c.subw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.sw
llvm RV32_RV64: c.sw "rs2" "imm" "rs1"
sail RV32: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.sw
llvm RV32_RV64: c.sw "rs2" "imm" "rs1"
sail RV64: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)

Report: c.swsp
llvm RV32_RV64: c.swsp "rs2" "imm" "rs1"
sail RV32: c.swsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.swsp
llvm RV32_RV64: c.swsp "rs2" "imm" "rs1"
sail RV64: c.swsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)

Report: c.xor
llvm RV32_RV64: c.xor "rd" "rs2"
sail RV32: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.xor
llvm RV32_RV64: c.xor "rd" "rs2"
sail RV64: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)

Report: c.zext.b
llvm RV32_RV64: c.zext.b "rd"
sail RV32: c.zext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.b
llvm RV32_RV64: c.zext.b "rd"
sail RV64: c.zext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.h
llvm RV32_RV64: c.zext.h "rd"
sail RV32: c.zext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.h
llvm RV32_RV64: c.zext.h "rd"
sail RV64: c.zext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)

Report: c.zext.w
llvm RV64: c.zext.w "rd"
sail RV64: c.zext.w "rsdc"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc) (-1, v0)

Report: clmul
llvm RV32_RV64: clmul "rd" "rs1" "rs2"
sail RV32: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmul
llvm RV32_RV64: clmul "rd" "rs1" "rs2"
sail RV64: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulh
llvm RV32_RV64: clmulh "rd" "rs1" "rs2"
sail RV32: clmulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulh
llvm RV32_RV64: clmulh "rd" "rs1" "rs2"
sail RV64: clmulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulr
llvm RV32_RV64: clmulr "rd" "rs1" "rs2"
sail RV32: clmulr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clmulr
llvm RV32_RV64: clmulr "rd" "rs1" "rs2"
sail RV64: clmulr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: clz
llvm RV32_RV64: clz "rd" "rs1"
sail RV32: clz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: clz
llvm RV32_RV64: clz "rd" "rs1"
sail RV64: clz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: clzw
llvm RV64: clzw "rd" "rs1"
sail RV64: clzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: cpop
llvm RV32_RV64: cpop "rd" "rs1"
sail RV32: cpop "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: cpop
llvm RV32_RV64: cpop "rd" "rs1"
sail RV64: cpop "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: cpopw
llvm RV64: cpopw "rd" "rs1"
sail RV64: cpopw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: csrrc
llvm RV32_RV64: csrrc "rd" "imm12" "rs1"
sail RV32: csrrc "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrc
llvm RV32_RV64: csrrc "rd" "imm12" "rs1"
sail RV64: csrrc "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrci
llvm RV32_RV64: csrrci "rd" "imm12" "rs1"
sail RV32: csrrci "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrci
llvm RV32_RV64: csrrci "rd" "imm12" "rs1"
sail RV64: csrrci "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrs
llvm RV32_RV64: csrrs "rd" "imm12" "rs1"
sail RV32: csrrs "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrs
llvm RV32_RV64: csrrs "rd" "imm12" "rs1"
sail RV64: csrrs "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrsi
llvm RV32_RV64: csrrsi "rd" "imm12" "rs1"
sail RV32: csrrsi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrsi
llvm RV32_RV64: csrrsi "rd" "imm12" "rs1"
sail RV64: csrrsi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrw
llvm RV32_RV64: csrrw "rd" "imm12" "rs1"
sail RV32: csrrw "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrw
llvm RV32_RV64: csrrw "rd" "imm12" "rs1"
sail RV64: csrrw "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrwi
llvm RV32_RV64: csrrwi "rd" "imm12" "rs1"
sail RV32: csrrwi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: csrrwi
llvm RV32_RV64: csrrwi "rd" "imm12" "rs1"
sail RV64: csrrwi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)

Report: ctz
llvm RV32_RV64: ctz "rd" "rs1"
sail RV32: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: ctz
llvm RV32_RV64: ctz "rd" "rs1"
sail RV64: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: ctzw
llvm RV64: ctzw "rd" "rs1"
sail RV64: ctzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Couldn't find in sail cv.abs RV32

Couldn't find in sail cv.abs.b RV32

Couldn't find in sail cv.abs.h RV32

Couldn't find in sail cv.add.b RV32

Couldn't find in sail cv.add.div2 RV32

Couldn't find in sail cv.add.div4 RV32

Couldn't find in sail cv.add.div8 RV32

Couldn't find in sail cv.add.h RV32

Couldn't find in sail cv.add.sc.b RV32

Couldn't find in sail cv.add.sc.h RV32

Couldn't find in sail cv.add.sci.b RV32

Couldn't find in sail cv.add.sci.h RV32

Couldn't find in sail cv.addn RV32

Couldn't find in sail cv.addnr RV32

Couldn't find in sail cv.addrn RV32

Couldn't find in sail cv.addrnr RV32

Couldn't find in sail cv.addun RV32

Couldn't find in sail cv.addunr RV32

Couldn't find in sail cv.addurn RV32

Couldn't find in sail cv.addurnr RV32

Couldn't find in sail cv.and.b RV32

Couldn't find in sail cv.and.h RV32

Couldn't find in sail cv.and.sc.b RV32

Couldn't find in sail cv.and.sc.h RV32

Couldn't find in sail cv.and.sci.b RV32

Couldn't find in sail cv.and.sci.h RV32

Couldn't find in sail cv.avg.b RV32

Couldn't find in sail cv.avg.h RV32

Couldn't find in sail cv.avg.sc.b RV32

Couldn't find in sail cv.avg.sc.h RV32

Couldn't find in sail cv.avg.sci.b RV32

Couldn't find in sail cv.avg.sci.h RV32

Couldn't find in sail cv.avgu.b RV32

Couldn't find in sail cv.avgu.h RV32

Couldn't find in sail cv.avgu.sc.b RV32

Couldn't find in sail cv.avgu.sc.h RV32

Couldn't find in sail cv.avgu.sci.b RV32

Couldn't find in sail cv.avgu.sci.h RV32

Couldn't find in sail cv.bclr RV32

Couldn't find in sail cv.bclrr RV32

Couldn't find in sail cv.beqimm RV32

Couldn't find in sail cv.bitrev RV32

Couldn't find in sail cv.bneimm RV32

Couldn't find in sail cv.bset RV32

Couldn't find in sail cv.bsetr RV32

Couldn't find in sail cv.clb RV32

Couldn't find in sail cv.clip RV32

Couldn't find in sail cv.clipr RV32

Couldn't find in sail cv.clipu RV32

Couldn't find in sail cv.clipur RV32

Couldn't find in sail cv.cmpeq.b RV32

Couldn't find in sail cv.cmpeq.h RV32

Couldn't find in sail cv.cmpeq.sc.b RV32

Couldn't find in sail cv.cmpeq.sc.h RV32

Couldn't find in sail cv.cmpeq.sci.b RV32

Couldn't find in sail cv.cmpeq.sci.h RV32

Couldn't find in sail cv.cmpge.b RV32

Couldn't find in sail cv.cmpge.h RV32

Couldn't find in sail cv.cmpge.sc.b RV32

Couldn't find in sail cv.cmpge.sc.h RV32

Couldn't find in sail cv.cmpge.sci.b RV32

Couldn't find in sail cv.cmpge.sci.h RV32

Couldn't find in sail cv.cmpgeu.b RV32

Couldn't find in sail cv.cmpgeu.h RV32

Couldn't find in sail cv.cmpgeu.sc.b RV32

Couldn't find in sail cv.cmpgeu.sc.h RV32

Couldn't find in sail cv.cmpgeu.sci.b RV32

Couldn't find in sail cv.cmpgeu.sci.h RV32

Couldn't find in sail cv.cmpgt.b RV32

Couldn't find in sail cv.cmpgt.h RV32

Couldn't find in sail cv.cmpgt.sc.b RV32

Couldn't find in sail cv.cmpgt.sc.h RV32

Couldn't find in sail cv.cmpgt.sci.b RV32

Couldn't find in sail cv.cmpgt.sci.h RV32

Couldn't find in sail cv.cmpgtu.b RV32

Couldn't find in sail cv.cmpgtu.h RV32

Couldn't find in sail cv.cmpgtu.sc.b RV32

Couldn't find in sail cv.cmpgtu.sc.h RV32

Couldn't find in sail cv.cmpgtu.sci.b RV32

Couldn't find in sail cv.cmpgtu.sci.h RV32

Couldn't find in sail cv.cmple.b RV32

Couldn't find in sail cv.cmple.h RV32

Couldn't find in sail cv.cmple.sc.b RV32

Couldn't find in sail cv.cmple.sc.h RV32

Couldn't find in sail cv.cmple.sci.b RV32

Couldn't find in sail cv.cmple.sci.h RV32

Couldn't find in sail cv.cmpleu.b RV32

Couldn't find in sail cv.cmpleu.h RV32

Couldn't find in sail cv.cmpleu.sc.b RV32

Couldn't find in sail cv.cmpleu.sc.h RV32

Couldn't find in sail cv.cmpleu.sci.b RV32

Couldn't find in sail cv.cmpleu.sci.h RV32

Couldn't find in sail cv.cmplt.b RV32

Couldn't find in sail cv.cmplt.h RV32

Couldn't find in sail cv.cmplt.sc.b RV32

Couldn't find in sail cv.cmplt.sc.h RV32

Couldn't find in sail cv.cmplt.sci.b RV32

Couldn't find in sail cv.cmplt.sci.h RV32

Couldn't find in sail cv.cmpltu.b RV32

Couldn't find in sail cv.cmpltu.h RV32

Couldn't find in sail cv.cmpltu.sc.b RV32

Couldn't find in sail cv.cmpltu.sc.h RV32

Couldn't find in sail cv.cmpltu.sci.b RV32

Couldn't find in sail cv.cmpltu.sci.h RV32

Couldn't find in sail cv.cmpne.b RV32

Couldn't find in sail cv.cmpne.h RV32

Couldn't find in sail cv.cmpne.sc.b RV32

Couldn't find in sail cv.cmpne.sc.h RV32

Couldn't find in sail cv.cmpne.sci.b RV32

Couldn't find in sail cv.cmpne.sci.h RV32

Couldn't find in sail cv.cnt RV32

Couldn't find in sail cv.cplxconj RV32

Couldn't find in sail cv.cplxmul.i RV32

Couldn't find in sail cv.cplxmul.i.div2 RV32

Couldn't find in sail cv.cplxmul.i.div4 RV32

Couldn't find in sail cv.cplxmul.i.div8 RV32

Couldn't find in sail cv.cplxmul.r RV32

Couldn't find in sail cv.cplxmul.r.div2 RV32

Couldn't find in sail cv.cplxmul.r.div4 RV32

Couldn't find in sail cv.cplxmul.r.div8 RV32

Couldn't find in sail cv.dotsp.b RV32

Couldn't find in sail cv.dotsp.h RV32

Couldn't find in sail cv.dotsp.sc.b RV32

Couldn't find in sail cv.dotsp.sc.h RV32

Couldn't find in sail cv.dotsp.sci.b RV32

Couldn't find in sail cv.dotsp.sci.h RV32

Couldn't find in sail cv.dotup.b RV32

Couldn't find in sail cv.dotup.h RV32

Couldn't find in sail cv.dotup.sc.b RV32

Couldn't find in sail cv.dotup.sc.h RV32

Couldn't find in sail cv.dotup.sci.b RV32

Couldn't find in sail cv.dotup.sci.h RV32

Couldn't find in sail cv.dotusp.b RV32

Couldn't find in sail cv.dotusp.h RV32

Couldn't find in sail cv.dotusp.sc.b RV32

Couldn't find in sail cv.dotusp.sc.h RV32

Couldn't find in sail cv.dotusp.sci.b RV32

Couldn't find in sail cv.dotusp.sci.h RV32

Couldn't find in sail cv.elw RV32

Couldn't find in sail cv.extbs RV32

Couldn't find in sail cv.extbz RV32

Couldn't find in sail cv.exths RV32

Couldn't find in sail cv.exthz RV32

Couldn't find in sail cv.extract RV32

Couldn't find in sail cv.extract.b RV32

Couldn't find in sail cv.extract.h RV32

Couldn't find in sail cv.extractr RV32

Couldn't find in sail cv.extractu RV32

Couldn't find in sail cv.extractu.b RV32

Couldn't find in sail cv.extractu.h RV32

Couldn't find in sail cv.extractur RV32

Couldn't find in sail cv.ff1 RV32

Couldn't find in sail cv.fl1 RV32

Couldn't find in sail cv.insert RV32

Couldn't find in sail cv.insert.b RV32

Couldn't find in sail cv.insert.h RV32

Couldn't find in sail cv.insertr RV32

Couldn't find in sail cv.lb RV32

Couldn't find in sail cv.lbu RV32

Couldn't find in sail cv.lh RV32

Couldn't find in sail cv.lhu RV32

Couldn't find in sail cv.lw RV32

Couldn't find in sail cv.mac RV32

Couldn't find in sail cv.machhsn RV32

Couldn't find in sail cv.machhsrn RV32

Couldn't find in sail cv.machhun RV32

Couldn't find in sail cv.machhurn RV32

Couldn't find in sail cv.macsn RV32

Couldn't find in sail cv.macsrn RV32

Couldn't find in sail cv.macun RV32

Couldn't find in sail cv.macurn RV32

Couldn't find in sail cv.max RV32

Couldn't find in sail cv.max.b RV32

Couldn't find in sail cv.max.h RV32

Couldn't find in sail cv.max.sc.b RV32

Couldn't find in sail cv.max.sc.h RV32

Couldn't find in sail cv.max.sci.b RV32

Couldn't find in sail cv.max.sci.h RV32

Couldn't find in sail cv.maxu RV32

Couldn't find in sail cv.maxu.b RV32

Couldn't find in sail cv.maxu.h RV32

Couldn't find in sail cv.maxu.sc.b RV32

Couldn't find in sail cv.maxu.sc.h RV32

Couldn't find in sail cv.maxu.sci.b RV32

Couldn't find in sail cv.maxu.sci.h RV32

Couldn't find in sail cv.min RV32

Couldn't find in sail cv.min.b RV32

Couldn't find in sail cv.min.h RV32

Couldn't find in sail cv.min.sc.b RV32

Couldn't find in sail cv.min.sc.h RV32

Couldn't find in sail cv.min.sci.b RV32

Couldn't find in sail cv.min.sci.h RV32

Couldn't find in sail cv.minu RV32

Couldn't find in sail cv.minu.b RV32

Couldn't find in sail cv.minu.h RV32

Couldn't find in sail cv.minu.sc.b RV32

Couldn't find in sail cv.minu.sc.h RV32

Couldn't find in sail cv.minu.sci.b RV32

Couldn't find in sail cv.minu.sci.h RV32

Couldn't find in sail cv.msu RV32

Couldn't find in sail cv.mulhhsn RV32

Couldn't find in sail cv.mulhhsrn RV32

Couldn't find in sail cv.mulhhun RV32

Couldn't find in sail cv.mulhhurn RV32

Couldn't find in sail cv.mulsn RV32

Couldn't find in sail cv.mulsrn RV32

Couldn't find in sail cv.mulun RV32

Couldn't find in sail cv.mulurn RV32

Couldn't find in sail cv.or.b RV32

Couldn't find in sail cv.or.h RV32

Couldn't find in sail cv.or.sc.b RV32

Couldn't find in sail cv.or.sc.h RV32

Couldn't find in sail cv.or.sci.b RV32

Couldn't find in sail cv.or.sci.h RV32

Couldn't find in sail cv.pack RV32

Couldn't find in sail cv.pack.h RV32

Couldn't find in sail cv.packhi.b RV32

Couldn't find in sail cv.packlo.b RV32

Couldn't find in sail cv.ror RV32

Couldn't find in sail cv.sb RV32

Couldn't find in sail cv.sdotsp.b RV32

Couldn't find in sail cv.sdotsp.h RV32

Couldn't find in sail cv.sdotsp.sc.b RV32

Couldn't find in sail cv.sdotsp.sc.h RV32

Couldn't find in sail cv.sdotsp.sci.b RV32

Couldn't find in sail cv.sdotsp.sci.h RV32

Couldn't find in sail cv.sdotup.b RV32

Couldn't find in sail cv.sdotup.h RV32

Couldn't find in sail cv.sdotup.sc.b RV32

Couldn't find in sail cv.sdotup.sc.h RV32

Couldn't find in sail cv.sdotup.sci.b RV32

Couldn't find in sail cv.sdotup.sci.h RV32

Couldn't find in sail cv.sdotusp.b RV32

Couldn't find in sail cv.sdotusp.h RV32

Couldn't find in sail cv.sdotusp.sc.b RV32

Couldn't find in sail cv.sdotusp.sc.h RV32

Couldn't find in sail cv.sdotusp.sci.b RV32

Couldn't find in sail cv.sdotusp.sci.h RV32

Couldn't find in sail cv.sh RV32

Couldn't find in sail cv.shuffle.b RV32

Couldn't find in sail cv.shuffle.h RV32

Couldn't find in sail cv.shuffle.sci.h RV32

Couldn't find in sail cv.shuffle2.b RV32

Couldn't find in sail cv.shuffle2.h RV32

Couldn't find in sail cv.shufflei0.sci.b RV32

Couldn't find in sail cv.shufflei1.sci.b RV32

Couldn't find in sail cv.shufflei2.sci.b RV32

Couldn't find in sail cv.shufflei3.sci.b RV32

Couldn't find in sail cv.slet RV32

Couldn't find in sail cv.sletu RV32

Couldn't find in sail cv.sll.b RV32

Couldn't find in sail cv.sll.h RV32

Couldn't find in sail cv.sll.sc.b RV32

Couldn't find in sail cv.sll.sc.h RV32

Couldn't find in sail cv.sll.sci.b RV32

Couldn't find in sail cv.sll.sci.h RV32

Couldn't find in sail cv.sra.b RV32

Couldn't find in sail cv.sra.h RV32

Couldn't find in sail cv.sra.sc.b RV32

Couldn't find in sail cv.sra.sc.h RV32

Couldn't find in sail cv.sra.sci.b RV32

Couldn't find in sail cv.sra.sci.h RV32

Couldn't find in sail cv.srl.b RV32

Couldn't find in sail cv.srl.h RV32

Couldn't find in sail cv.srl.sc.b RV32

Couldn't find in sail cv.srl.sc.h RV32

Couldn't find in sail cv.srl.sci.b RV32

Couldn't find in sail cv.srl.sci.h RV32

Couldn't find in sail cv.sub.b RV32

Couldn't find in sail cv.sub.div2 RV32

Couldn't find in sail cv.sub.div4 RV32

Couldn't find in sail cv.sub.div8 RV32

Couldn't find in sail cv.sub.h RV32

Couldn't find in sail cv.sub.sc.b RV32

Couldn't find in sail cv.sub.sc.h RV32

Couldn't find in sail cv.sub.sci.b RV32

Couldn't find in sail cv.sub.sci.h RV32

Couldn't find in sail cv.subn RV32

Couldn't find in sail cv.subnr RV32

Couldn't find in sail cv.subrn RV32

Couldn't find in sail cv.subrnr RV32

Couldn't find in sail cv.subrotmj RV32

Couldn't find in sail cv.subrotmj.div2 RV32

Couldn't find in sail cv.subrotmj.div4 RV32

Couldn't find in sail cv.subrotmj.div8 RV32

Couldn't find in sail cv.subun RV32

Couldn't find in sail cv.subunr RV32

Couldn't find in sail cv.suburn RV32

Couldn't find in sail cv.suburnr RV32

Couldn't find in sail cv.sw RV32

Couldn't find in sail cv.xor.b RV32

Couldn't find in sail cv.xor.h RV32

Couldn't find in sail cv.xor.sc.b RV32

Couldn't find in sail cv.xor.sc.h RV32

Couldn't find in sail cv.xor.sci.b RV32

Couldn't find in sail cv.xor.sci.h RV32

Report: czero.eqz
llvm RV32_RV64: czero.eqz "rd" "rs1" "rs2"
sail RV32: czero.eqz "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: czero.eqz
llvm RV32_RV64: czero.eqz "rd" "rs1" "rs2"
sail RV64: czero.eqz "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: czero.nez
llvm RV32_RV64: czero.nez "rd" "rs1" "rs2"
sail RV32: czero.nez "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: czero.nez
llvm RV32_RV64: czero.nez "rd" "rs1" "rs2"
sail RV64: czero.nez "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: div
llvm RV32_RV64: div "rd" "rs1" "rs2"
sail RV32: div "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: div
llvm RV32_RV64: div "rd" "rs1" "rs2"
sail RV64: div "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divu
llvm RV32_RV64: divu "rd" "rs1" "rs2"
sail RV32: divu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divu
llvm RV32_RV64: divu "rd" "rs1" "rs2"
sail RV64: divu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divuw
llvm RV64: divuw "rd" "rs1" "rs2"
sail RV64: divuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: divw
llvm RV64: divw "rd" "rs1" "rs2"
sail RV64: divw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: ebreak
llvm RV32_RV64: ebreak 
sail RV32: ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: ebreak
llvm RV32_RV64: ebreak 
sail RV64: ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: ecall
llvm RV32_RV64: ecall 
sail RV32: ecall 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: ecall
llvm RV32_RV64: ecall 
sail RV64: ecall 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: fadd.d
llvm RV32: fadd.d "rd" "rs1" "rs2" "frm"
sail RV32: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.d
llvm RV64: fadd.d "rd" "rs1" "rs2" "frm"
sail RV64: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.h
llvm RV32_RV64: fadd.h "rd" "rs1" "rs2" "frm"
sail RV32: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.h
llvm RV32_RV64: fadd.h "rd" "rs1" "rs2" "frm"
sail RV64: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.s
llvm RV32_RV64: fadd.s "rd" "rs1" "rs2" "frm"
sail RV32: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fadd.s
llvm RV32_RV64: fadd.s "rd" "rs1" "rs2" "frm"
sail RV64: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fclass.d
llvm RV32: fclass.d "rd" "rs1"
sail RV32: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.d
llvm RV64: fclass.d "rd" "rs1"
sail RV64: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.h
llvm RV32_RV64: fclass.h "rd" "rs1"
sail RV32: fclass.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.h
llvm RV32_RV64: fclass.h "rd" "rs1"
sail RV64: fclass.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.s
llvm RV32_RV64: fclass.s "rd" "rs1"
sail RV32: fclass.s "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fclass.s
llvm RV32_RV64: fclass.s "rd" "rs1"
sail RV64: fclass.s "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fcvt.d.h
llvm RV32: fcvt.d.h "rd" "rs1" "frm"
sail RV32: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.h
llvm RV64: fcvt.d.h "rd" "rs1" "frm"
sail RV64: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.l
llvm RV64: fcvt.d.l "rd" "rs1" "frm"
sail RV64: fcvt.d.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.lu
llvm RV64: fcvt.d.lu "rd" "rs1" "frm"
sail RV64: fcvt.d.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.s
llvm RV32: fcvt.d.s "rd" "rs1" "frm"
sail RV32: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.s
llvm RV64: fcvt.d.s "rd" "rs1" "frm"
sail RV64: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.w
llvm RV32: fcvt.d.w "rd" "rs1" "frm"
sail RV32: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.w
llvm RV64: fcvt.d.w "rd" "rs1" "frm"
sail RV64: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.wu
llvm RV32: fcvt.d.wu "rd" "rs1" "frm"
sail RV32: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.d.wu
llvm RV64: fcvt.d.wu "rd" "rs1" "frm"
sail RV64: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.d
llvm RV32: fcvt.h.d "rd" "rs1" "frm"
sail RV32: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.d
llvm RV64: fcvt.h.d "rd" "rs1" "frm"
sail RV64: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.l
llvm RV64: fcvt.h.l "rd" "rs1" "frm"
sail RV64: fcvt.h.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.lu
llvm RV64: fcvt.h.lu "rd" "rs1" "frm"
sail RV64: fcvt.h.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.s
llvm RV32_RV64: fcvt.h.s "rd" "rs1" "frm"
sail RV32: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.s
llvm RV32_RV64: fcvt.h.s "rd" "rs1" "frm"
sail RV64: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.w
llvm RV32_RV64: fcvt.h.w "rd" "rs1" "frm"
sail RV32: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.w
llvm RV32_RV64: fcvt.h.w "rd" "rs1" "frm"
sail RV64: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.wu
llvm RV32_RV64: fcvt.h.wu "rd" "rs1" "frm"
sail RV32: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.h.wu
llvm RV32_RV64: fcvt.h.wu "rd" "rs1" "frm"
sail RV64: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.d
llvm RV64: fcvt.l.d "rd" "rs1" "frm"
sail RV64: fcvt.l.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.h
llvm RV64: fcvt.l.h "rd" "rs1" "frm"
sail RV64: fcvt.l.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.l.s
llvm RV64: fcvt.l.s "rd" "rs1" "frm"
sail RV64: fcvt.l.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.d
llvm RV64: fcvt.lu.d "rd" "rs1" "frm"
sail RV64: fcvt.lu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.h
llvm RV64: fcvt.lu.h "rd" "rs1" "frm"
sail RV64: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.lu.s
llvm RV64: fcvt.lu.s "rd" "rs1" "frm"
sail RV64: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.d
llvm RV32: fcvt.s.d "rd" "rs1" "frm"
sail RV32: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.d
llvm RV64: fcvt.s.d "rd" "rs1" "frm"
sail RV64: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.h
llvm RV32_RV64: fcvt.s.h "rd" "rs1" "frm"
sail RV32: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.h
llvm RV32_RV64: fcvt.s.h "rd" "rs1" "frm"
sail RV64: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.l
llvm RV64: fcvt.s.l "rd" "rs1" "frm"
sail RV64: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.lu
llvm RV64: fcvt.s.lu "rd" "rs1" "frm"
sail RV64: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.w
llvm RV32_RV64: fcvt.s.w "rd" "rs1" "frm"
sail RV32: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.w
llvm RV32_RV64: fcvt.s.w "rd" "rs1" "frm"
sail RV64: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.wu
llvm RV32_RV64: fcvt.s.wu "rd" "rs1" "frm"
sail RV32: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.s.wu
llvm RV32_RV64: fcvt.s.wu "rd" "rs1" "frm"
sail RV64: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.d
llvm RV32: fcvt.w.d "rd" "rs1" "frm"
sail RV32: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.d
llvm RV64: fcvt.w.d "rd" "rs1" "frm"
sail RV64: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.h
llvm RV32_RV64: fcvt.w.h "rd" "rs1" "frm"
sail RV32: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.h
llvm RV32_RV64: fcvt.w.h "rd" "rs1" "frm"
sail RV64: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.s
llvm RV32_RV64: fcvt.w.s "rd" "rs1" "frm"
sail RV32: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.w.s
llvm RV32_RV64: fcvt.w.s "rd" "rs1" "frm"
sail RV64: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.d
llvm RV32: fcvt.wu.d "rd" "rs1" "frm"
sail RV32: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.d
llvm RV64: fcvt.wu.d "rd" "rs1" "frm"
sail RV64: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.h
llvm RV32_RV64: fcvt.wu.h "rd" "rs1" "frm"
sail RV32: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.h
llvm RV32_RV64: fcvt.wu.h "rd" "rs1" "frm"
sail RV64: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.s
llvm RV32_RV64: fcvt.wu.s "rd" "rs1" "frm"
sail RV32: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvt.wu.s
llvm RV32_RV64: fcvt.wu.s "rd" "rs1" "frm"
sail RV64: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fcvtmod.w.d
llvm RV32_RV64: fcvtmod.w.d "rd" "rs1" "frm"
sail RV32: fcvtmod.w.d "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (1, rs1)

Report: fcvtmod.w.d
llvm RV32_RV64: fcvtmod.w.d "rd" "rs1" "frm"
sail RV64: fcvtmod.w.d "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (1, rs1)

Report: fdiv.d
llvm RV32: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.d
llvm RV64: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV64: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.h
llvm RV32_RV64: fdiv.h "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.h
llvm RV32_RV64: fdiv.h "rd" "rs1" "rs2" "frm"
sail RV64: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.s
llvm RV32_RV64: fdiv.s "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fdiv.s
llvm RV32_RV64: fdiv.s "rd" "rs1" "rs2" "frm"
sail RV64: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fence
llvm RV32_RV64: fence "pred" "succ"
sail RV32_RV64: fence "pred" "succ"
llvm outs: 
sail outs: 
llvm ins: (1, succ) (0, pred)
sail ins: (1, succ) (0, pred)

Report: fence.i
llvm RV32_RV64: fence.i 
sail RV32_RV64: fence.i 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 

Report: fence.tso
llvm RV32_RV64: fence.tso 
sail RV32_RV64: fence.tso "pred" "succ"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: 
sail ins: (1, succ) (0, pred)

Report: feq.d
llvm RV32: feq.d "rd" "rs1" "rs2"
sail RV32: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.d
llvm RV64: feq.d "rd" "rs1" "rs2"
sail RV64: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.h
llvm RV32_RV64: feq.h "rd" "rs1" "rs2"
sail RV32: feq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.h
llvm RV32_RV64: feq.h "rd" "rs1" "rs2"
sail RV64: feq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.s
llvm RV32_RV64: feq.s "rd" "rs1" "rs2"
sail RV32: feq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: feq.s
llvm RV32_RV64: feq.s "rd" "rs1" "rs2"
sail RV64: feq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fld
llvm RV32_RV64: fld "rd" "imm12" "rs1"
sail RV32: fld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fld
llvm RV32_RV64: fld "rd" "imm12" "rs1"
sail RV64: fld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fle.d
llvm RV32: fle.d "rd" "rs1" "rs2"
sail RV32: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.d
llvm RV64: fle.d "rd" "rs1" "rs2"
sail RV64: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.h
llvm RV32_RV64: fle.h "rd" "rs1" "rs2"
sail RV32: fle.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.h
llvm RV32_RV64: fle.h "rd" "rs1" "rs2"
sail RV64: fle.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.s
llvm RV32_RV64: fle.s "rd" "rs1" "rs2"
sail RV32: fle.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fle.s
llvm RV32_RV64: fle.s "rd" "rs1" "rs2"
sail RV64: fle.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.d
llvm RV32_RV64: fleq.d "rd" "rs1" "rs2"
sail RV32: fleq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.d
llvm RV32_RV64: fleq.d "rd" "rs1" "rs2"
sail RV64: fleq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.h
llvm RV32_RV64: fleq.h "rd" "rs1" "rs2"
sail RV32: fleq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.h
llvm RV32_RV64: fleq.h "rd" "rs1" "rs2"
sail RV64: fleq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.s
llvm RV32_RV64: fleq.s "rd" "rs1" "rs2"
sail RV32: fleq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fleq.s
llvm RV32_RV64: fleq.s "rd" "rs1" "rs2"
sail RV64: fleq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flh
llvm RV32_RV64: flh "rd" "imm12" "rs1"
sail RV32: flh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: flh
llvm RV32_RV64: flh "rd" "imm12" "rs1"
sail RV64: flh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fli.d
llvm RV32_RV64: fli.d "rd" "imm"
sail RV32: fli.d "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.d
llvm RV32_RV64: fli.d "rd" "imm"
sail RV64: fli.d "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.h
llvm RV32_RV64: fli.h "rd" "imm"
sail RV32: fli.h "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.h
llvm RV32_RV64: fli.h "rd" "imm"
sail RV64: fli.h "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.s
llvm RV32_RV64: fli.s "rd" "imm"
sail RV32: fli.s "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: fli.s
llvm RV32_RV64: fli.s "rd" "imm"
sail RV64: fli.s "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)

Report: flt.d
llvm RV32: flt.d "rd" "rs1" "rs2"
sail RV32: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.d
llvm RV64: flt.d "rd" "rs1" "rs2"
sail RV64: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.h
llvm RV32_RV64: flt.h "rd" "rs1" "rs2"
sail RV32: flt.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.h
llvm RV32_RV64: flt.h "rd" "rs1" "rs2"
sail RV64: flt.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.s
llvm RV32_RV64: flt.s "rd" "rs1" "rs2"
sail RV32: flt.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flt.s
llvm RV32_RV64: flt.s "rd" "rs1" "rs2"
sail RV64: flt.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.d
llvm RV32_RV64: fltq.d "rd" "rs1" "rs2"
sail RV32: fltq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.d
llvm RV32_RV64: fltq.d "rd" "rs1" "rs2"
sail RV64: fltq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.h
llvm RV32_RV64: fltq.h "rd" "rs1" "rs2"
sail RV32: fltq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.h
llvm RV32_RV64: fltq.h "rd" "rs1" "rs2"
sail RV64: fltq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.s
llvm RV32_RV64: fltq.s "rd" "rs1" "rs2"
sail RV32: fltq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fltq.s
llvm RV32_RV64: fltq.s "rd" "rs1" "rs2"
sail RV64: fltq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: flw
llvm RV32_RV64: flw "rd" "imm12" "rs1"
sail RV32: flw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: flw
llvm RV32_RV64: flw "rd" "imm12" "rs1"
sail RV64: flw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: fmadd.d
llvm RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.d
llvm RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.h
llvm RV32_RV64: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.h
llvm RV32_RV64: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.s
llvm RV32_RV64: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmadd.s
llvm RV32_RV64: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmax.d
llvm RV32: fmax.d "rd" "rs1" "rs2"
sail RV32: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.d
llvm RV64: fmax.d "rd" "rs1" "rs2"
sail RV64: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.h
llvm RV32_RV64: fmax.h "rd" "rs1" "rs2"
sail RV32: fmax.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.h
llvm RV32_RV64: fmax.h "rd" "rs1" "rs2"
sail RV64: fmax.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.s
llvm RV32_RV64: fmax.s "rd" "rs1" "rs2"
sail RV32: fmax.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmax.s
llvm RV32_RV64: fmax.s "rd" "rs1" "rs2"
sail RV64: fmax.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.d
llvm RV32_RV64: fmaxm.d "rd" "rs1" "rs2"
sail RV32: fmaxm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.d
llvm RV32_RV64: fmaxm.d "rd" "rs1" "rs2"
sail RV64: fmaxm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.h
llvm RV32_RV64: fmaxm.h "rd" "rs1" "rs2"
sail RV32: fmaxm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.h
llvm RV32_RV64: fmaxm.h "rd" "rs1" "rs2"
sail RV64: fmaxm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.s
llvm RV32_RV64: fmaxm.s "rd" "rs1" "rs2"
sail RV32: fmaxm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmaxm.s
llvm RV32_RV64: fmaxm.s "rd" "rs1" "rs2"
sail RV64: fmaxm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.d
llvm RV32: fmin.d "rd" "rs1" "rs2"
sail RV32: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.d
llvm RV64: fmin.d "rd" "rs1" "rs2"
sail RV64: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.h
llvm RV32_RV64: fmin.h "rd" "rs1" "rs2"
sail RV32: fmin.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.h
llvm RV32_RV64: fmin.h "rd" "rs1" "rs2"
sail RV64: fmin.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.s
llvm RV32_RV64: fmin.s "rd" "rs1" "rs2"
sail RV32: fmin.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmin.s
llvm RV32_RV64: fmin.s "rd" "rs1" "rs2"
sail RV64: fmin.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.d
llvm RV32_RV64: fminm.d "rd" "rs1" "rs2"
sail RV32: fminm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.d
llvm RV32_RV64: fminm.d "rd" "rs1" "rs2"
sail RV64: fminm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.h
llvm RV32_RV64: fminm.h "rd" "rs1" "rs2"
sail RV32: fminm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.h
llvm RV32_RV64: fminm.h "rd" "rs1" "rs2"
sail RV64: fminm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.s
llvm RV32_RV64: fminm.s "rd" "rs1" "rs2"
sail RV32: fminm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fminm.s
llvm RV32_RV64: fminm.s "rd" "rs1" "rs2"
sail RV64: fminm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fmsub.d
llvm RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.d
llvm RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.h
llvm RV32_RV64: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.h
llvm RV32_RV64: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.s
llvm RV32_RV64: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmsub.s
llvm RV32_RV64: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fmul.d
llvm RV32: fmul.d "rd" "rs1" "rs2" "frm"
sail RV32: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.d
llvm RV64: fmul.d "rd" "rs1" "rs2" "frm"
sail RV64: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.h
llvm RV32_RV64: fmul.h "rd" "rs1" "rs2" "frm"
sail RV32: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.h
llvm RV32_RV64: fmul.h "rd" "rs1" "rs2" "frm"
sail RV64: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.s
llvm RV32_RV64: fmul.s "rd" "rs1" "rs2" "frm"
sail RV32: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmul.s
llvm RV32_RV64: fmul.s "rd" "rs1" "rs2" "frm"
sail RV64: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fmv.d.x
llvm RV64: fmv.d.x "rd" "rs1"
sail RV64: fmv.d.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.h.x
llvm RV32_RV64: fmv.h.x "rd" "rs1"
sail RV32: fmv.h.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.h.x
llvm RV32_RV64: fmv.h.x "rd" "rs1"
sail RV64: fmv.h.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.w.x
llvm RV32_RV64: fmv.w.x "rd" "rs1"
sail RV32: fmv.w.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.w.x
llvm RV32_RV64: fmv.w.x "rd" "rs1"
sail RV64: fmv.w.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.d
llvm RV64: fmv.x.d "rd" "rs1"
sail RV64: fmv.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.h
llvm RV32_RV64: fmv.x.h "rd" "rs1"
sail RV32: fmv.x.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.h
llvm RV32_RV64: fmv.x.h "rd" "rs1"
sail RV64: fmv.x.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.w
llvm RV32_RV64: fmv.x.w "rd" "rs1"
sail RV32: fmv.x.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmv.x.w
llvm RV32_RV64: fmv.x.w "rd" "rs1"
sail RV64: fmv.x.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmvh.x.d
llvm RV32: fmvh.x.d "rd" "rs1"
sail RV32: fmvh.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: fmvp.d.x
llvm RV32: fmvp.d.x "rd" "rs1" "rs2"
sail RV32: fmvp.d.x "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fnmadd.d
llvm RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.d
llvm RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.h
llvm RV32_RV64: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.h
llvm RV32_RV64: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.s
llvm RV32_RV64: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmadd.s
llvm RV32_RV64: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.d
llvm RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.d
llvm RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.h
llvm RV32_RV64: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.h
llvm RV32_RV64: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.s
llvm RV32_RV64: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fnmsub.s
llvm RV32_RV64: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)

Report: fround.d
llvm RV32_RV64: fround.d "rd" "rs1" "frm"
sail RV32: fround.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.d
llvm RV32_RV64: fround.d "rd" "rs1" "frm"
sail RV64: fround.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.h
llvm RV32_RV64: fround.h "rd" "rs1" "frm"
sail RV32: fround.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.h
llvm RV32_RV64: fround.h "rd" "rs1" "frm"
sail RV64: fround.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.s
llvm RV32_RV64: fround.s "rd" "rs1" "frm"
sail RV32: fround.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fround.s
llvm RV32_RV64: fround.s "rd" "rs1" "frm"
sail RV64: fround.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.d
llvm RV32_RV64: froundnx.d "rd" "rs1" "frm"
sail RV32: froundnx.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.d
llvm RV32_RV64: froundnx.d "rd" "rs1" "frm"
sail RV64: froundnx.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.h
llvm RV32_RV64: froundnx.h "rd" "rs1" "frm"
sail RV32: froundnx.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.h
llvm RV32_RV64: froundnx.h "rd" "rs1" "frm"
sail RV64: froundnx.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.s
llvm RV32_RV64: froundnx.s "rd" "rs1" "frm"
sail RV32: froundnx.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: froundnx.s
llvm RV32_RV64: froundnx.s "rd" "rs1" "frm"
sail RV64: froundnx.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsd
llvm RV32_RV64: fsd "rs2" "imm12" "rs1"
sail RV32: fsd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsd
llvm RV32_RV64: fsd "rs2" "imm12" "rs1"
sail RV64: fsd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsgnj.d
llvm RV32: fsgnj.d "rd" "rs1" "rs2"
sail RV32: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.d
llvm RV64: fsgnj.d "rd" "rs1" "rs2"
sail RV64: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.h
llvm RV32_RV64: fsgnj.h "rd" "rs1" "rs2"
sail RV32: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.h
llvm RV32_RV64: fsgnj.h "rd" "rs1" "rs2"
sail RV64: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.s
llvm RV32_RV64: fsgnj.s "rd" "rs1" "rs2"
sail RV32: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnj.s
llvm RV32_RV64: fsgnj.s "rd" "rs1" "rs2"
sail RV64: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.d
llvm RV64: fsgnjn.d "rd" "rs1" "rs2"
sail RV64: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.h
llvm RV32_RV64: fsgnjn.h "rd" "rs1" "rs2"
sail RV32: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.h
llvm RV32_RV64: fsgnjn.h "rd" "rs1" "rs2"
sail RV64: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.s
llvm RV32_RV64: fsgnjn.s "rd" "rs1" "rs2"
sail RV32: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjn.s
llvm RV32_RV64: fsgnjn.s "rd" "rs1" "rs2"
sail RV64: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.d
llvm RV32: fsgnjx.d "rd" "rs1" "rs2"
sail RV32: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.d
llvm RV64: fsgnjx.d "rd" "rs1" "rs2"
sail RV64: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.h
llvm RV32_RV64: fsgnjx.h "rd" "rs1" "rs2"
sail RV32: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.h
llvm RV32_RV64: fsgnjx.h "rd" "rs1" "rs2"
sail RV64: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.s
llvm RV32_RV64: fsgnjx.s "rd" "rs1" "rs2"
sail RV32: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsgnjx.s
llvm RV32_RV64: fsgnjx.s "rd" "rs1" "rs2"
sail RV64: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: fsh
llvm RV32_RV64: fsh "rs2" "imm12" "rs1"
sail RV32: fsh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsh
llvm RV32_RV64: fsh "rs2" "imm12" "rs1"
sail RV64: fsh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsqrt.d
llvm RV32: fsqrt.d "rd" "rs1" "frm"
sail RV32: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.d
llvm RV64: fsqrt.d "rd" "rs1" "frm"
sail RV64: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.h
llvm RV32_RV64: fsqrt.h "rd" "rs1" "frm"
sail RV32: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.h
llvm RV32_RV64: fsqrt.h "rd" "rs1" "frm"
sail RV64: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.s
llvm RV32_RV64: fsqrt.s "rd" "rs1" "frm"
sail RV32: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsqrt.s
llvm RV32_RV64: fsqrt.s "rd" "rs1" "frm"
sail RV64: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)

Report: fsub.d
llvm RV32: fsub.d "rd" "rs1" "rs2" "frm"
sail RV32: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.d
llvm RV64: fsub.d "rd" "rs1" "rs2" "frm"
sail RV64: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.h
llvm RV32_RV64: fsub.h "rd" "rs1" "rs2" "frm"
sail RV32: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.h
llvm RV32_RV64: fsub.h "rd" "rs1" "rs2" "frm"
sail RV64: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.s
llvm RV32_RV64: fsub.s "rd" "rs1" "rs2" "frm"
sail RV32: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsub.s
llvm RV32_RV64: fsub.s "rd" "rs1" "rs2" "frm"
sail RV64: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)

Report: fsw
llvm RV32_RV64: fsw "rs2" "imm12" "rs1"
sail RV32: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: fsw
llvm RV32_RV64: fsw "rs2" "imm12" "rs1"
sail RV64: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Couldn't find in sail hlv.d RV64

Couldn't find in sail hlv.wu RV64

Couldn't find in sail hsv.d RV64

Report: jal
llvm RV32_RV64: jal "rd" "imm20"
sail RV32: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: jal
llvm RV32_RV64: jal "rd" "imm20"
sail RV64: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: jalr
llvm RV32_RV64: jalr "rd" "imm12" "rs1"
sail RV32: jalr "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: jalr
llvm RV32_RV64: jalr "rd" "imm12" "rs1"
sail RV64: jalr "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lb
llvm RV32_RV64: lb "rd" "imm12" "rs1"
sail RV32: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lb
llvm RV32_RV64: lb "rd" "imm12" "rs1"
sail RV64: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lb.aq
llvm RV32_RV64: lb.aq "rd" "rs1"
sail RV32: lb.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lb.aq
llvm RV32_RV64: lb.aq "rd" "rs1"
sail RV64: lb.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lb.aqrl
llvm RV32_RV64: lb.aqrl "rd" "rs1"
sail RV32: lb.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lb.aqrl
llvm RV32_RV64: lb.aqrl "rd" "rs1"
sail RV64: lb.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lbu
llvm RV32_RV64: lbu "rd" "imm12" "rs1"
sail RV32: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lbu
llvm RV32_RV64: lbu "rd" "imm12" "rs1"
sail RV64: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: ld
llvm RV64: ld "rd" "imm12" "rs1"
sail RV64: ld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: ld.aq
llvm RV64: ld.aq "rd" "rs1"
sail RV64: ld.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: ld.aqrl
llvm RV64: ld.aqrl "rd" "rs1"
sail RV64: ld.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh
llvm RV32_RV64: lh "rd" "imm12" "rs1"
sail RV32: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lh
llvm RV32_RV64: lh "rd" "imm12" "rs1"
sail RV64: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lh.aq
llvm RV32_RV64: lh.aq "rd" "rs1"
sail RV32: lh.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh.aq
llvm RV32_RV64: lh.aq "rd" "rs1"
sail RV64: lh.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh.aqrl
llvm RV32_RV64: lh.aqrl "rd" "rs1"
sail RV32: lh.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lh.aqrl
llvm RV32_RV64: lh.aqrl "rd" "rs1"
sail RV64: lh.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lhu
llvm RV32_RV64: lhu "rd" "imm12" "rs1"
sail RV32: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lhu
llvm RV32_RV64: lhu "rd" "imm12" "rs1"
sail RV64: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lr.d
llvm RV64: lr.d "rd" "rs1"
sail RV64: lr.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.aq
llvm RV64: lr.d.aq "rd" "rs1"
sail RV64: lr.d.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.aqrl
llvm RV64: lr.d.aqrl "rd" "rs1"
sail RV64: lr.d.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.d.rl
llvm RV64: lr.d.rl "rd" "rs1"
sail RV64: lr.d.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w
llvm RV32_RV64: lr.w "rd" "rs1"
sail RV32: lr.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w
llvm RV32_RV64: lr.w "rd" "rs1"
sail RV64: lr.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aq
llvm RV32_RV64: lr.w.aq "rd" "rs1"
sail RV32: lr.w.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aq
llvm RV32_RV64: lr.w.aq "rd" "rs1"
sail RV64: lr.w.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aqrl
llvm RV32_RV64: lr.w.aqrl "rd" "rs1"
sail RV32: lr.w.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.aqrl
llvm RV32_RV64: lr.w.aqrl "rd" "rs1"
sail RV64: lr.w.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.rl
llvm RV32_RV64: lr.w.rl "rd" "rs1"
sail RV32: lr.w.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lr.w.rl
llvm RV32_RV64: lr.w.rl "rd" "rs1"
sail RV64: lr.w.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: lui
llvm RV32_RV64: lui "rd" "imm20"
sail RV32: lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: lui
llvm RV32_RV64: lui "rd" "imm20"
sail RV64: lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)

Report: lw
llvm RV32_RV64: lw "rd" "imm12" "rs1"
sail RV32: lw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lw
llvm RV32_RV64: lw "rd" "imm12" "rs1"
sail RV64: lw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: lw.aq
llvm RV32_RV64: lw.aq "rd" "rs1"
sail RV32: lw.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lw.aq
llvm RV32_RV64: lw.aq "rd" "rs1"
sail RV64: lw.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lw.aqrl
llvm RV32_RV64: lw.aqrl "rd" "rs1"
sail RV32: lw.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lw.aqrl
llvm RV32_RV64: lw.aqrl "rd" "rs1"
sail RV64: lw.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)

Report: lwu
llvm RV64: lwu "rd" "imm12" "rs1"
sail RV64: lwu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)

Report: max
llvm RV32_RV64: max "rd" "rs1" "rs2"
sail RV32: max "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: max
llvm RV32_RV64: max "rd" "rs1" "rs2"
sail RV64: max "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: maxu
llvm RV32_RV64: maxu "rd" "rs1" "rs2"
sail RV32: maxu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: maxu
llvm RV32_RV64: maxu "rd" "rs1" "rs2"
sail RV64: maxu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: min
llvm RV32_RV64: min "rd" "rs1" "rs2"
sail RV32: min "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: min
llvm RV32_RV64: min "rd" "rs1" "rs2"
sail RV64: min "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: minu
llvm RV32_RV64: minu "rd" "rs1" "rs2"
sail RV32: minu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: minu
llvm RV32_RV64: minu "rd" "rs1" "rs2"
sail RV64: minu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mret
llvm RV32_RV64: mret 
sail RV32: mret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: mret
llvm RV32_RV64: mret 
sail RV64: mret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: mul
llvm RV32_RV64: mul "rd" "rs1" "rs2"
sail RV32: mul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mul
llvm RV32_RV64: mul "rd" "rs1" "rs2"
sail RV64: mul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulh
llvm RV32_RV64: mulh "rd" "rs1" "rs2"
sail RV32: mulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulh
llvm RV32_RV64: mulh "rd" "rs1" "rs2"
sail RV64: mulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhsu
llvm RV32_RV64: mulhsu "rd" "rs1" "rs2"
sail RV32: mulhsu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhsu
llvm RV32_RV64: mulhsu "rd" "rs1" "rs2"
sail RV64: mulhsu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhu
llvm RV32_RV64: mulhu "rd" "rs1" "rs2"
sail RV32: mulhu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulhu
llvm RV32_RV64: mulhu "rd" "rs1" "rs2"
sail RV64: mulhu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: mulw
llvm RV64: mulw "rd" "rs1" "rs2"
sail RV64: mulw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: or
llvm RV32_RV64: or "rd" "rs1" "rs2"
sail RV32_RV64: or "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: orc.b
llvm RV32_RV64: orc.b "rd" "rs1"
sail RV32: orc.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: orc.b
llvm RV32_RV64: orc.b "rd" "rs1"
sail RV64: orc.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: ori
llvm RV32_RV64: ori "rd" "rs1" "imm12"
sail RV32: ori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: ori
llvm RV32_RV64: ori "rd" "rs1" "imm12"
sail RV64: ori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: orn
llvm RV32_RV64: orn "rd" "rs1" "rs2"
sail RV32: orn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: orn
llvm RV32_RV64: orn "rd" "rs1" "rs2"
sail RV64: orn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: pack
llvm RV32_RV64: pack "rd" "rs1" "rs2"
sail RV32: pack "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: pack
llvm RV32_RV64: pack "rd" "rs1" "rs2"
sail RV64: pack "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: packh
llvm RV32_RV64: packh "rd" "rs1" "rs2"
sail RV32: packh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: packh
llvm RV32_RV64: packh "rd" "rs1" "rs2"
sail RV64: packh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: packw
llvm RV64: packw "rd" "rs1" "rs2"
sail RV64: packw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rem
llvm RV32_RV64: rem "rd" "rs1" "rs2"
sail RV32: rem "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rem
llvm RV32_RV64: rem "rd" "rs1" "rs2"
sail RV64: rem "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remu
llvm RV32_RV64: remu "rd" "rs1" "rs2"
sail RV32: remu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remu
llvm RV32_RV64: remu "rd" "rs1" "rs2"
sail RV64: remu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remuw
llvm RV64: remuw "rd" "rs1" "rs2"
sail RV64: remuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: remw
llvm RV64: remw "rd" "rs1" "rs2"
sail RV64: remw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rev8
llvm RV32: rev8 "rd" "rs1"
sail RV32: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: rev8
llvm RV64: rev8 "rd" "rs1"
sail RV64: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: rol
llvm RV32_RV64: rol "rd" "rs1" "rs2"
sail RV32: rol "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rol
llvm RV32_RV64: rol "rd" "rs1" "rs2"
sail RV64: rol "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rolw
llvm RV64: rolw "rd" "rs1" "rs2"
sail RV64: rolw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: ror
llvm RV32_RV64: ror "rd" "rs1" "rs2"
sail RV32: ror "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: ror
llvm RV32_RV64: ror "rd" "rs1" "rs2"
sail RV64: ror "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: rori
llvm RV32_RV64: rori "rd" "rs1" "shamt"
sail RV32: rori "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: rori
llvm RV32_RV64: rori "rd" "rs1" "shamt"
sail RV64: rori "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: roriw
llvm RV64: roriw "rd" "rs1" "shamt"
sail RV64: roriw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: rorw
llvm RV64: rorw "rd" "rs1" "rs2"
sail RV64: rorw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sb
llvm RV32_RV64: sb "rs2" "imm12" "rs1"
sail RV32: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb
llvm RV32_RV64: sb "rs2" "imm12" "rs1"
sail RV64: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.aqrl
llvm RV32_RV64: sb.aqrl "rs2" "rs1"
sail RV32: sb.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.aqrl
llvm RV32_RV64: sb.aqrl "rs2" "rs1"
sail RV64: sb.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.rl
llvm RV32_RV64: sb.rl "rs2" "rs1"
sail RV32: sb.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sb.rl
llvm RV32_RV64: sb.rl "rs2" "rs1"
sail RV64: sb.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sc.d
llvm RV64: sc.d "rd" "rs2" "rs1"
sail RV64: sc.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.aq
llvm RV64: sc.d.aq "rd" "rs2" "rs1"
sail RV64: sc.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.aqrl
llvm RV64: sc.d.aqrl "rd" "rs2" "rs1"
sail RV64: sc.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.d.rl
llvm RV64: sc.d.rl "rd" "rs2" "rs1"
sail RV64: sc.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w
llvm RV32_RV64: sc.w "rd" "rs2" "rs1"
sail RV32: sc.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w
llvm RV32_RV64: sc.w "rd" "rs2" "rs1"
sail RV64: sc.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aq
llvm RV32_RV64: sc.w.aq "rd" "rs2" "rs1"
sail RV32: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aq
llvm RV32_RV64: sc.w.aq "rd" "rs2" "rs1"
sail RV64: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aqrl
llvm RV32_RV64: sc.w.aqrl "rd" "rs2" "rs1"
sail RV32: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.aqrl
llvm RV32_RV64: sc.w.aqrl "rd" "rs2" "rs1"
sail RV64: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.rl
llvm RV32_RV64: sc.w.rl "rd" "rs2" "rs1"
sail RV32: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sc.w.rl
llvm RV32_RV64: sc.w.rl "rd" "rs2" "rs1"
sail RV64: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)

Report: sd
llvm RV64: sd "rs2" "imm12" "rs1"
sail RV64: sd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sd.aqrl
llvm RV64: sd.aqrl "rs2" "rs1"
sail RV64: sd.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sd.rl
llvm RV64: sd.rl "rs2" "rs1"
sail RV64: sd.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sext.b
llvm RV32_RV64: sext.b "rd" "rs1"
sail RV32: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sext.b
llvm RV32_RV64: sext.b "rd" "rs1"
sail RV64: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sext.h
llvm RV32_RV64: sext.h "rd" "rs1"
sail RV32: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sext.h
llvm RV32_RV64: sext.h "rd" "rs1"
sail RV64: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sfence.inval.ir
llvm RV32_RV64: sfence.inval.ir 
sail RV32: sfence.inval.ir 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: sfence.inval.ir
llvm RV32_RV64: sfence.inval.ir 
sail RV64: sfence.inval.ir 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: sfence.vma
llvm RV32_RV64: sfence.vma "rs1" "rs2"
sail RV32: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sfence.vma
llvm RV32_RV64: sfence.vma "rs1" "rs2"
sail RV64: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sfence.w.inval
llvm RV32_RV64: sfence.w.inval 
sail RV32: sfence.w.inval 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: sfence.w.inval
llvm RV32_RV64: sfence.w.inval 
sail RV64: sfence.w.inval 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: sh
llvm RV32_RV64: sh "rs2" "imm12" "rs1"
sail RV32: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh
llvm RV32_RV64: sh "rs2" "imm12" "rs1"
sail RV64: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.aqrl
llvm RV32_RV64: sh.aqrl "rs2" "rs1"
sail RV32: sh.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.aqrl
llvm RV32_RV64: sh.aqrl "rs2" "rs1"
sail RV64: sh.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.rl
llvm RV32_RV64: sh.rl "rs2" "rs1"
sail RV32: sh.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh.rl
llvm RV32_RV64: sh.rl "rs2" "rs1"
sail RV64: sh.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sh1add
llvm RV32_RV64: sh1add "rd" "rs1" "rs2"
sail RV32: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh1add
llvm RV32_RV64: sh1add "rd" "rs1" "rs2"
sail RV64: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh1add.uw
llvm RV64: sh1add.uw "rd" "rs1" "rs2"
sail RV64: sh1add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh2add
llvm RV32_RV64: sh2add "rd" "rs1" "rs2"
sail RV32: sh2add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh2add
llvm RV32_RV64: sh2add "rd" "rs1" "rs2"
sail RV64: sh2add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh2add.uw
llvm RV64: sh2add.uw "rd" "rs1" "rs2"
sail RV64: sh2add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh3add
llvm RV32_RV64: sh3add "rd" "rs1" "rs2"
sail RV32: sh3add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh3add
llvm RV32_RV64: sh3add "rd" "rs1" "rs2"
sail RV64: sh3add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sh3add.uw
llvm RV64: sh3add.uw "rd" "rs1" "rs2"
sail RV64: sh3add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha256sig0
llvm RV32_RV64: sha256sig0 "rd" "rs1"
sail RV32: sha256sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sig0
llvm RV32_RV64: sha256sig0 "rd" "rs1"
sail RV64: sha256sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sig1
llvm RV32_RV64: sha256sig1 "rd" "rs1"
sail RV32: sha256sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sig1
llvm RV32_RV64: sha256sig1 "rd" "rs1"
sail RV64: sha256sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum0
llvm RV32_RV64: sha256sum0 "rd" "rs1"
sail RV32: sha256sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum0
llvm RV32_RV64: sha256sum0 "rd" "rs1"
sail RV64: sha256sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum1
llvm RV32_RV64: sha256sum1 "rd" "rs1"
sail RV32: sha256sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha256sum1
llvm RV32_RV64: sha256sum1 "rd" "rs1"
sail RV64: sha256sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig0
llvm RV64: sha512sig0 "rd" "rs1"
sail RV64: sha512sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig0h
llvm RV32: sha512sig0h "rd" "rs1" "rs2"
sail RV32: sha512sig0h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig0l
llvm RV32: sha512sig0l "rd" "rs1" "rs2"
sail RV32: sha512sig0l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig1
llvm RV64: sha512sig1 "rd" "rs1"
sail RV64: sha512sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sig1h
llvm RV32: sha512sig1h "rd" "rs1" "rs2"
sail RV32: sha512sig1h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sig1l
llvm RV32: sha512sig1l "rd" "rs1" "rs2"
sail RV32: sha512sig1l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sum0
llvm RV64: sha512sum0 "rd" "rs1"
sail RV64: sha512sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sum0r
llvm RV32: sha512sum0r "rd" "rs1" "rs2"
sail RV32: sha512sum0r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sha512sum1
llvm RV64: sha512sum1 "rd" "rs1"
sail RV64: sha512sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sha512sum1r
llvm RV32: sha512sum1r "rd" "rs1" "rs2"
sail RV32: sha512sum1r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sinval.vma
llvm RV32_RV64: sinval.vma "rs1" "rs2"
sail RV32: sinval.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sinval.vma
llvm RV32_RV64: sinval.vma "rs1" "rs2"
sail RV64: sinval.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)

Report: sll
llvm RV32_RV64: sll "rd" "rs1" "rs2"
sail RV32: sll "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sll
llvm RV32_RV64: sll "rd" "rs1" "rs2"
sail RV64: sll "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slli
llvm RV32_RV64: slli "rd" "rs1" "shamt"
sail RV32: slli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: slli
llvm RV32_RV64: slli "rd" "rs1" "shamt"
sail RV64: slli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: slli.uw
llvm RV64: slli.uw "rd" "rs1" "shamt"
sail RV64: slli.uw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: slliw
llvm RV64: slliw "rd" "rs1" "shamt"
sail RV64: slliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sllw
llvm RV64: sllw "rd" "rs1" "rs2"
sail RV64: sllw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slt
llvm RV32_RV64: slt "rd" "rs1" "rs2"
sail RV32: slt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slt
llvm RV32_RV64: slt "rd" "rs1" "rs2"
sail RV64: slt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: slti
llvm RV32_RV64: slti "rd" "rs1" "imm12"
sail RV32: slti "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: slti
llvm RV32_RV64: slti "rd" "rs1" "imm12"
sail RV64: slti "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: sltiu
llvm RV32_RV64: sltiu "rd" "rs1" "imm12"
sail RV32: sltiu "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: sltiu
llvm RV32_RV64: sltiu "rd" "rs1" "imm12"
sail RV64: sltiu "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: sltu
llvm RV32_RV64: sltu "rd" "rs1" "rs2"
sail RV32: sltu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sltu
llvm RV32_RV64: sltu "rd" "rs1" "rs2"
sail RV64: sltu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sm3p0
llvm RV32_RV64: sm3p0 "rd" "rs1"
sail RV32: sm3p0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm3p0
llvm RV32_RV64: sm3p0 "rd" "rs1"
sail RV64: sm3p0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm3p1
llvm RV32_RV64: sm3p1 "rd" "rs1"
sail RV32: sm3p1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm3p1
llvm RV32_RV64: sm3p1 "rd" "rs1"
sail RV64: sm3p1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: sm4ed
llvm RV32_RV64: sm4ed "rd" "rs1" "rs2" "bs"
sail RV32: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sm4ed
llvm RV32_RV64: sm4ed "rd" "rs1" "rs2" "bs"
sail RV64: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sm4ks
llvm RV32_RV64: sm4ks "rd" "rs1" "rs2" "bs"
sail RV32: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sm4ks
llvm RV32_RV64: sm4ks "rd" "rs1" "rs2" "bs"
sail RV64: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)

Report: sra
llvm RV32_RV64: sra "rd" "rs1" "rs2"
sail RV32: sra "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sra
llvm RV32_RV64: sra "rd" "rs1" "rs2"
sail RV64: sra "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: srai
llvm RV32_RV64: srai "rd" "rs1" "shamt"
sail RV32: srai "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srai
llvm RV32_RV64: srai "rd" "rs1" "shamt"
sail RV64: srai "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sraiw
llvm RV64: sraiw "rd" "rs1" "shamt"
sail RV64: sraiw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: sraw
llvm RV64: sraw "rd" "rs1" "rs2"
sail RV64: sraw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sret
llvm RV32_RV64: sret 
sail RV32: sret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: sret
llvm RV32_RV64: sret 
sail RV64: sret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: srl
llvm RV32_RV64: srl "rd" "rs1" "rs2"
sail RV32: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: srl
llvm RV32_RV64: srl "rd" "rs1" "rs2"
sail RV64: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: srli
llvm RV32_RV64: srli "rd" "rs1" "shamt"
sail RV32: srli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srli
llvm RV32_RV64: srli "rd" "rs1" "shamt"
sail RV64: srli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srliw
llvm RV64: srliw "rd" "rs1" "shamt"
sail RV64: srliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)

Report: srlw
llvm RV64: srlw "rd" "rs1" "rs2"
sail RV64: srlw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Couldn't find in sail ssamoswap.d RV64

Couldn't find in sail ssamoswap.d.aq RV64

Couldn't find in sail ssamoswap.d.aqrl RV64

Couldn't find in sail ssamoswap.d.rl RV64

Report: sub
llvm RV32_RV64: sub "rd" "rs1" "rs2"
sail RV32_RV64: sub "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: subw
llvm RV64: subw "rd" "rs1" "rs2"
sail RV64: subw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: sw
llvm RV32_RV64: sw "rs2" "imm12" "rs1"
sail RV32: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw
llvm RV32_RV64: sw "rs2" "imm12" "rs1"
sail RV64: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.aqrl
llvm RV32_RV64: sw.aqrl "rs2" "rs1"
sail RV32: sw.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.aqrl
llvm RV32_RV64: sw.aqrl "rs2" "rs1"
sail RV64: sw.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.rl
llvm RV32_RV64: sw.rl "rs2" "rs1"
sail RV32: sw.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Report: sw.rl
llvm RV32_RV64: sw.rl "rs2" "rs1"
sail RV64: sw.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)

Couldn't find in sail th.flurd RV64

Couldn't find in sail th.flurw RV64

Couldn't find in sail th.fsurd RV64

Couldn't find in sail th.fsurw RV64

Couldn't find in sail th.ldd RV64

Couldn't find in sail th.ldia RV64

Couldn't find in sail th.ldib RV64

Couldn't find in sail th.lrd RV64

Couldn't find in sail th.lrwu RV64

Couldn't find in sail th.lurd RV64

Couldn't find in sail th.lurwu RV64

Couldn't find in sail th.lwuia RV64

Couldn't find in sail th.lwuib RV64

Couldn't find in sail th.mulaw RV64

Couldn't find in sail th.mulsw RV64

Couldn't find in sail th.revw RV64

Couldn't find in sail th.sdd RV64

Couldn't find in sail th.sdia RV64

Couldn't find in sail th.sdib RV64

Couldn't find in sail th.srd RV64

Couldn't find in sail th.srriw RV64

Couldn't find in sail th.surd RV64

Report: unzip
llvm RV32: unzip "rd" "rs1"
sail RV32: unzip "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: vaadd.vv
llvm RV32_RV64: vaadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaadd.vv
llvm RV32_RV64: vaadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaadd.vx
llvm RV32_RV64: vaadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vaadd.vx
llvm RV32_RV64: vaadd.vx "vd" "vs2" "rs1" "vm"
sail RV64: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vv
llvm RV32_RV64: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vv
llvm RV32_RV64: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vx
llvm RV32_RV64: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vaaddu.vx
llvm RV32_RV64: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vadc.vim
llvm RV32_RV64: vadc.vim "vd" "vs2" "imm" "v0"
sail RV32: vadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vadc.vim
llvm RV32_RV64: vadc.vim "vd" "vs2" "imm" "v0"
sail RV64: vadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vadc.vvm
llvm RV32_RV64: vadc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vadc.vvm
llvm RV32_RV64: vadc.vvm "vd" "vs2" "vs1" "v0"
sail RV64: vadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vadc.vxm
llvm RV32_RV64: vadc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vadc.vxm
llvm RV32_RV64: vadc.vxm "vd" "vs2" "rs1" "v0"
sail RV64: vadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vadd.vi
llvm RV32_RV64: vadd.vi "vd" "vs2" "imm" "vm"
sail RV32: vadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vi
llvm RV32_RV64: vadd.vi "vd" "vs2" "imm" "vm"
sail RV64: vadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vv
llvm RV32_RV64: vadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vv
llvm RV32_RV64: vadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vx
llvm RV32_RV64: vadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vadd.vx
llvm RV32_RV64: vadd.vx "vd" "vs2" "rs1" "vm"
sail RV64: vadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vi
llvm RV32_RV64: vand.vi "vd" "vs2" "imm" "vm"
sail RV32: vand.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vand.vi
llvm RV32_RV64: vand.vi "vd" "vs2" "imm" "vm"
sail RV64: vand.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vand.vv
llvm RV32_RV64: vand.vv "vd" "vs2" "vs1" "vm"
sail RV32: vand.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vv
llvm RV32_RV64: vand.vv "vd" "vs2" "vs1" "vm"
sail RV64: vand.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vx
llvm RV32_RV64: vand.vx "vd" "vs2" "rs1" "vm"
sail RV32: vand.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vand.vx
llvm RV32_RV64: vand.vx "vd" "vs2" "rs1" "vm"
sail RV64: vand.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vv
llvm RV32_RV64: vasub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vasub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vv
llvm RV32_RV64: vasub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vasub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vx
llvm RV32_RV64: vasub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vasub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasub.vx
llvm RV32_RV64: vasub.vx "vd" "vs2" "rs1" "vm"
sail RV64: vasub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vv
llvm RV32_RV64: vasubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vv
llvm RV32_RV64: vasubu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vx
llvm RV32_RV64: vasubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vasubu.vx
llvm RV32_RV64: vasubu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vcompress.vm
llvm RV32_RV64: vcompress.vm "vd" "vs2" "vs1"
sail RV32: vcompress.vm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vcompress.vm
llvm RV32_RV64: vcompress.vm "vd" "vs2" "vs1"
sail RV64: vcompress.vm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vdiv.vv
llvm RV32_RV64: vdiv.vv "vd" "vs2" "vs1" "vm"
sail RV32: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdiv.vv
llvm RV32_RV64: vdiv.vv "vd" "vs2" "vs1" "vm"
sail RV64: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdiv.vx
llvm RV32_RV64: vdiv.vx "vd" "vs2" "rs1" "vm"
sail RV32: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vdiv.vx
llvm RV32_RV64: vdiv.vx "vd" "vs2" "rs1" "vm"
sail RV64: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vv
llvm RV32_RV64: vdivu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vv
llvm RV32_RV64: vdivu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vx
llvm RV32_RV64: vdivu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vdivu.vx
llvm RV32_RV64: vdivu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vf
llvm RV32_RV64: vfadd.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vf
llvm RV32_RV64: vfadd.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vv
llvm RV32_RV64: vfadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfadd.vv
llvm RV32_RV64: vfadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfclass.v
llvm RV32_RV64: vfclass.v "vd" "vs2" "vm"
sail RV32: vfclass.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfclass.v
llvm RV32_RV64: vfclass.v "vd" "vs2" "vm"
sail RV64: vfclass.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.x.v
llvm RV32_RV64: vfcvt.f.x.v "vd" "vs2" "vm"
sail RV32: vfcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.x.v
llvm RV32_RV64: vfcvt.f.x.v "vd" "vs2" "vm"
sail RV64: vfcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.xu.v
llvm RV32_RV64: vfcvt.f.xu.v "vd" "vs2" "vm"
sail RV32: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.f.xu.v
llvm RV32_RV64: vfcvt.f.xu.v "vd" "vs2" "vm"
sail RV64: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.x.f.v
llvm RV32_RV64: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.x.f.v
llvm RV32_RV64: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV64: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.xu.f.v
llvm RV32_RV64: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.rtz.xu.f.v
llvm RV32_RV64: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV64: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.x.f.v
llvm RV32_RV64: vfcvt.x.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.x.f.v
llvm RV32_RV64: vfcvt.x.f.v "vd" "vs2" "vm"
sail RV64: vfcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.xu.f.v
llvm RV32_RV64: vfcvt.xu.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfcvt.xu.f.v
llvm RV32_RV64: vfcvt.xu.f.v "vd" "vs2" "vm"
sail RV64: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vf
llvm RV32_RV64: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vf
llvm RV32_RV64: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vv
llvm RV32_RV64: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfdiv.vv
llvm RV32_RV64: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfirst.m
llvm RV32_RV64: vfirst.m "vd" "vs2" "vm"
sail RV32: vfirst.m "rd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (-1, v0)

Report: vfirst.m
llvm RV32_RV64: vfirst.m "vd" "vs2" "vm"
sail RV64: vfirst.m "rd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (-1, v0)

Report: vfmacc.vf
llvm RV32_RV64: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmacc.vf
llvm RV32_RV64: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmacc.vv
llvm RV32_RV64: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmacc.vv
llvm RV32_RV64: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmadd.vf
llvm RV32_RV64: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmadd.vf
llvm RV32_RV64: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmadd.vv
llvm RV32_RV64: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmadd.vv
llvm RV32_RV64: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmax.vf
llvm RV32_RV64: vfmax.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmax.vf
llvm RV32_RV64: vfmax.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmax.vv
llvm RV32_RV64: vfmax.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmax.vv
llvm RV32_RV64: vfmax.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmerge.vfm
llvm RV32_RV64: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail RV32: vfmerge.vfm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vfmerge.vfm
llvm RV32_RV64: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail RV64: vfmerge.vfm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vfmin.vf
llvm RV32_RV64: vfmin.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmin.vf
llvm RV32_RV64: vfmin.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmin.vv
llvm RV32_RV64: vfmin.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmin.vv
llvm RV32_RV64: vfmin.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmsac.vf
llvm RV32_RV64: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsac.vf
llvm RV32_RV64: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsac.vv
llvm RV32_RV64: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmsac.vv
llvm RV32_RV64: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmsub.vf
llvm RV32_RV64: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsub.vf
llvm RV32_RV64: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfmsub.vv
llvm RV32_RV64: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmsub.vv
llvm RV32_RV64: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfmul.vf
llvm RV32_RV64: vfmul.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmul.vf
llvm RV32_RV64: vfmul.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmul.vv
llvm RV32_RV64: vfmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmul.vv
llvm RV32_RV64: vfmul.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfmv.f.s
llvm RV32_RV64: vfmv.f.s "vd" "vs2"
sail RV32: vfmv.f.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vfmv.f.s
llvm RV32_RV64: vfmv.f.s "vd" "vs2"
sail RV64: vfmv.f.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vfmv.s.f
llvm RV32_RV64: vfmv.s.f "vd" "rs1"
sail RV32: vfmv.s.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfmv.s.f
llvm RV32_RV64: vfmv.s.f "vd" "rs1"
sail RV64: vfmv.s.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfmv.v.f
llvm RV32_RV64: vfmv.v.f "vd" "rs1"
sail RV32: vfmv.v.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfmv.v.f
llvm RV32_RV64: vfmv.v.f "vd" "rs1"
sail RV64: vfmv.v.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vfncvt.f.f.w
llvm RV32_RV64: vfncvt.f.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.f.w
llvm RV32_RV64: vfncvt.f.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.x.w
llvm RV32_RV64: vfncvt.f.x.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.x.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.x.w
llvm RV32_RV64: vfncvt.f.x.w "vd" "vs2" "vm"
sail RV64: vfncvt.f.x.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.xu.w
llvm RV32_RV64: vfncvt.f.xu.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.f.xu.w
llvm RV32_RV64: vfncvt.f.xu.w "vd" "vs2" "vm"
sail RV64: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rod.f.f.w
llvm RV32_RV64: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rod.f.f.w
llvm RV32_RV64: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.x.f.w
llvm RV32_RV64: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.x.f.w
llvm RV32_RV64: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.xu.f.w
llvm RV32_RV64: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.rtz.xu.f.w
llvm RV32_RV64: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.x.f.w
llvm RV32_RV64: vfncvt.x.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.x.f.w
llvm RV32_RV64: vfncvt.x.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.xu.f.w
llvm RV32_RV64: vfncvt.xu.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfncvt.xu.f.w
llvm RV32_RV64: vfncvt.xu.f.w "vd" "vs2" "vm"
sail RV64: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfnmacc.vf
llvm RV32_RV64: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmacc.vf
llvm RV32_RV64: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmacc.vv
llvm RV32_RV64: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmacc.vv
llvm RV32_RV64: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmadd.vf
llvm RV32_RV64: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmadd.vf
llvm RV32_RV64: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmadd.vv
llvm RV32_RV64: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmadd.vv
llvm RV32_RV64: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsac.vf
llvm RV32_RV64: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsac.vf
llvm RV32_RV64: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsac.vv
llvm RV32_RV64: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsac.vv
llvm RV32_RV64: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsub.vf
llvm RV32_RV64: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsub.vf
llvm RV32_RV64: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfnmsub.vv
llvm RV32_RV64: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfnmsub.vv
llvm RV32_RV64: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfrdiv.vf
llvm RV32_RV64: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfrdiv.vf
llvm RV32_RV64: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfrec7.v
llvm RV32_RV64: vfrec7.v "vd" "vs2" "vm"
sail RV32: vfrec7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfrec7.v
llvm RV32_RV64: vfrec7.v "vd" "vs2" "vm"
sail RV64: vfrec7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfredmax.vs
llvm RV32_RV64: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredmax.vs
llvm RV32_RV64: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredmin.vs
llvm RV32_RV64: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredmin.vs
llvm RV32_RV64: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredosum.vs
llvm RV32_RV64: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredosum.vs
llvm RV32_RV64: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredusum.vs
llvm RV32_RV64: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfredusum.vs
llvm RV32_RV64: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfrsqrt7.v
llvm RV32_RV64: vfrsqrt7.v "vd" "vs2" "vm"
sail RV32: vfrsqrt7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfrsqrt7.v
llvm RV32_RV64: vfrsqrt7.v "vd" "vs2" "vm"
sail RV64: vfrsqrt7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfrsub.vf
llvm RV32_RV64: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfrsub.vf
llvm RV32_RV64: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vf
llvm RV32_RV64: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vf
llvm RV32_RV64: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vv
llvm RV32_RV64: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnj.vv
llvm RV32_RV64: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vf
llvm RV32_RV64: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vf
llvm RV32_RV64: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vv
llvm RV32_RV64: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjn.vv
llvm RV32_RV64: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vf
llvm RV32_RV64: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vf
llvm RV32_RV64: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vv
llvm RV32_RV64: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsgnjx.vv
llvm RV32_RV64: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1down.vf
llvm RV32_RV64: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1down.vf
llvm RV32_RV64: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1up.vf
llvm RV32_RV64: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfslide1up.vf
llvm RV32_RV64: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsqrt.v
llvm RV32_RV64: vfsqrt.v "vd" "vs2" "vm"
sail RV32: vfsqrt.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfsqrt.v
llvm RV32_RV64: vfsqrt.v "vd" "vs2" "vm"
sail RV64: vfsqrt.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vf
llvm RV32_RV64: vfsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vf
llvm RV32_RV64: vfsub.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vv
llvm RV32_RV64: vfsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfsub.vv
llvm RV32_RV64: vfsub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vf
llvm RV32_RV64: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vf
llvm RV32_RV64: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vv
llvm RV32_RV64: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.vv
llvm RV32_RV64: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wf
llvm RV32_RV64: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail RV32: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wf
llvm RV32_RV64: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail RV64: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wv
llvm RV32_RV64: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail RV32: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwadd.wv
llvm RV32_RV64: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail RV64: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.f.v
llvm RV32_RV64: vfwcvt.f.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.f.v
llvm RV32_RV64: vfwcvt.f.f.v "vd" "vs2" "vm"
sail RV64: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.x.v
llvm RV32_RV64: vfwcvt.f.x.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.x.v
llvm RV32_RV64: vfwcvt.f.x.v "vd" "vs2" "vm"
sail RV64: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.xu.v
llvm RV32_RV64: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.f.xu.v
llvm RV32_RV64: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail RV64: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.x.f.v
llvm RV32_RV64: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.x.f.v
llvm RV32_RV64: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV64: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.xu.f.v
llvm RV32_RV64: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.rtz.xu.f.v
llvm RV32_RV64: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV64: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.x.f.v
llvm RV32_RV64: vfwcvt.x.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.x.f.v
llvm RV32_RV64: vfwcvt.x.f.v "vd" "vs2" "vm"
sail RV64: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.xu.f.v
llvm RV32_RV64: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwcvt.xu.f.v
llvm RV32_RV64: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail RV64: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vfwmacc.vf
llvm RV32_RV64: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmacc.vf
llvm RV32_RV64: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmacc.vv
llvm RV32_RV64: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmacc.vv
llvm RV32_RV64: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmsac.vf
llvm RV32_RV64: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmsac.vf
llvm RV32_RV64: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwmsac.vv
llvm RV32_RV64: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmsac.vv
llvm RV32_RV64: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwmul.vf
llvm RV32_RV64: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwmul.vf
llvm RV32_RV64: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwmul.vv
llvm RV32_RV64: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwmul.vv
llvm RV32_RV64: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwnmacc.vf
llvm RV32_RV64: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmacc.vf
llvm RV32_RV64: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmacc.vv
llvm RV32_RV64: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwnmacc.vv
llvm RV32_RV64: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwnmsac.vf
llvm RV32_RV64: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmsac.vf
llvm RV32_RV64: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV64: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vfwnmsac.vv
llvm RV32_RV64: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwnmsac.vv
llvm RV32_RV64: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV64: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vfwredosum.vs
llvm RV32_RV64: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwredosum.vs
llvm RV32_RV64: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwredusum.vs
llvm RV32_RV64: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwredusum.vs
llvm RV32_RV64: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.vf
llvm RV32_RV64: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.vf
llvm RV32_RV64: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail RV64: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.vv
llvm RV32_RV64: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.vv
llvm RV32_RV64: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wf
llvm RV32_RV64: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail RV32: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wf
llvm RV32_RV64: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail RV64: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wv
llvm RV32_RV64: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail RV32: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vfwsub.wv
llvm RV32_RV64: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail RV64: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vid.v
llvm RV32_RV64: vid.v "vd" "vm"
sail RV32: vid.v "vd" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vm)
sail ins: (1, vm) (0, vd) (-1, v0)

Report: vid.v
llvm RV32_RV64: vid.v "vd" "vm"
sail RV64: vid.v "vd" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vm)
sail ins: (1, vm) (0, vd) (-1, v0)

Report: viota.m
llvm RV32_RV64: viota.m "vd" "vs2" "vm"
sail RV32: viota.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: viota.m
llvm RV32_RV64: viota.m "vd" "vs2" "vm"
sail RV64: viota.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vle16.v
llvm RV32_RV64: vle16.v "vd" "rs1" "vm"
sail RV32: vle16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle16.v
llvm RV32_RV64: vle16.v "vd" "rs1" "vm"
sail RV64: vle16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle16ff.v
llvm RV32_RV64: vle16ff.v "vd" "rs1" "vm"
sail RV32: vle16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle16ff.v
llvm RV32_RV64: vle16ff.v "vd" "rs1" "vm"
sail RV64: vle16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle32.v
llvm RV32_RV64: vle32.v "vd" "rs1" "vm"
sail RV32: vle32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle32.v
llvm RV32_RV64: vle32.v "vd" "rs1" "vm"
sail RV64: vle32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle32ff.v
llvm RV32_RV64: vle32ff.v "vd" "rs1" "vm"
sail RV32: vle32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle32ff.v
llvm RV32_RV64: vle32ff.v "vd" "rs1" "vm"
sail RV64: vle32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle64.v
llvm RV32_RV64: vle64.v "vd" "rs1" "vm"
sail RV32: vle64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle64.v
llvm RV32_RV64: vle64.v "vd" "rs1" "vm"
sail RV64: vle64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle64ff.v
llvm RV32_RV64: vle64ff.v "vd" "rs1" "vm"
sail RV32: vle64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle64ff.v
llvm RV32_RV64: vle64ff.v "vd" "rs1" "vm"
sail RV64: vle64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle8.v
llvm RV32_RV64: vle8.v "vd" "rs1" "vm"
sail RV32: vle8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle8.v
llvm RV32_RV64: vle8.v "vd" "rs1" "vm"
sail RV64: vle8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle8ff.v
llvm RV32_RV64: vle8ff.v "vd" "rs1" "vm"
sail RV32: vle8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vle8ff.v
llvm RV32_RV64: vle8ff.v "vd" "rs1" "vm"
sail RV64: vle8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlm.v
llvm RV32_RV64: vlm.v "vd" "rs1"
sail RV32: vlm.v "vd_or_vs3" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vlm.v
llvm RV32_RV64: vlm.v "vd" "rs1"
sail RV64: vlm.v "vd_or_vs3" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vloxei16.v
llvm RV32_RV64: vloxei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei16.v
llvm RV32_RV64: vloxei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei32.v
llvm RV32_RV64: vloxei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei32.v
llvm RV32_RV64: vloxei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei64.v
llvm RV64: vloxei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei8.v
llvm RV32_RV64: vloxei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxei8.v
llvm RV32_RV64: vloxei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei16.v
llvm RV32_RV64: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei16.v
llvm RV32_RV64: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei32.v
llvm RV32_RV64: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei32.v
llvm RV32_RV64: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei64.v
llvm RV64: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei8.v
llvm RV32_RV64: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg2ei8.v
llvm RV32_RV64: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei16.v
llvm RV32_RV64: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei16.v
llvm RV32_RV64: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei32.v
llvm RV32_RV64: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei32.v
llvm RV32_RV64: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei64.v
llvm RV64: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei8.v
llvm RV32_RV64: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg3ei8.v
llvm RV32_RV64: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei16.v
llvm RV32_RV64: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei16.v
llvm RV32_RV64: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei32.v
llvm RV32_RV64: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei32.v
llvm RV32_RV64: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei64.v
llvm RV64: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei8.v
llvm RV32_RV64: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg4ei8.v
llvm RV32_RV64: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei16.v
llvm RV32_RV64: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei16.v
llvm RV32_RV64: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei32.v
llvm RV32_RV64: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei32.v
llvm RV32_RV64: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei64.v
llvm RV64: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei8.v
llvm RV32_RV64: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg5ei8.v
llvm RV32_RV64: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei16.v
llvm RV32_RV64: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei16.v
llvm RV32_RV64: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei32.v
llvm RV32_RV64: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei32.v
llvm RV32_RV64: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei64.v
llvm RV64: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei8.v
llvm RV32_RV64: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg6ei8.v
llvm RV32_RV64: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei16.v
llvm RV32_RV64: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei16.v
llvm RV32_RV64: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei32.v
llvm RV32_RV64: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei32.v
llvm RV32_RV64: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei64.v
llvm RV64: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei8.v
llvm RV32_RV64: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg7ei8.v
llvm RV32_RV64: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei16.v
llvm RV32_RV64: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei16.v
llvm RV32_RV64: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei32.v
llvm RV32_RV64: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei32.v
llvm RV32_RV64: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei64.v
llvm RV64: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei8.v
llvm RV32_RV64: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vloxseg8ei8.v
llvm RV32_RV64: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse16.v
llvm RV32_RV64: vlse16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse16.v
llvm RV32_RV64: vlse16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlse16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse32.v
llvm RV32_RV64: vlse32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse32.v
llvm RV32_RV64: vlse32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlse32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse64.v
llvm RV32_RV64: vlse64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse64.v
llvm RV32_RV64: vlse64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlse64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse8.v
llvm RV32_RV64: vlse8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlse8.v
llvm RV32_RV64: vlse8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlse8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e16.v
llvm RV32_RV64: vlseg2e16.v "vd" "rs1" "vm"
sail RV32: vlseg2e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e16.v
llvm RV32_RV64: vlseg2e16.v "vd" "rs1" "vm"
sail RV64: vlseg2e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e16ff.v
llvm RV32_RV64: vlseg2e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e16ff.v
llvm RV32_RV64: vlseg2e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg2e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e32.v
llvm RV32_RV64: vlseg2e32.v "vd" "rs1" "vm"
sail RV32: vlseg2e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e32.v
llvm RV32_RV64: vlseg2e32.v "vd" "rs1" "vm"
sail RV64: vlseg2e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e32ff.v
llvm RV32_RV64: vlseg2e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e32ff.v
llvm RV32_RV64: vlseg2e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg2e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e64.v
llvm RV32_RV64: vlseg2e64.v "vd" "rs1" "vm"
sail RV32: vlseg2e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e64.v
llvm RV32_RV64: vlseg2e64.v "vd" "rs1" "vm"
sail RV64: vlseg2e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e64ff.v
llvm RV32_RV64: vlseg2e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e64ff.v
llvm RV32_RV64: vlseg2e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg2e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e8.v
llvm RV32_RV64: vlseg2e8.v "vd" "rs1" "vm"
sail RV32: vlseg2e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e8.v
llvm RV32_RV64: vlseg2e8.v "vd" "rs1" "vm"
sail RV64: vlseg2e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e8ff.v
llvm RV32_RV64: vlseg2e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg2e8ff.v
llvm RV32_RV64: vlseg2e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg2e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e16.v
llvm RV32_RV64: vlseg3e16.v "vd" "rs1" "vm"
sail RV32: vlseg3e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e16.v
llvm RV32_RV64: vlseg3e16.v "vd" "rs1" "vm"
sail RV64: vlseg3e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e16ff.v
llvm RV32_RV64: vlseg3e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e16ff.v
llvm RV32_RV64: vlseg3e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg3e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e32.v
llvm RV32_RV64: vlseg3e32.v "vd" "rs1" "vm"
sail RV32: vlseg3e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e32.v
llvm RV32_RV64: vlseg3e32.v "vd" "rs1" "vm"
sail RV64: vlseg3e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e32ff.v
llvm RV32_RV64: vlseg3e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e32ff.v
llvm RV32_RV64: vlseg3e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg3e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e64.v
llvm RV32_RV64: vlseg3e64.v "vd" "rs1" "vm"
sail RV32: vlseg3e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e64.v
llvm RV32_RV64: vlseg3e64.v "vd" "rs1" "vm"
sail RV64: vlseg3e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e64ff.v
llvm RV32_RV64: vlseg3e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e64ff.v
llvm RV32_RV64: vlseg3e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg3e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e8.v
llvm RV32_RV64: vlseg3e8.v "vd" "rs1" "vm"
sail RV32: vlseg3e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e8.v
llvm RV32_RV64: vlseg3e8.v "vd" "rs1" "vm"
sail RV64: vlseg3e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e8ff.v
llvm RV32_RV64: vlseg3e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg3e8ff.v
llvm RV32_RV64: vlseg3e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg3e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e16.v
llvm RV32_RV64: vlseg4e16.v "vd" "rs1" "vm"
sail RV32: vlseg4e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e16.v
llvm RV32_RV64: vlseg4e16.v "vd" "rs1" "vm"
sail RV64: vlseg4e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e16ff.v
llvm RV32_RV64: vlseg4e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e16ff.v
llvm RV32_RV64: vlseg4e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg4e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e32.v
llvm RV32_RV64: vlseg4e32.v "vd" "rs1" "vm"
sail RV32: vlseg4e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e32.v
llvm RV32_RV64: vlseg4e32.v "vd" "rs1" "vm"
sail RV64: vlseg4e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e32ff.v
llvm RV32_RV64: vlseg4e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e32ff.v
llvm RV32_RV64: vlseg4e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg4e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e64.v
llvm RV32_RV64: vlseg4e64.v "vd" "rs1" "vm"
sail RV32: vlseg4e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e64.v
llvm RV32_RV64: vlseg4e64.v "vd" "rs1" "vm"
sail RV64: vlseg4e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e64ff.v
llvm RV32_RV64: vlseg4e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e64ff.v
llvm RV32_RV64: vlseg4e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg4e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e8.v
llvm RV32_RV64: vlseg4e8.v "vd" "rs1" "vm"
sail RV32: vlseg4e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e8.v
llvm RV32_RV64: vlseg4e8.v "vd" "rs1" "vm"
sail RV64: vlseg4e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e8ff.v
llvm RV32_RV64: vlseg4e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg4e8ff.v
llvm RV32_RV64: vlseg4e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg4e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e16.v
llvm RV32_RV64: vlseg5e16.v "vd" "rs1" "vm"
sail RV32: vlseg5e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e16.v
llvm RV32_RV64: vlseg5e16.v "vd" "rs1" "vm"
sail RV64: vlseg5e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e16ff.v
llvm RV32_RV64: vlseg5e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e16ff.v
llvm RV32_RV64: vlseg5e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg5e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e32.v
llvm RV32_RV64: vlseg5e32.v "vd" "rs1" "vm"
sail RV32: vlseg5e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e32.v
llvm RV32_RV64: vlseg5e32.v "vd" "rs1" "vm"
sail RV64: vlseg5e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e32ff.v
llvm RV32_RV64: vlseg5e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e32ff.v
llvm RV32_RV64: vlseg5e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg5e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e64.v
llvm RV32_RV64: vlseg5e64.v "vd" "rs1" "vm"
sail RV32: vlseg5e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e64.v
llvm RV32_RV64: vlseg5e64.v "vd" "rs1" "vm"
sail RV64: vlseg5e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e64ff.v
llvm RV32_RV64: vlseg5e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e64ff.v
llvm RV32_RV64: vlseg5e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg5e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e8.v
llvm RV32_RV64: vlseg5e8.v "vd" "rs1" "vm"
sail RV32: vlseg5e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e8.v
llvm RV32_RV64: vlseg5e8.v "vd" "rs1" "vm"
sail RV64: vlseg5e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e8ff.v
llvm RV32_RV64: vlseg5e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg5e8ff.v
llvm RV32_RV64: vlseg5e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg5e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e16.v
llvm RV32_RV64: vlseg6e16.v "vd" "rs1" "vm"
sail RV32: vlseg6e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e16.v
llvm RV32_RV64: vlseg6e16.v "vd" "rs1" "vm"
sail RV64: vlseg6e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e16ff.v
llvm RV32_RV64: vlseg6e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e16ff.v
llvm RV32_RV64: vlseg6e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg6e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e32.v
llvm RV32_RV64: vlseg6e32.v "vd" "rs1" "vm"
sail RV32: vlseg6e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e32.v
llvm RV32_RV64: vlseg6e32.v "vd" "rs1" "vm"
sail RV64: vlseg6e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e32ff.v
llvm RV32_RV64: vlseg6e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e32ff.v
llvm RV32_RV64: vlseg6e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg6e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e64.v
llvm RV32_RV64: vlseg6e64.v "vd" "rs1" "vm"
sail RV32: vlseg6e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e64.v
llvm RV32_RV64: vlseg6e64.v "vd" "rs1" "vm"
sail RV64: vlseg6e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e64ff.v
llvm RV32_RV64: vlseg6e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e64ff.v
llvm RV32_RV64: vlseg6e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg6e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e8.v
llvm RV32_RV64: vlseg6e8.v "vd" "rs1" "vm"
sail RV32: vlseg6e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e8.v
llvm RV32_RV64: vlseg6e8.v "vd" "rs1" "vm"
sail RV64: vlseg6e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e8ff.v
llvm RV32_RV64: vlseg6e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg6e8ff.v
llvm RV32_RV64: vlseg6e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg6e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e16.v
llvm RV32_RV64: vlseg7e16.v "vd" "rs1" "vm"
sail RV32: vlseg7e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e16.v
llvm RV32_RV64: vlseg7e16.v "vd" "rs1" "vm"
sail RV64: vlseg7e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e16ff.v
llvm RV32_RV64: vlseg7e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e16ff.v
llvm RV32_RV64: vlseg7e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg7e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e32.v
llvm RV32_RV64: vlseg7e32.v "vd" "rs1" "vm"
sail RV32: vlseg7e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e32.v
llvm RV32_RV64: vlseg7e32.v "vd" "rs1" "vm"
sail RV64: vlseg7e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e32ff.v
llvm RV32_RV64: vlseg7e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e32ff.v
llvm RV32_RV64: vlseg7e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg7e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e64.v
llvm RV32_RV64: vlseg7e64.v "vd" "rs1" "vm"
sail RV32: vlseg7e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e64.v
llvm RV32_RV64: vlseg7e64.v "vd" "rs1" "vm"
sail RV64: vlseg7e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e64ff.v
llvm RV32_RV64: vlseg7e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e64ff.v
llvm RV32_RV64: vlseg7e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg7e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e8.v
llvm RV32_RV64: vlseg7e8.v "vd" "rs1" "vm"
sail RV32: vlseg7e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e8.v
llvm RV32_RV64: vlseg7e8.v "vd" "rs1" "vm"
sail RV64: vlseg7e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e8ff.v
llvm RV32_RV64: vlseg7e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg7e8ff.v
llvm RV32_RV64: vlseg7e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg7e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e16.v
llvm RV32_RV64: vlseg8e16.v "vd" "rs1" "vm"
sail RV32: vlseg8e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e16.v
llvm RV32_RV64: vlseg8e16.v "vd" "rs1" "vm"
sail RV64: vlseg8e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e16ff.v
llvm RV32_RV64: vlseg8e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e16ff.v
llvm RV32_RV64: vlseg8e16ff.v "vd" "rs1" "vm"
sail RV64: vlseg8e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e32.v
llvm RV32_RV64: vlseg8e32.v "vd" "rs1" "vm"
sail RV32: vlseg8e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e32.v
llvm RV32_RV64: vlseg8e32.v "vd" "rs1" "vm"
sail RV64: vlseg8e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e32ff.v
llvm RV32_RV64: vlseg8e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e32ff.v
llvm RV32_RV64: vlseg8e32ff.v "vd" "rs1" "vm"
sail RV64: vlseg8e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e64.v
llvm RV32_RV64: vlseg8e64.v "vd" "rs1" "vm"
sail RV32: vlseg8e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e64.v
llvm RV32_RV64: vlseg8e64.v "vd" "rs1" "vm"
sail RV64: vlseg8e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e64ff.v
llvm RV32_RV64: vlseg8e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e64ff.v
llvm RV32_RV64: vlseg8e64ff.v "vd" "rs1" "vm"
sail RV64: vlseg8e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e8.v
llvm RV32_RV64: vlseg8e8.v "vd" "rs1" "vm"
sail RV32: vlseg8e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e8.v
llvm RV32_RV64: vlseg8e8.v "vd" "rs1" "vm"
sail RV64: vlseg8e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e8ff.v
llvm RV32_RV64: vlseg8e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlseg8e8ff.v
llvm RV32_RV64: vlseg8e8ff.v "vd" "rs1" "vm"
sail RV64: vlseg8e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e16.v
llvm RV32_RV64: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e16.v
llvm RV32_RV64: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e32.v
llvm RV32_RV64: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e32.v
llvm RV32_RV64: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e64.v
llvm RV32_RV64: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e64.v
llvm RV32_RV64: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e8.v
llvm RV32_RV64: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg2e8.v
llvm RV32_RV64: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e16.v
llvm RV32_RV64: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e16.v
llvm RV32_RV64: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e32.v
llvm RV32_RV64: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e32.v
llvm RV32_RV64: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e64.v
llvm RV32_RV64: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e64.v
llvm RV32_RV64: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e8.v
llvm RV32_RV64: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg3e8.v
llvm RV32_RV64: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e16.v
llvm RV32_RV64: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e16.v
llvm RV32_RV64: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e32.v
llvm RV32_RV64: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e32.v
llvm RV32_RV64: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e64.v
llvm RV32_RV64: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e64.v
llvm RV32_RV64: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e8.v
llvm RV32_RV64: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg4e8.v
llvm RV32_RV64: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e16.v
llvm RV32_RV64: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e16.v
llvm RV32_RV64: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e32.v
llvm RV32_RV64: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e32.v
llvm RV32_RV64: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e64.v
llvm RV32_RV64: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e64.v
llvm RV32_RV64: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e8.v
llvm RV32_RV64: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg5e8.v
llvm RV32_RV64: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e16.v
llvm RV32_RV64: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e16.v
llvm RV32_RV64: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e32.v
llvm RV32_RV64: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e32.v
llvm RV32_RV64: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e64.v
llvm RV32_RV64: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e64.v
llvm RV32_RV64: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e8.v
llvm RV32_RV64: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg6e8.v
llvm RV32_RV64: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e16.v
llvm RV32_RV64: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e16.v
llvm RV32_RV64: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e32.v
llvm RV32_RV64: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e32.v
llvm RV32_RV64: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e64.v
llvm RV32_RV64: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e64.v
llvm RV32_RV64: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e8.v
llvm RV32_RV64: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg7e8.v
llvm RV32_RV64: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e16.v
llvm RV32_RV64: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e16.v
llvm RV32_RV64: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e32.v
llvm RV32_RV64: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e32.v
llvm RV32_RV64: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e64.v
llvm RV32_RV64: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e64.v
llvm RV32_RV64: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e8.v
llvm RV32_RV64: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vlsseg8e8.v
llvm RV32_RV64: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail RV64: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei16.v
llvm RV32_RV64: vluxei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei16.v
llvm RV32_RV64: vluxei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei32.v
llvm RV32_RV64: vluxei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei32.v
llvm RV32_RV64: vluxei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei64.v
llvm RV64: vluxei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei8.v
llvm RV32_RV64: vluxei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxei8.v
llvm RV32_RV64: vluxei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei16.v
llvm RV32_RV64: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei16.v
llvm RV32_RV64: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei32.v
llvm RV32_RV64: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei32.v
llvm RV32_RV64: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei64.v
llvm RV64: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei8.v
llvm RV32_RV64: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg2ei8.v
llvm RV32_RV64: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei16.v
llvm RV32_RV64: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei16.v
llvm RV32_RV64: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei32.v
llvm RV32_RV64: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei32.v
llvm RV32_RV64: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei64.v
llvm RV64: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei8.v
llvm RV32_RV64: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg3ei8.v
llvm RV32_RV64: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei16.v
llvm RV32_RV64: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei16.v
llvm RV32_RV64: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei32.v
llvm RV32_RV64: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei32.v
llvm RV32_RV64: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei64.v
llvm RV64: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei8.v
llvm RV32_RV64: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg4ei8.v
llvm RV32_RV64: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei16.v
llvm RV32_RV64: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei16.v
llvm RV32_RV64: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei32.v
llvm RV32_RV64: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei32.v
llvm RV32_RV64: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei64.v
llvm RV64: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei8.v
llvm RV32_RV64: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg5ei8.v
llvm RV32_RV64: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei16.v
llvm RV32_RV64: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei16.v
llvm RV32_RV64: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei32.v
llvm RV32_RV64: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei32.v
llvm RV32_RV64: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei64.v
llvm RV64: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei8.v
llvm RV32_RV64: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg6ei8.v
llvm RV32_RV64: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei16.v
llvm RV32_RV64: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei16.v
llvm RV32_RV64: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei32.v
llvm RV32_RV64: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei32.v
llvm RV32_RV64: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei64.v
llvm RV64: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei8.v
llvm RV32_RV64: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg7ei8.v
llvm RV32_RV64: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei16.v
llvm RV32_RV64: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei16.v
llvm RV32_RV64: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei32.v
llvm RV32_RV64: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei32.v
llvm RV32_RV64: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei64.v
llvm RV64: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei8.v
llvm RV32_RV64: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vluxseg8ei8.v
llvm RV32_RV64: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmacc.vv
llvm RV32_RV64: vmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmacc.vv
llvm RV32_RV64: vmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmacc.vx
llvm RV32_RV64: vmacc.vx "vd" "rs1" "vs2" "vm"
sail RV32: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmacc.vx
llvm RV32_RV64: vmacc.vx "vd" "rs1" "vs2" "vm"
sail RV64: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmadc.vi
llvm RV32_RV64: vmadc.vi "vd" "vs2" "imm"
sail RV32: vmadc.vi "vd" "vs2" "simm"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, imm) (1, vs2)
sail ins: (2, simm) (1, vs2) (0, vd)

Report: vmadc.vi
llvm RV32_RV64: vmadc.vi "vd" "vs2" "imm"
sail RV64: vmadc.vi "vd" "vs2" "simm"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, imm) (1, vs2)
sail ins: (2, simm) (1, vs2) (0, vd)

Report: vmadc.vim
llvm RV32_RV64: vmadc.vim "vd" "vs2" "imm" "v0"
sail RV32: vmadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmadc.vim
llvm RV32_RV64: vmadc.vim "vd" "vs2" "imm" "v0"
sail RV64: vmadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmadc.vv
llvm RV32_RV64: vmadc.vv "vd" "vs2" "vs1"
sail RV32: vmadc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vv
llvm RV32_RV64: vmadc.vv "vd" "vs2" "vs1"
sail RV64: vmadc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vvm
llvm RV32_RV64: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vvm
llvm RV32_RV64: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail RV64: vmadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmadc.vx
llvm RV32_RV64: vmadc.vx "vd" "vs2" "rs1"
sail RV32: vmadc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmadc.vx
llvm RV32_RV64: vmadc.vx "vd" "vs2" "rs1"
sail RV64: vmadc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmadc.vxm
llvm RV32_RV64: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmadc.vxm
llvm RV32_RV64: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail RV64: vmadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmadd.vv
llvm RV32_RV64: vmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmadd.vv
llvm RV32_RV64: vmadd.vv "vd" "vs1" "vs2" "vm"
sail RV64: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vmadd.vx
llvm RV32_RV64: vmadd.vx "vd" "rs1" "vs2" "vm"
sail RV32: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmadd.vx
llvm RV32_RV64: vmadd.vx "vd" "rs1" "vs2" "vm"
sail RV64: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vmand.mm
llvm RV32_RV64: vmand.mm "vd" "vs2" "vs1"
sail RV32: vmand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmand.mm
llvm RV32_RV64: vmand.mm "vd" "vs2" "vs1"
sail RV64: vmand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmandn.mm
llvm RV32_RV64: vmandn.mm "vd" "vs2" "vs1"
sail RV32: vmandn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmandn.mm
llvm RV32_RV64: vmandn.mm "vd" "vs2" "vs1"
sail RV64: vmandn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmax.vv
llvm RV32_RV64: vmax.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmax.vv
llvm RV32_RV64: vmax.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmax.vx
llvm RV32_RV64: vmax.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmax.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmax.vx
llvm RV32_RV64: vmax.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmax.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vv
llvm RV32_RV64: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vv
llvm RV32_RV64: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vx
llvm RV32_RV64: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmaxu.vx
llvm RV32_RV64: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmerge.vim
llvm RV32_RV64: vmerge.vim "vd" "vs2" "imm" "v0"
sail RV32: vmerge.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmerge.vim
llvm RV32_RV64: vmerge.vim "vd" "vs2" "imm" "v0"
sail RV64: vmerge.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)

Report: vmerge.vvm
llvm RV32_RV64: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmerge.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmerge.vvm
llvm RV32_RV64: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail RV64: vmerge.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmerge.vxm
llvm RV32_RV64: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmerge.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmerge.vxm
llvm RV32_RV64: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail RV64: vmerge.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmfeq.vf
llvm RV32_RV64: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfeq.vf
llvm RV32_RV64: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfeq.vv
llvm RV32_RV64: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfeq.vv
llvm RV32_RV64: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfge.vf
llvm RV32_RV64: vmfge.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfge.vf
llvm RV32_RV64: vmfge.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfgt.vf
llvm RV32_RV64: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfgt.vf
llvm RV32_RV64: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vf
llvm RV32_RV64: vmfle.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vf
llvm RV32_RV64: vmfle.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vv
llvm RV32_RV64: vmfle.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfle.vv
llvm RV32_RV64: vmfle.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vf
llvm RV32_RV64: vmflt.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vf
llvm RV32_RV64: vmflt.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vv
llvm RV32_RV64: vmflt.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmflt.vv
llvm RV32_RV64: vmflt.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vf
llvm RV32_RV64: vmfne.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vf
llvm RV32_RV64: vmfne.vf "vd" "vs2" "rs1" "vm"
sail RV64: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vv
llvm RV32_RV64: vmfne.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmfne.vv
llvm RV32_RV64: vmfne.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vv
llvm RV32_RV64: vmin.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vv
llvm RV32_RV64: vmin.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vx
llvm RV32_RV64: vmin.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmin.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmin.vx
llvm RV32_RV64: vmin.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmin.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vv
llvm RV32_RV64: vminu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vminu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vv
llvm RV32_RV64: vminu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vminu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vx
llvm RV32_RV64: vminu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vminu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vminu.vx
llvm RV32_RV64: vminu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vminu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmnand.mm
llvm RV32_RV64: vmnand.mm "vd" "vs2" "vs1"
sail RV32: vmnand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmnand.mm
llvm RV32_RV64: vmnand.mm "vd" "vs2" "vs1"
sail RV64: vmnand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmnor.mm
llvm RV32_RV64: vmnor.mm "vd" "vs2" "vs1"
sail RV32: vmnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmnor.mm
llvm RV32_RV64: vmnor.mm "vd" "vs2" "vs1"
sail RV64: vmnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmor.mm
llvm RV32_RV64: vmor.mm "vd" "vs2" "vs1"
sail RV32: vmor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmor.mm
llvm RV32_RV64: vmor.mm "vd" "vs2" "vs1"
sail RV64: vmor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmorn.mm
llvm RV32_RV64: vmorn.mm "vd" "vs2" "vs1"
sail RV32: vmorn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmorn.mm
llvm RV32_RV64: vmorn.mm "vd" "vs2" "vs1"
sail RV64: vmorn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vv
llvm RV32_RV64: vmsbc.vv "vd" "vs2" "vs1"
sail RV32: vmsbc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vv
llvm RV32_RV64: vmsbc.vv "vd" "vs2" "vs1"
sail RV64: vmsbc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vvm
llvm RV32_RV64: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vvm
llvm RV32_RV64: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV64: vmsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vmsbc.vx
llvm RV32_RV64: vmsbc.vx "vd" "vs2" "rs1"
sail RV32: vmsbc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmsbc.vx
llvm RV32_RV64: vmsbc.vx "vd" "vs2" "rs1"
sail RV64: vmsbc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)

Report: vmsbc.vxm
llvm RV32_RV64: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmsbc.vxm
llvm RV32_RV64: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV64: vmsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vmsbf.m
llvm RV32_RV64: vmsbf.m "vd" "vs2" "vm"
sail RV32: vmsbf.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmsbf.m
llvm RV32_RV64: vmsbf.m "vd" "vs2" "vm"
sail RV64: vmsbf.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vi
llvm RV32_RV64: vmseq.vi "vd" "vs2" "imm" "vm"
sail RV32: vmseq.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vi
llvm RV32_RV64: vmseq.vi "vd" "vs2" "imm" "vm"
sail RV64: vmseq.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vv
llvm RV32_RV64: vmseq.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vv
llvm RV32_RV64: vmseq.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vx
llvm RV32_RV64: vmseq.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmseq.vx
llvm RV32_RV64: vmseq.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vi
llvm RV32_RV64: vmsgt.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsgt.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vi
llvm RV32_RV64: vmsgt.vi "vd" "vs2" "imm" "vm"
sail RV64: vmsgt.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vx
llvm RV32_RV64: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgt.vx
llvm RV32_RV64: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vi
llvm RV32_RV64: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsgtu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vi
llvm RV32_RV64: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail RV64: vmsgtu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vx
llvm RV32_RV64: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsgtu.vx
llvm RV32_RV64: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsif.m
llvm RV32_RV64: vmsif.m "vd" "vs2" "vm"
sail RV32: vmsif.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmsif.m
llvm RV32_RV64: vmsif.m "vd" "vs2" "vm"
sail RV64: vmsif.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vi
llvm RV32_RV64: vmsle.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsle.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vi
llvm RV32_RV64: vmsle.vi "vd" "vs2" "imm" "vm"
sail RV64: vmsle.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vv
llvm RV32_RV64: vmsle.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vv
llvm RV32_RV64: vmsle.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vx
llvm RV32_RV64: vmsle.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsle.vx
llvm RV32_RV64: vmsle.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vi
llvm RV32_RV64: vmsleu.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsleu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vi
llvm RV32_RV64: vmsleu.vi "vd" "vs2" "imm" "vm"
sail RV64: vmsleu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vv
llvm RV32_RV64: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vv
llvm RV32_RV64: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vx
llvm RV32_RV64: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsleu.vx
llvm RV32_RV64: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vv
llvm RV32_RV64: vmslt.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vv
llvm RV32_RV64: vmslt.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vx
llvm RV32_RV64: vmslt.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmslt.vx
llvm RV32_RV64: vmslt.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vv
llvm RV32_RV64: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vv
llvm RV32_RV64: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vx
llvm RV32_RV64: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsltu.vx
llvm RV32_RV64: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vi
llvm RV32_RV64: vmsne.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsne.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vi
llvm RV32_RV64: vmsne.vi "vd" "vs2" "imm" "vm"
sail RV64: vmsne.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vv
llvm RV32_RV64: vmsne.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vv
llvm RV32_RV64: vmsne.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vx
llvm RV32_RV64: vmsne.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsne.vx
llvm RV32_RV64: vmsne.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmsof.m
llvm RV32_RV64: vmsof.m "vd" "vs2" "vm"
sail RV32: vmsof.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmsof.m
llvm RV32_RV64: vmsof.m "vd" "vs2" "vm"
sail RV64: vmsof.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vv
llvm RV32_RV64: vmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vv
llvm RV32_RV64: vmul.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vx
llvm RV32_RV64: vmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmul.vx
llvm RV32_RV64: vmul.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vv
llvm RV32_RV64: vmulh.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vv
llvm RV32_RV64: vmulh.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vx
llvm RV32_RV64: vmulh.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulh.vx
llvm RV32_RV64: vmulh.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vv
llvm RV32_RV64: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vv
llvm RV32_RV64: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vx
llvm RV32_RV64: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhsu.vx
llvm RV32_RV64: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vv
llvm RV32_RV64: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vv
llvm RV32_RV64: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vx
llvm RV32_RV64: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmulhu.vx
llvm RV32_RV64: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vmv.s.x
llvm RV32_RV64: vmv.s.x "vd" "rs1"
sail RV32: vmv.s.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.s.x
llvm RV32_RV64: vmv.s.x "vd" "rs1"
sail RV64: vmv.s.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.v.i
llvm RV32_RV64: vmv.v.i "vd" "imm"
sail RV32: vmv.v.i "vd" "simm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, imm)
sail ins: (1, simm) (0, vd) (-1, v0)

Report: vmv.v.i
llvm RV32_RV64: vmv.v.i "vd" "imm"
sail RV64: vmv.v.i "vd" "simm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, imm)
sail ins: (1, simm) (0, vd) (-1, v0)

Report: vmv.v.v
llvm RV32_RV64: vmv.v.v "vd" "vs1"
sail RV32: vmv.v.v "vd" "vs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs1)
sail ins: (1, vs1) (0, vd) (-1, v0)

Report: vmv.v.v
llvm RV32_RV64: vmv.v.v "vd" "vs1"
sail RV64: vmv.v.v "vd" "vs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs1)
sail ins: (1, vs1) (0, vd) (-1, v0)

Report: vmv.v.x
llvm RV32_RV64: vmv.v.x "vd" "rs1"
sail RV32: vmv.v.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.v.x
llvm RV32_RV64: vmv.v.x "vd" "rs1"
sail RV64: vmv.v.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)

Report: vmv.x.s
llvm RV32_RV64: vmv.x.s "vd" "vs2"
sail RV32: vmv.x.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vmv.x.s
llvm RV32_RV64: vmv.x.s "vd" "vs2"
sail RV64: vmv.x.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)

Report: vmv1r.v
llvm RV32_RV64: vmv1r.v "vd" "vs2"
sail RV32: vmv1r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv1r.v
llvm RV32_RV64: vmv1r.v "vd" "vs2"
sail RV64: vmv1r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv2r.v
llvm RV32_RV64: vmv2r.v "vd" "vs2"
sail RV32: vmv2r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv2r.v
llvm RV32_RV64: vmv2r.v "vd" "vs2"
sail RV64: vmv2r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv4r.v
llvm RV32_RV64: vmv4r.v "vd" "vs2"
sail RV32: vmv4r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv4r.v
llvm RV32_RV64: vmv4r.v "vd" "vs2"
sail RV64: vmv4r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv8r.v
llvm RV32_RV64: vmv8r.v "vd" "vs2"
sail RV32: vmv8r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmv8r.v
llvm RV32_RV64: vmv8r.v "vd" "vs2"
sail RV64: vmv8r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)

Report: vmxnor.mm
llvm RV32_RV64: vmxnor.mm "vd" "vs2" "vs1"
sail RV32: vmxnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmxnor.mm
llvm RV32_RV64: vmxnor.mm "vd" "vs2" "vs1"
sail RV64: vmxnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmxor.mm
llvm RV32_RV64: vmxor.mm "vd" "vs2" "vs1"
sail RV32: vmxor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vmxor.mm
llvm RV32_RV64: vmxor.mm "vd" "vs2" "vs1"
sail RV64: vmxor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)

Report: vnclip.wi
llvm RV32_RV64: vnclip.wi "vd" "vs2" "imm" "vm"
sail RV32: vnclip.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wi
llvm RV32_RV64: vnclip.wi "vd" "vs2" "imm" "vm"
sail RV64: vnclip.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wv
llvm RV32_RV64: vnclip.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wv
llvm RV32_RV64: vnclip.wv "vd" "vs2" "vs1" "vm"
sail RV64: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wx
llvm RV32_RV64: vnclip.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclip.wx
llvm RV32_RV64: vnclip.wx "vd" "vs2" "rs1" "vm"
sail RV64: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wi
llvm RV32_RV64: vnclipu.wi "vd" "vs2" "imm" "vm"
sail RV32: vnclipu.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wi
llvm RV32_RV64: vnclipu.wi "vd" "vs2" "imm" "vm"
sail RV64: vnclipu.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wv
llvm RV32_RV64: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wv
llvm RV32_RV64: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail RV64: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wx
llvm RV32_RV64: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnclipu.wx
llvm RV32_RV64: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail RV64: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnmsac.vv
llvm RV32_RV64: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsac.vv
llvm RV32_RV64: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV64: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsac.vx
llvm RV32_RV64: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail RV32: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnmsac.vx
llvm RV32_RV64: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail RV64: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnmsub.vv
llvm RV32_RV64: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsub.vv
llvm RV32_RV64: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV64: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vnmsub.vx
llvm RV32_RV64: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail RV32: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnmsub.vx
llvm RV32_RV64: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail RV64: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vnsra.wi
llvm RV32_RV64: vnsra.wi "vd" "vs2" "imm" "vm"
sail RV32: vnsra.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wi
llvm RV32_RV64: vnsra.wi "vd" "vs2" "imm" "vm"
sail RV64: vnsra.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wv
llvm RV32_RV64: vnsra.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wv
llvm RV32_RV64: vnsra.wv "vd" "vs2" "vs1" "vm"
sail RV64: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wx
llvm RV32_RV64: vnsra.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsra.wx
llvm RV32_RV64: vnsra.wx "vd" "vs2" "rs1" "vm"
sail RV64: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wi
llvm RV32_RV64: vnsrl.wi "vd" "vs2" "imm" "vm"
sail RV32: vnsrl.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wi
llvm RV32_RV64: vnsrl.wi "vd" "vs2" "imm" "vm"
sail RV64: vnsrl.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wv
llvm RV32_RV64: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wv
llvm RV32_RV64: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail RV64: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wx
llvm RV32_RV64: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vnsrl.wx
llvm RV32_RV64: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail RV64: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vi
llvm RV32_RV64: vor.vi "vd" "vs2" "imm" "vm"
sail RV32: vor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vor.vi
llvm RV32_RV64: vor.vi "vd" "vs2" "imm" "vm"
sail RV64: vor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vor.vv
llvm RV32_RV64: vor.vv "vd" "vs2" "vs1" "vm"
sail RV32: vor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vv
llvm RV32_RV64: vor.vv "vd" "vs2" "vs1" "vm"
sail RV64: vor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vx
llvm RV32_RV64: vor.vx "vd" "vs2" "rs1" "vm"
sail RV32: vor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vor.vx
llvm RV32_RV64: vor.vx "vd" "vs2" "rs1" "vm"
sail RV64: vor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vredand.vs
llvm RV32_RV64: vredand.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredand.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredand.vs
llvm RV32_RV64: vredand.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredand.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmax.vs
llvm RV32_RV64: vredmax.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmax.vs
llvm RV32_RV64: vredmax.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmaxu.vs
llvm RV32_RV64: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmaxu.vs
llvm RV32_RV64: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmin.vs
llvm RV32_RV64: vredmin.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredmin.vs
llvm RV32_RV64: vredmin.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredminu.vs
llvm RV32_RV64: vredminu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredminu.vs
llvm RV32_RV64: vredminu.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredor.vs
llvm RV32_RV64: vredor.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredor.vs
llvm RV32_RV64: vredor.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredsum.vs
llvm RV32_RV64: vredsum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredsum.vs
llvm RV32_RV64: vredsum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredxor.vs
llvm RV32_RV64: vredxor.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vredxor.vs
llvm RV32_RV64: vredxor.vs "vd" "vs2" "vs1" "vm"
sail RV64: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vv
llvm RV32_RV64: vrem.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrem.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vv
llvm RV32_RV64: vrem.vv "vd" "vs2" "vs1" "vm"
sail RV64: vrem.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vx
llvm RV32_RV64: vrem.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrem.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrem.vx
llvm RV32_RV64: vrem.vx "vd" "vs2" "rs1" "vm"
sail RV64: vrem.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vv
llvm RV32_RV64: vremu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vremu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vv
llvm RV32_RV64: vremu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vremu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vx
llvm RV32_RV64: vremu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vremu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vremu.vx
llvm RV32_RV64: vremu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vremu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vi
llvm RV32_RV64: vrgather.vi "vd" "vs2" "imm" "vm"
sail RV32: vrgather.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vi
llvm RV32_RV64: vrgather.vi "vd" "vs2" "imm" "vm"
sail RV64: vrgather.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vv
llvm RV32_RV64: vrgather.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vv
llvm RV32_RV64: vrgather.vv "vd" "vs2" "vs1" "vm"
sail RV64: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vx
llvm RV32_RV64: vrgather.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgather.vx
llvm RV32_RV64: vrgather.vx "vd" "vs2" "rs1" "vm"
sail RV64: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgatherei16.vv
llvm RV32_RV64: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrgatherei16.vv
llvm RV32_RV64: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail RV64: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vi
llvm RV32_RV64: vrsub.vi "vd" "vs2" "imm" "vm"
sail RV32: vrsub.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vi
llvm RV32_RV64: vrsub.vi "vd" "vs2" "imm" "vm"
sail RV64: vrsub.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vx
llvm RV32_RV64: vrsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vrsub.vx
llvm RV32_RV64: vrsub.vx "vd" "vs2" "rs1" "vm"
sail RV64: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vi
llvm RV32_RV64: vsadd.vi "vd" "vs2" "imm" "vm"
sail RV32: vsadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vi
llvm RV32_RV64: vsadd.vi "vd" "vs2" "imm" "vm"
sail RV64: vsadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vv
llvm RV32_RV64: vsadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vv
llvm RV32_RV64: vsadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vx
llvm RV32_RV64: vsadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsadd.vx
llvm RV32_RV64: vsadd.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vi
llvm RV32_RV64: vsaddu.vi "vd" "vs2" "imm" "vm"
sail RV32: vsaddu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vi
llvm RV32_RV64: vsaddu.vi "vd" "vs2" "imm" "vm"
sail RV64: vsaddu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vv
llvm RV32_RV64: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vv
llvm RV32_RV64: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vx
llvm RV32_RV64: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsaddu.vx
llvm RV32_RV64: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsbc.vvm
llvm RV32_RV64: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vsbc.vvm
llvm RV32_RV64: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV64: vsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)

Report: vsbc.vxm
llvm RV32_RV64: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vsbc.vxm
llvm RV32_RV64: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV64: vsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)

Report: vse16.v
llvm RV32_RV64: vse16.v "vs3" "rs1" "vm"
sail RV32: vse16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse16.v
llvm RV32_RV64: vse16.v "vs3" "rs1" "vm"
sail RV64: vse16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse32.v
llvm RV32_RV64: vse32.v "vs3" "rs1" "vm"
sail RV32: vse32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse32.v
llvm RV32_RV64: vse32.v "vs3" "rs1" "vm"
sail RV64: vse32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse64.v
llvm RV32_RV64: vse64.v "vs3" "rs1" "vm"
sail RV32: vse64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse64.v
llvm RV32_RV64: vse64.v "vs3" "rs1" "vm"
sail RV64: vse64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse8.v
llvm RV32_RV64: vse8.v "vs3" "rs1" "vm"
sail RV32: vse8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vse8.v
llvm RV32_RV64: vse8.v "vs3" "rs1" "vm"
sail RV64: vse8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsetivli
llvm RV32_RV64: vsetivli "rd" "uimm" "vtypei"
sail RV32: vsetivli "rd" "uimm"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, uimm)
sail ins: (1, uimm)

Report: vsetivli
llvm RV32_RV64: vsetivli "rd" "uimm" "vtypei"
sail RV64: vsetivli "rd" "uimm"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, uimm)
sail ins: (1, uimm)

Report: vsetvl
llvm RV32_RV64: vsetvl "rd" "rs1" "rs2"
sail RV32: vsetvl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: vsetvl
llvm RV32_RV64: vsetvl "rd" "rs1" "rs2"
sail RV64: vsetvl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: vsetvli
llvm RV32_RV64: vsetvli "rd" "rs1" "vtypei"
sail RV32: vsetvli "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, rs1)
sail ins: (1, rs1)

Report: vsetvli
llvm RV32_RV64: vsetvli "rd" "rs1" "vtypei"
sail RV64: vsetvli "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, rs1)
sail ins: (1, rs1)

Report: vsext.vf2
llvm RV32_RV64: vsext.vf2 "vd" "vs2" "vm"
sail RV32: vsext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf2
llvm RV32_RV64: vsext.vf2 "vd" "vs2" "vm"
sail RV64: vsext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf4
llvm RV32_RV64: vsext.vf4 "vd" "vs2" "vm"
sail RV32: vsext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf4
llvm RV32_RV64: vsext.vf4 "vd" "vs2" "vm"
sail RV64: vsext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf8
llvm RV32_RV64: vsext.vf8 "vd" "vs2" "vm"
sail RV32: vsext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vsext.vf8
llvm RV32_RV64: vsext.vf8 "vd" "vs2" "vm"
sail RV64: vsext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vslide1down.vx
llvm RV32_RV64: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslide1down.vx
llvm RV32_RV64: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail RV64: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslide1up.vx
llvm RV32_RV64: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslide1up.vx
llvm RV32_RV64: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail RV64: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vi
llvm RV32_RV64: vslidedown.vi "vd" "vs2" "imm" "vm"
sail RV32: vslidedown.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vi
llvm RV32_RV64: vslidedown.vi "vd" "vs2" "imm" "vm"
sail RV64: vslidedown.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vx
llvm RV32_RV64: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslidedown.vx
llvm RV32_RV64: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail RV64: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vi
llvm RV32_RV64: vslideup.vi "vd" "vs2" "imm" "vm"
sail RV32: vslideup.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vi
llvm RV32_RV64: vslideup.vi "vd" "vs2" "imm" "vm"
sail RV64: vslideup.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vx
llvm RV32_RV64: vslideup.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vslideup.vx
llvm RV32_RV64: vslideup.vx "vd" "vs2" "rs1" "vm"
sail RV64: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vi
llvm RV32_RV64: vsll.vi "vd" "vs2" "imm" "vm"
sail RV32: vsll.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vi
llvm RV32_RV64: vsll.vi "vd" "vs2" "imm" "vm"
sail RV64: vsll.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vv
llvm RV32_RV64: vsll.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsll.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vv
llvm RV32_RV64: vsll.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsll.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vx
llvm RV32_RV64: vsll.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsll.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsll.vx
llvm RV32_RV64: vsll.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsll.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsm.v
llvm RV32_RV64: vsm.v "vs3" "rs1"
sail RV32: vsm.v "vd_or_vs3" "rs1"
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, vs3)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vsm.v
llvm RV32_RV64: vsm.v "vs3" "rs1"
sail RV64: vsm.v "vd_or_vs3" "rs1"
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, vs3)
sail ins: (1, rs1) (0, vd_or_vs3)

Report: vsmul.vv
llvm RV32_RV64: vsmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsmul.vv
llvm RV32_RV64: vsmul.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsmul.vx
llvm RV32_RV64: vsmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsmul.vx
llvm RV32_RV64: vsmul.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsoxei16.v
llvm RV32_RV64: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei16.v
llvm RV32_RV64: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei32.v
llvm RV32_RV64: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei32.v
llvm RV32_RV64: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei64.v
llvm RV64: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei8.v
llvm RV32_RV64: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxei8.v
llvm RV32_RV64: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei16.v
llvm RV32_RV64: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei16.v
llvm RV32_RV64: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei32.v
llvm RV32_RV64: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei32.v
llvm RV32_RV64: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei64.v
llvm RV64: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei8.v
llvm RV32_RV64: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg2ei8.v
llvm RV32_RV64: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei16.v
llvm RV32_RV64: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei16.v
llvm RV32_RV64: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei32.v
llvm RV32_RV64: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei32.v
llvm RV32_RV64: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei64.v
llvm RV64: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei8.v
llvm RV32_RV64: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg3ei8.v
llvm RV32_RV64: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei16.v
llvm RV32_RV64: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei16.v
llvm RV32_RV64: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei32.v
llvm RV32_RV64: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei32.v
llvm RV32_RV64: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei64.v
llvm RV64: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei8.v
llvm RV32_RV64: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg4ei8.v
llvm RV32_RV64: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei16.v
llvm RV32_RV64: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei16.v
llvm RV32_RV64: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei32.v
llvm RV32_RV64: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei32.v
llvm RV32_RV64: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei64.v
llvm RV64: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei8.v
llvm RV32_RV64: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg5ei8.v
llvm RV32_RV64: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei16.v
llvm RV32_RV64: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei16.v
llvm RV32_RV64: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei32.v
llvm RV32_RV64: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei32.v
llvm RV32_RV64: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei64.v
llvm RV64: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei8.v
llvm RV32_RV64: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg6ei8.v
llvm RV32_RV64: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei16.v
llvm RV32_RV64: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei16.v
llvm RV32_RV64: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei32.v
llvm RV32_RV64: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei32.v
llvm RV32_RV64: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei64.v
llvm RV64: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei8.v
llvm RV32_RV64: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg7ei8.v
llvm RV32_RV64: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei16.v
llvm RV32_RV64: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei16.v
llvm RV32_RV64: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei32.v
llvm RV32_RV64: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei32.v
llvm RV32_RV64: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei64.v
llvm RV64: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei8.v
llvm RV32_RV64: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsoxseg8ei8.v
llvm RV32_RV64: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsra.vi
llvm RV32_RV64: vsra.vi "vd" "vs2" "imm" "vm"
sail RV32: vsra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vi
llvm RV32_RV64: vsra.vi "vd" "vs2" "imm" "vm"
sail RV64: vsra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vv
llvm RV32_RV64: vsra.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vv
llvm RV32_RV64: vsra.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vx
llvm RV32_RV64: vsra.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsra.vx
llvm RV32_RV64: vsra.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vi
llvm RV32_RV64: vsrl.vi "vd" "vs2" "imm" "vm"
sail RV32: vsrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vi
llvm RV32_RV64: vsrl.vi "vd" "vs2" "imm" "vm"
sail RV64: vsrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vv
llvm RV32_RV64: vsrl.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vv
llvm RV32_RV64: vsrl.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vx
llvm RV32_RV64: vsrl.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsrl.vx
llvm RV32_RV64: vsrl.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsse16.v
llvm RV32_RV64: vsse16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse16.v
llvm RV32_RV64: vsse16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse32.v
llvm RV32_RV64: vsse32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse32.v
llvm RV32_RV64: vsse32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse64.v
llvm RV32_RV64: vsse64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse64.v
llvm RV32_RV64: vsse64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse8.v
llvm RV32_RV64: vsse8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsse8.v
llvm RV32_RV64: vsse8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e16.v
llvm RV32_RV64: vsseg2e16.v "vs3" "rs1" "vm"
sail RV32: vsseg2e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e16.v
llvm RV32_RV64: vsseg2e16.v "vs3" "rs1" "vm"
sail RV64: vsseg2e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e32.v
llvm RV32_RV64: vsseg2e32.v "vs3" "rs1" "vm"
sail RV32: vsseg2e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e32.v
llvm RV32_RV64: vsseg2e32.v "vs3" "rs1" "vm"
sail RV64: vsseg2e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e64.v
llvm RV32_RV64: vsseg2e64.v "vs3" "rs1" "vm"
sail RV32: vsseg2e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e64.v
llvm RV32_RV64: vsseg2e64.v "vs3" "rs1" "vm"
sail RV64: vsseg2e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e8.v
llvm RV32_RV64: vsseg2e8.v "vs3" "rs1" "vm"
sail RV32: vsseg2e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg2e8.v
llvm RV32_RV64: vsseg2e8.v "vs3" "rs1" "vm"
sail RV64: vsseg2e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e16.v
llvm RV32_RV64: vsseg3e16.v "vs3" "rs1" "vm"
sail RV32: vsseg3e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e16.v
llvm RV32_RV64: vsseg3e16.v "vs3" "rs1" "vm"
sail RV64: vsseg3e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e32.v
llvm RV32_RV64: vsseg3e32.v "vs3" "rs1" "vm"
sail RV32: vsseg3e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e32.v
llvm RV32_RV64: vsseg3e32.v "vs3" "rs1" "vm"
sail RV64: vsseg3e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e64.v
llvm RV32_RV64: vsseg3e64.v "vs3" "rs1" "vm"
sail RV32: vsseg3e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e64.v
llvm RV32_RV64: vsseg3e64.v "vs3" "rs1" "vm"
sail RV64: vsseg3e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e8.v
llvm RV32_RV64: vsseg3e8.v "vs3" "rs1" "vm"
sail RV32: vsseg3e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg3e8.v
llvm RV32_RV64: vsseg3e8.v "vs3" "rs1" "vm"
sail RV64: vsseg3e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e16.v
llvm RV32_RV64: vsseg4e16.v "vs3" "rs1" "vm"
sail RV32: vsseg4e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e16.v
llvm RV32_RV64: vsseg4e16.v "vs3" "rs1" "vm"
sail RV64: vsseg4e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e32.v
llvm RV32_RV64: vsseg4e32.v "vs3" "rs1" "vm"
sail RV32: vsseg4e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e32.v
llvm RV32_RV64: vsseg4e32.v "vs3" "rs1" "vm"
sail RV64: vsseg4e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e64.v
llvm RV32_RV64: vsseg4e64.v "vs3" "rs1" "vm"
sail RV32: vsseg4e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e64.v
llvm RV32_RV64: vsseg4e64.v "vs3" "rs1" "vm"
sail RV64: vsseg4e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e8.v
llvm RV32_RV64: vsseg4e8.v "vs3" "rs1" "vm"
sail RV32: vsseg4e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg4e8.v
llvm RV32_RV64: vsseg4e8.v "vs3" "rs1" "vm"
sail RV64: vsseg4e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e16.v
llvm RV32_RV64: vsseg5e16.v "vs3" "rs1" "vm"
sail RV32: vsseg5e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e16.v
llvm RV32_RV64: vsseg5e16.v "vs3" "rs1" "vm"
sail RV64: vsseg5e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e32.v
llvm RV32_RV64: vsseg5e32.v "vs3" "rs1" "vm"
sail RV32: vsseg5e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e32.v
llvm RV32_RV64: vsseg5e32.v "vs3" "rs1" "vm"
sail RV64: vsseg5e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e64.v
llvm RV32_RV64: vsseg5e64.v "vs3" "rs1" "vm"
sail RV32: vsseg5e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e64.v
llvm RV32_RV64: vsseg5e64.v "vs3" "rs1" "vm"
sail RV64: vsseg5e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e8.v
llvm RV32_RV64: vsseg5e8.v "vs3" "rs1" "vm"
sail RV32: vsseg5e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg5e8.v
llvm RV32_RV64: vsseg5e8.v "vs3" "rs1" "vm"
sail RV64: vsseg5e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e16.v
llvm RV32_RV64: vsseg6e16.v "vs3" "rs1" "vm"
sail RV32: vsseg6e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e16.v
llvm RV32_RV64: vsseg6e16.v "vs3" "rs1" "vm"
sail RV64: vsseg6e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e32.v
llvm RV32_RV64: vsseg6e32.v "vs3" "rs1" "vm"
sail RV32: vsseg6e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e32.v
llvm RV32_RV64: vsseg6e32.v "vs3" "rs1" "vm"
sail RV64: vsseg6e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e64.v
llvm RV32_RV64: vsseg6e64.v "vs3" "rs1" "vm"
sail RV32: vsseg6e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e64.v
llvm RV32_RV64: vsseg6e64.v "vs3" "rs1" "vm"
sail RV64: vsseg6e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e8.v
llvm RV32_RV64: vsseg6e8.v "vs3" "rs1" "vm"
sail RV32: vsseg6e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg6e8.v
llvm RV32_RV64: vsseg6e8.v "vs3" "rs1" "vm"
sail RV64: vsseg6e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e16.v
llvm RV32_RV64: vsseg7e16.v "vs3" "rs1" "vm"
sail RV32: vsseg7e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e16.v
llvm RV32_RV64: vsseg7e16.v "vs3" "rs1" "vm"
sail RV64: vsseg7e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e32.v
llvm RV32_RV64: vsseg7e32.v "vs3" "rs1" "vm"
sail RV32: vsseg7e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e32.v
llvm RV32_RV64: vsseg7e32.v "vs3" "rs1" "vm"
sail RV64: vsseg7e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e64.v
llvm RV32_RV64: vsseg7e64.v "vs3" "rs1" "vm"
sail RV32: vsseg7e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e64.v
llvm RV32_RV64: vsseg7e64.v "vs3" "rs1" "vm"
sail RV64: vsseg7e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e8.v
llvm RV32_RV64: vsseg7e8.v "vs3" "rs1" "vm"
sail RV32: vsseg7e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg7e8.v
llvm RV32_RV64: vsseg7e8.v "vs3" "rs1" "vm"
sail RV64: vsseg7e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e16.v
llvm RV32_RV64: vsseg8e16.v "vs3" "rs1" "vm"
sail RV32: vsseg8e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e16.v
llvm RV32_RV64: vsseg8e16.v "vs3" "rs1" "vm"
sail RV64: vsseg8e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e32.v
llvm RV32_RV64: vsseg8e32.v "vs3" "rs1" "vm"
sail RV32: vsseg8e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e32.v
llvm RV32_RV64: vsseg8e32.v "vs3" "rs1" "vm"
sail RV64: vsseg8e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e64.v
llvm RV32_RV64: vsseg8e64.v "vs3" "rs1" "vm"
sail RV32: vsseg8e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e64.v
llvm RV32_RV64: vsseg8e64.v "vs3" "rs1" "vm"
sail RV64: vsseg8e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e8.v
llvm RV32_RV64: vsseg8e8.v "vs3" "rs1" "vm"
sail RV32: vsseg8e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vsseg8e8.v
llvm RV32_RV64: vsseg8e8.v "vs3" "rs1" "vm"
sail RV64: vsseg8e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)

Report: vssra.vi
llvm RV32_RV64: vssra.vi "vd" "vs2" "imm" "vm"
sail RV32: vssra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vi
llvm RV32_RV64: vssra.vi "vd" "vs2" "imm" "vm"
sail RV64: vssra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vv
llvm RV32_RV64: vssra.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vv
llvm RV32_RV64: vssra.vv "vd" "vs2" "vs1" "vm"
sail RV64: vssra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vx
llvm RV32_RV64: vssra.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssra.vx
llvm RV32_RV64: vssra.vx "vd" "vs2" "rs1" "vm"
sail RV64: vssra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vi
llvm RV32_RV64: vssrl.vi "vd" "vs2" "imm" "vm"
sail RV32: vssrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vi
llvm RV32_RV64: vssrl.vi "vd" "vs2" "imm" "vm"
sail RV64: vssrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vv
llvm RV32_RV64: vssrl.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vv
llvm RV32_RV64: vssrl.vv "vd" "vs2" "vs1" "vm"
sail RV64: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vx
llvm RV32_RV64: vssrl.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssrl.vx
llvm RV32_RV64: vssrl.vx "vd" "vs2" "rs1" "vm"
sail RV64: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssseg2e16.v
llvm RV32_RV64: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e16.v
llvm RV32_RV64: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e32.v
llvm RV32_RV64: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e32.v
llvm RV32_RV64: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e64.v
llvm RV32_RV64: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e64.v
llvm RV32_RV64: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e8.v
llvm RV32_RV64: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg2e8.v
llvm RV32_RV64: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e16.v
llvm RV32_RV64: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e16.v
llvm RV32_RV64: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e32.v
llvm RV32_RV64: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e32.v
llvm RV32_RV64: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e64.v
llvm RV32_RV64: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e64.v
llvm RV32_RV64: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e8.v
llvm RV32_RV64: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg3e8.v
llvm RV32_RV64: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e16.v
llvm RV32_RV64: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e16.v
llvm RV32_RV64: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e32.v
llvm RV32_RV64: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e32.v
llvm RV32_RV64: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e64.v
llvm RV32_RV64: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e64.v
llvm RV32_RV64: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e8.v
llvm RV32_RV64: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg4e8.v
llvm RV32_RV64: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e16.v
llvm RV32_RV64: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e16.v
llvm RV32_RV64: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e32.v
llvm RV32_RV64: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e32.v
llvm RV32_RV64: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e64.v
llvm RV32_RV64: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e64.v
llvm RV32_RV64: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e8.v
llvm RV32_RV64: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg5e8.v
llvm RV32_RV64: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e16.v
llvm RV32_RV64: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e16.v
llvm RV32_RV64: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e32.v
llvm RV32_RV64: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e32.v
llvm RV32_RV64: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e64.v
llvm RV32_RV64: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e64.v
llvm RV32_RV64: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e8.v
llvm RV32_RV64: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg6e8.v
llvm RV32_RV64: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e16.v
llvm RV32_RV64: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e16.v
llvm RV32_RV64: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e32.v
llvm RV32_RV64: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e32.v
llvm RV32_RV64: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e64.v
llvm RV32_RV64: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e64.v
llvm RV32_RV64: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e8.v
llvm RV32_RV64: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg7e8.v
llvm RV32_RV64: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e16.v
llvm RV32_RV64: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e16.v
llvm RV32_RV64: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e32.v
llvm RV32_RV64: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e32.v
llvm RV32_RV64: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e64.v
llvm RV32_RV64: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e64.v
llvm RV32_RV64: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e8.v
llvm RV32_RV64: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssseg8e8.v
llvm RV32_RV64: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail RV64: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)

Report: vssub.vv
llvm RV32_RV64: vssub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssub.vv
llvm RV32_RV64: vssub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vssub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssub.vx
llvm RV32_RV64: vssub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssub.vx
llvm RV32_RV64: vssub.vx "vd" "vs2" "rs1" "vm"
sail RV64: vssub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vv
llvm RV32_RV64: vssubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vv
llvm RV32_RV64: vssubu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vx
llvm RV32_RV64: vssubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vssubu.vx
llvm RV32_RV64: vssubu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vv
llvm RV32_RV64: vsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vv
llvm RV32_RV64: vsub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vx
llvm RV32_RV64: vsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsub.vx
llvm RV32_RV64: vsub.vx "vd" "vs2" "rs1" "vm"
sail RV64: vsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vsuxei16.v
llvm RV32_RV64: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei16.v
llvm RV32_RV64: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei32.v
llvm RV32_RV64: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei32.v
llvm RV32_RV64: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei64.v
llvm RV64: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei8.v
llvm RV32_RV64: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxei8.v
llvm RV32_RV64: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei16.v
llvm RV32_RV64: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei16.v
llvm RV32_RV64: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei32.v
llvm RV32_RV64: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei32.v
llvm RV32_RV64: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei64.v
llvm RV64: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei8.v
llvm RV32_RV64: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg2ei8.v
llvm RV32_RV64: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei16.v
llvm RV32_RV64: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei16.v
llvm RV32_RV64: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei32.v
llvm RV32_RV64: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei32.v
llvm RV32_RV64: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei64.v
llvm RV64: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei8.v
llvm RV32_RV64: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg3ei8.v
llvm RV32_RV64: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei16.v
llvm RV32_RV64: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei16.v
llvm RV32_RV64: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei32.v
llvm RV32_RV64: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei32.v
llvm RV32_RV64: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei64.v
llvm RV64: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei8.v
llvm RV32_RV64: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg4ei8.v
llvm RV32_RV64: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei16.v
llvm RV32_RV64: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei16.v
llvm RV32_RV64: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei32.v
llvm RV32_RV64: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei32.v
llvm RV32_RV64: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei64.v
llvm RV64: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei8.v
llvm RV32_RV64: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg5ei8.v
llvm RV32_RV64: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei16.v
llvm RV32_RV64: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei16.v
llvm RV32_RV64: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei32.v
llvm RV32_RV64: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei32.v
llvm RV32_RV64: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei64.v
llvm RV64: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei8.v
llvm RV32_RV64: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg6ei8.v
llvm RV32_RV64: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei16.v
llvm RV32_RV64: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei16.v
llvm RV32_RV64: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei32.v
llvm RV32_RV64: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei32.v
llvm RV32_RV64: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei64.v
llvm RV64: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei8.v
llvm RV32_RV64: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg7ei8.v
llvm RV32_RV64: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei16.v
llvm RV32_RV64: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei16.v
llvm RV32_RV64: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei32.v
llvm RV32_RV64: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei32.v
llvm RV32_RV64: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei64.v
llvm RV64: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei8.v
llvm RV32_RV64: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Report: vsuxseg8ei8.v
llvm RV32_RV64: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)

Couldn't find in sail vt.maskc RV64

Couldn't find in sail vt.maskcn RV64

Report: vwadd.vv
llvm RV32_RV64: vwadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.vv
llvm RV32_RV64: vwadd.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.vx
llvm RV32_RV64: vwadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.vx
llvm RV32_RV64: vwadd.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wv
llvm RV32_RV64: vwadd.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wv
llvm RV32_RV64: vwadd.wv "vd" "vs2" "vs1" "vm"
sail RV64: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wx
llvm RV32_RV64: vwadd.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwadd.wx
llvm RV32_RV64: vwadd.wx "vd" "vs2" "rs1" "vm"
sail RV64: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vv
llvm RV32_RV64: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vv
llvm RV32_RV64: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vx
llvm RV32_RV64: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.vx
llvm RV32_RV64: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wv
llvm RV32_RV64: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wv
llvm RV32_RV64: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail RV64: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wx
llvm RV32_RV64: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwaddu.wx
llvm RV32_RV64: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail RV64: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmacc.vv
llvm RV32_RV64: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmacc.vv
llvm RV32_RV64: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV64: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmacc.vx
llvm RV32_RV64: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmacc.vx
llvm RV32_RV64: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail RV64: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccsu.vv
llvm RV32_RV64: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccsu.vv
llvm RV32_RV64: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail RV64: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccsu.vx
llvm RV32_RV64: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccsu.vx
llvm RV32_RV64: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail RV64: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccu.vv
llvm RV32_RV64: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccu.vv
llvm RV32_RV64: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail RV64: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)

Report: vwmaccu.vx
llvm RV32_RV64: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccu.vx
llvm RV32_RV64: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail RV64: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccus.vx
llvm RV32_RV64: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmaccus.vx
llvm RV32_RV64: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail RV64: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)

Report: vwmul.vv
llvm RV32_RV64: vwmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmul.vv
llvm RV32_RV64: vwmul.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmul.vx
llvm RV32_RV64: vwmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmul.vx
llvm RV32_RV64: vwmul.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vv
llvm RV32_RV64: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vv
llvm RV32_RV64: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vx
llvm RV32_RV64: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulsu.vx
llvm RV32_RV64: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vv
llvm RV32_RV64: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vv
llvm RV32_RV64: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vx
llvm RV32_RV64: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwmulu.vx
llvm RV32_RV64: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsum.vs
llvm RV32_RV64: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsum.vs
llvm RV32_RV64: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail RV64: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsumu.vs
llvm RV32_RV64: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwredsumu.vs
llvm RV32_RV64: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail RV64: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vv
llvm RV32_RV64: vwsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vv
llvm RV32_RV64: vwsub.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vx
llvm RV32_RV64: vwsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.vx
llvm RV32_RV64: vwsub.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wv
llvm RV32_RV64: vwsub.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wv
llvm RV32_RV64: vwsub.wv "vd" "vs2" "vs1" "vm"
sail RV64: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wx
llvm RV32_RV64: vwsub.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsub.wx
llvm RV32_RV64: vwsub.wx "vd" "vs2" "rs1" "vm"
sail RV64: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vv
llvm RV32_RV64: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vv
llvm RV32_RV64: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail RV64: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vx
llvm RV32_RV64: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.vx
llvm RV32_RV64: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail RV64: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wv
llvm RV32_RV64: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wv
llvm RV32_RV64: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail RV64: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wx
llvm RV32_RV64: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vwsubu.wx
llvm RV32_RV64: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail RV64: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vi
llvm RV32_RV64: vxor.vi "vd" "vs2" "imm" "vm"
sail RV32: vxor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vi
llvm RV32_RV64: vxor.vi "vd" "vs2" "imm" "vm"
sail RV64: vxor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vv
llvm RV32_RV64: vxor.vv "vd" "vs2" "vs1" "vm"
sail RV32: vxor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vv
llvm RV32_RV64: vxor.vv "vd" "vs2" "vs1" "vm"
sail RV64: vxor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vx
llvm RV32_RV64: vxor.vx "vd" "vs2" "rs1" "vm"
sail RV32: vxor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vxor.vx
llvm RV32_RV64: vxor.vx "vd" "vs2" "rs1" "vm"
sail RV64: vxor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf2
llvm RV32_RV64: vzext.vf2 "vd" "vs2" "vm"
sail RV32: vzext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf2
llvm RV32_RV64: vzext.vf2 "vd" "vs2" "vm"
sail RV64: vzext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf4
llvm RV32_RV64: vzext.vf4 "vd" "vs2" "vm"
sail RV32: vzext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf4
llvm RV32_RV64: vzext.vf4 "vd" "vs2" "vm"
sail RV64: vzext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf8
llvm RV32_RV64: vzext.vf8 "vd" "vs2" "vm"
sail RV32: vzext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: vzext.vf8
llvm RV32_RV64: vzext.vf8 "vd" "vs2" "vm"
sail RV64: vzext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)

Report: wfi
llvm RV32_RV64: wfi 
sail RV32: wfi 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: wfi
llvm RV32_RV64: wfi 
sail RV64: wfi 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 

Report: xnor
llvm RV32_RV64: xnor "rd" "rs1" "rs2"
sail RV32: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xnor
llvm RV32_RV64: xnor "rd" "rs1" "rs2"
sail RV64: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xor
llvm RV32_RV64: xor "rd" "rs1" "rs2"
sail RV32_RV64: xor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xori
llvm RV32_RV64: xori "rd" "rs1" "imm12"
sail RV32: xori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: xori
llvm RV32_RV64: xori "rd" "rs1" "imm12"
sail RV64: xori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)

Report: xperm4
llvm RV32_RV64: xperm4 "rd" "rs1" "rs2"
sail RV32: xperm4 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xperm4
llvm RV32_RV64: xperm4 "rd" "rs1" "rs2"
sail RV64: xperm4 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xperm8
llvm RV32_RV64: xperm8 "rd" "rs1" "rs2"
sail RV32: xperm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: xperm8
llvm RV32_RV64: xperm8 "rd" "rs1" "rs2"
sail RV64: xperm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)

Report: zext.h
llvm RV32: zext.h "rd" "rs1"
sail RV32: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: zext.h
llvm RV64: zext.h "rd" "rs1"
sail RV64: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

Report: zip
llvm RV32: zip "rd" "rs1"
sail RV32: zip "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)

