\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{C\+P\+U\+ID}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{I\+C\+SR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}{}\label{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{A\+I\+R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{C\+CR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}{}\label{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a16d5a38234fb96ac6a5c4b2a9e78c1be}{S\+HP} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{S\+H\+C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{V\+T\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}{S\+HP} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{C\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{H\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{D\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{M\+M\+F\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{B\+F\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{A\+F\+SR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{P\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{D\+FR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{A\+DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{M\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{I\+S\+AR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}{C\+P\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_s_c_b___type_a22b183a9b52ba369209bdb98569b174b}{S\+H\+PR} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a59c48b5f72df57f333d5827e61d39dd2}{I\+D\+\_\+\+P\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5a8f354519f1ff34593533f095a33679}{I\+D\+\_\+\+D\+FR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_acb57cbc70338c6acc607ec6b241a848c}{I\+D\+\_\+\+A\+FR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a1c4c8bc9818ea264c9ceb9b8596c1d05}{I\+D\+\_\+\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a468ab7d4458f055dfe2ef420ee6d09d6}{I\+D\+\_\+\+I\+S\+AR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a82963b2e0c2350e66778c4a8cfb9a2ef}{C\+L\+I\+DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab207e64e1e857ea1b68895172264bd8d}{C\+TR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5b8ace34dde093049c26c56c9e3819cc}{C\+C\+S\+I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_afdc87bd02624a24c3bef7f56511c5444}{C\+S\+S\+E\+LR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}93\mbox{]}\hypertarget{struct_s_c_b___type_abea6603f7d9a9be6d249b3c7f0a2daf9}{}\label{struct_s_c_b___type_abea6603f7d9a9be6d249b3c7f0a2daf9}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_afd8149e3b084e2170607dbe64e27b766}{S\+T\+IR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}15\mbox{]}\hypertarget{struct_s_c_b___type_a19aa718473d88ec7bfccf88dc721bbd4}{}\label{struct_s_c_b___type_a19aa718473d88ec7bfccf88dc721bbd4}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a658958c3e7cf9a0bb35c71853b2b6ea8}{M\+V\+F\+R0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a116ed13b1c1aba036b9307ed0ea55b47}{M\+V\+F\+R1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aed4b6e7df7dbef7bc468e6c857ef4204}{M\+V\+F\+R2}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\mbox{]}\hypertarget{struct_s_c_b___type_af66b4ffcf253684b2b804fb8c6ef3d47}{}\label{struct_s_c_b___type_af66b4ffcf253684b2b804fb8c6ef3d47}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad323c3f1f75c8f6971214146a566dc8c}{I\+C\+I\+A\+L\+LU}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}1\mbox{]}\hypertarget{struct_s_c_b___type_a2f678002bc7e72b5c6cbe165e79a6606}{}\label{struct_s_c_b___type_a2f678002bc7e72b5c6cbe165e79a6606}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a86c0feeceb540651e6ca01af397e7c9c}{I\+C\+I\+M\+V\+AU}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a2498dd236ec61bc0983f851ec2d1dadc}{D\+C\+I\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a50230b7ffe2728d6fb9e317a15978ab3}{D\+C\+I\+SW}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a37356bd9475a8be5a1e9f1489297e5dd}{D\+C\+C\+M\+V\+AU}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a6887612a34a60a320a299dfe3d50cbf7}{D\+C\+C\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a49dfb8c504b1aced86af1c5eff699755}{D\+C\+C\+SW}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a29db2ff9cf75c787ea350468fc224408}{D\+C\+C\+I\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a16e05cc18ec7ab501620bf7263f226e7}{D\+C\+C\+I\+SW}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}6\mbox{]}\hypertarget{struct_s_c_b___type_a5cedcf03e7e379df1cf258af56956cd6}{}\label{struct_s_c_b___type_a5cedcf03e7e379df1cf258af56956cd6}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a6f52bb11b40cad59e836366a43686d63}{I\+T\+C\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a1728cb36883856a3543286d9acfb8a0d}{D\+T\+C\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aa7154549803e08073983216c159f74e3}{A\+H\+B\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_acc2c89b1b03bed0224952b05582ce397}{C\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ae1aa2246b75741ae5a7a965a66fa8d64}{A\+H\+B\+S\+CR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}1\mbox{]}\hypertarget{struct_s_c_b___type_ab5acfe05b4c0828572919ef4e4e2de75}{}\label{struct_s_c_b___type_ab5acfe05b4c0828572919ef4e4e2de75}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_acb77619057d99c6d671915df3aa9b454}{A\+B\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a00ae0f2f224605dc8980a19d7624e533}{S\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

\subsection{Member Data Documentation}
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+B\+F\+SR@{A\+B\+F\+SR}}
\index{A\+B\+F\+SR@{A\+B\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+B\+F\+SR}{ABFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+B\+F\+SR}\hypertarget{struct_s_c_b___type_acb77619057d99c6d671915df3aa9b454}{}\label{struct_s_c_b___type_acb77619057d99c6d671915df3aa9b454}
Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+DR}{ADR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+DR}\hypertarget{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{}\label{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}
Offset\+: 0x04C (R/ ) Auxiliary Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+F\+SR}{AFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}\hypertarget{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{}\label{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}
Offset\+: 0x03C (R/W) Auxiliary Fault Status Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}}
\index{A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+H\+B\+P\+CR}{AHBPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+P\+CR}\hypertarget{struct_s_c_b___type_aa7154549803e08073983216c159f74e3}{}\label{struct_s_c_b___type_aa7154549803e08073983216c159f74e3}
Offset\+: 0x298 (R/W) A\+H\+BP Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}}
\index{A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+H\+B\+S\+CR}{AHBSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+S\+CR}\hypertarget{struct_s_c_b___type_ae1aa2246b75741ae5a7a965a66fa8d64}{}\label{struct_s_c_b___type_ae1aa2246b75741ae5a7a965a66fa8d64}
Offset\+: 0x2\+A0 (R/W) A\+HB Slave Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}\hypertarget{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{}\label{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}
Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+F\+AR}{BFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}\hypertarget{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{}\label{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}
Offset\+: 0x038 (R/W) Bus\+Fault Address Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+A\+CR@{C\+A\+CR}}
\index{C\+A\+CR@{C\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+A\+CR}{CACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+A\+CR}\hypertarget{struct_s_c_b___type_acc2c89b1b03bed0224952b05582ce397}{}\label{struct_s_c_b___type_acc2c89b1b03bed0224952b05582ce397}
Offset\+: 0x29C (R/W) L1 Cache Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+CR}\hypertarget{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{}\label{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}
Offset\+: 0x014 (R/W) Configuration Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}}
\index{C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+C\+S\+I\+DR}{CCSIDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+C\+S\+I\+DR}\hypertarget{struct_s_c_b___type_a5b8ace34dde093049c26c56c9e3819cc}{}\label{struct_s_c_b___type_a5b8ace34dde093049c26c56c9e3819cc}
Offset\+: 0x080 (R/ ) Cache Size ID Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+SR}{CFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}\hypertarget{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{}\label{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}
Offset\+: 0x028 (R/W) Configurable Fault Status Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+L\+I\+DR@{C\+L\+I\+DR}}
\index{C\+L\+I\+DR@{C\+L\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+I\+DR}{CLIDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+L\+I\+DR}\hypertarget{struct_s_c_b___type_a82963b2e0c2350e66778c4a8cfb9a2ef}{}\label{struct_s_c_b___type_a82963b2e0c2350e66778c4a8cfb9a2ef}
Offset\+: 0x078 (R/ ) Cache Level ID register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+A\+CR}{CPACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+A\+CR}\hypertarget{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}{}\label{struct_s_c_b___type_af460b56ce524a8e3534173f0aee78e85}
Offset\+: 0x088 (R/W) Coprocessor Access Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+U\+ID}{CPUID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}\hypertarget{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{}\label{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}
Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}}
\index{C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+S\+S\+E\+LR}{CSSELR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+S\+S\+E\+LR}\hypertarget{struct_s_c_b___type_afdc87bd02624a24c3bef7f56511c5444}{}\label{struct_s_c_b___type_afdc87bd02624a24c3bef7f56511c5444}
Offset\+: 0x084 (R/W) Cache Size Selection Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+TR@{C\+TR}}
\index{C\+TR@{C\+TR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+TR}{CTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+TR}\hypertarget{struct_s_c_b___type_ab207e64e1e857ea1b68895172264bd8d}{}\label{struct_s_c_b___type_ab207e64e1e857ea1b68895172264bd8d}
Offset\+: 0x07C (R/ ) Cache Type register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}}
\index{D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+C\+I\+M\+V\+AC}{DCCIMVAC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+M\+V\+AC}\hypertarget{struct_s_c_b___type_a29db2ff9cf75c787ea350468fc224408}{}\label{struct_s_c_b___type_a29db2ff9cf75c787ea350468fc224408}
Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by M\+VA to PoC \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}}
\index{D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+C\+I\+SW}{DCCISW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+SW}\hypertarget{struct_s_c_b___type_a16e05cc18ec7ab501620bf7263f226e7}{}\label{struct_s_c_b___type_a16e05cc18ec7ab501620bf7263f226e7}
Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}}
\index{D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+C\+M\+V\+AC}{DCCMVAC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AC}\hypertarget{struct_s_c_b___type_a6887612a34a60a320a299dfe3d50cbf7}{}\label{struct_s_c_b___type_a6887612a34a60a320a299dfe3d50cbf7}
Offset\+: 0x268 ( /W) D-\/\+Cache Clean by M\+VA to PoC \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}}
\index{D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+C\+M\+V\+AU}{DCCMVAU}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AU}\hypertarget{struct_s_c_b___type_a37356bd9475a8be5a1e9f1489297e5dd}{}\label{struct_s_c_b___type_a37356bd9475a8be5a1e9f1489297e5dd}
Offset\+: 0x264 ( /W) D-\/\+Cache Clean by M\+VA to PoU \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+SW@{D\+C\+C\+SW}}
\index{D\+C\+C\+SW@{D\+C\+C\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+C\+SW}{DCCSW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+SW}\hypertarget{struct_s_c_b___type_a49dfb8c504b1aced86af1c5eff699755}{}\label{struct_s_c_b___type_a49dfb8c504b1aced86af1c5eff699755}
Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}}
\index{D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+I\+M\+V\+AC}{DCIMVAC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+M\+V\+AC}\hypertarget{struct_s_c_b___type_a2498dd236ec61bc0983f851ec2d1dadc}{}\label{struct_s_c_b___type_a2498dd236ec61bc0983f851ec2d1dadc}
Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by M\+VA to PoC \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+SW@{D\+C\+I\+SW}}
\index{D\+C\+I\+SW@{D\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+I\+SW}{DCISW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+SW}\hypertarget{struct_s_c_b___type_a50230b7ffe2728d6fb9e317a15978ab3}{}\label{struct_s_c_b___type_a50230b7ffe2728d6fb9e317a15978ab3}
Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+FR}{DFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+FR}\hypertarget{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{}\label{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}
Offset\+: 0x048 (R/ ) Debug Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+SR}{DFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}\hypertarget{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{}\label{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}
Offset\+: 0x030 (R/W) Debug Fault Status Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}}
\index{D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+T\+C\+M\+CR}{DTCMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+T\+C\+M\+CR}\hypertarget{struct_s_c_b___type_a1728cb36883856a3543286d9acfb8a0d}{}\label{struct_s_c_b___type_a1728cb36883856a3543286d9acfb8a0d}
Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+F\+SR}{HFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}\hypertarget{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{}\label{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}
Offset\+: 0x02C (R/W) Hard\+Fault Status Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}}
\index{I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+I\+A\+L\+LU}{ICIALLU}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+A\+L\+LU}\hypertarget{struct_s_c_b___type_ad323c3f1f75c8f6971214146a566dc8c}{}\label{struct_s_c_b___type_ad323c3f1f75c8f6971214146a566dc8c}
Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}}
\index{I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+I\+M\+V\+AU}{ICIMVAU}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+M\+V\+AU}\hypertarget{struct_s_c_b___type_a86c0feeceb540651e6ca01af397e7c9c}{}\label{struct_s_c_b___type_a86c0feeceb540651e6ca01af397e7c9c}
Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by M\+VA to PoU \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+SR}{ICSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}\hypertarget{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{}\label{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}
Offset\+: 0x004 (R/W) Interrupt Control and State Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}}
\index{I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+D\+\_\+\+A\+FR}{ID_AFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+A\+FR}\hypertarget{struct_s_c_b___type_acb57cbc70338c6acc607ec6b241a848c}{}\label{struct_s_c_b___type_acb57cbc70338c6acc607ec6b241a848c}
Offset\+: 0x04C (R/ ) Auxiliary Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}}
\index{I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+D\+\_\+\+D\+FR}{ID_DFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+D\+FR}\hypertarget{struct_s_c_b___type_a5a8f354519f1ff34593533f095a33679}{}\label{struct_s_c_b___type_a5a8f354519f1ff34593533f095a33679}
Offset\+: 0x048 (R/ ) Debug Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}}
\index{I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+D\+\_\+\+I\+S\+AR}{ID_ISAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+I\+S\+AR\mbox{[}5\mbox{]}}\hypertarget{struct_s_c_b___type_a468ab7d4458f055dfe2ef420ee6d09d6}{}\label{struct_s_c_b___type_a468ab7d4458f055dfe2ef420ee6d09d6}
Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}}
\index{I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+D\+\_\+\+M\+FR}{ID_MFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+M\+FR\mbox{[}4\mbox{]}}\hypertarget{struct_s_c_b___type_a1c4c8bc9818ea264c9ceb9b8596c1d05}{}\label{struct_s_c_b___type_a1c4c8bc9818ea264c9ceb9b8596c1d05}
Offset\+: 0x050 (R/ ) Memory Model Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}}
\index{I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+D\+\_\+\+P\+FR}{ID_PFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+P\+FR\mbox{[}2\mbox{]}}\hypertarget{struct_s_c_b___type_a59c48b5f72df57f333d5827e61d39dd2}{}\label{struct_s_c_b___type_a59c48b5f72df57f333d5827e61d39dd2}
Offset\+: 0x040 (R/ ) Processor Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+AR}{ISAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR}\hypertarget{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{}\label{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}
Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}}
\index{I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+T\+C\+M\+CR}{ITCMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+T\+C\+M\+CR}\hypertarget{struct_s_c_b___type_a6f52bb11b40cad59e836366a43686d63}{}\label{struct_s_c_b___type_a6f52bb11b40cad59e836366a43686d63}
Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}\hypertarget{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{}\label{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}
Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+FR}{MMFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR}\hypertarget{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{}\label{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}
Offset\+: 0x050 (R/ ) Memory Model Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R0@{M\+V\+F\+R0}}
\index{M\+V\+F\+R0@{M\+V\+F\+R0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+V\+F\+R0}{MVFR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R0}\hypertarget{struct_s_c_b___type_a658958c3e7cf9a0bb35c71853b2b6ea8}{}\label{struct_s_c_b___type_a658958c3e7cf9a0bb35c71853b2b6ea8}
Offset\+: 0x240 (R/ ) Media and V\+FP Feature Register 0 \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R1@{M\+V\+F\+R1}}
\index{M\+V\+F\+R1@{M\+V\+F\+R1}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+V\+F\+R1}{MVFR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R1}\hypertarget{struct_s_c_b___type_a116ed13b1c1aba036b9307ed0ea55b47}{}\label{struct_s_c_b___type_a116ed13b1c1aba036b9307ed0ea55b47}
Offset\+: 0x244 (R/ ) Media and V\+FP Feature Register 1 \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R2@{M\+V\+F\+R2}}
\index{M\+V\+F\+R2@{M\+V\+F\+R2}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+V\+F\+R2}{MVFR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R2}\hypertarget{struct_s_c_b___type_aed4b6e7df7dbef7bc468e6c857ef4204}{}\label{struct_s_c_b___type_aed4b6e7df7dbef7bc468e6c857ef4204}
Offset\+: 0x248 (R/ ) Media and V\+FP Feature Register 1 \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+FR}{PFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+P\+FR}\hypertarget{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{}\label{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}
Offset\+: 0x040 (R/ ) Processor Feature Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+CR}\hypertarget{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{}\label{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}
Offset\+: 0x010 (R/W) System Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+F\+CR@{S\+F\+CR}}
\index{S\+F\+CR@{S\+F\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+F\+CR}{SFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+F\+CR}\hypertarget{struct_s_c_b___type_a00ae0f2f224605dc8980a19d7624e533}{}\label{struct_s_c_b___type_a00ae0f2f224605dc8980a19d7624e533}
Offset\+: 0x290 (R/W) Security Features Control Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}\hypertarget{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{}\label{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}
Offset\+: 0x024 (R/W) System Handler Control and State Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP}\hypertarget{struct_s_c_b___type_a16d5a38234fb96ac6a5c4b2a9e78c1be}{}\label{struct_s_c_b___type_a16d5a38234fb96ac6a5c4b2a9e78c1be}
Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP\mbox{[}12\mbox{]}}\hypertarget{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}{}\label{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}
Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+PR@{S\+H\+PR}}
\index{S\+H\+PR@{S\+H\+PR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+H\+PR}{SHPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+PR\mbox{[}12\mbox{]}}\hypertarget{struct_s_c_b___type_a22b183a9b52ba369209bdb98569b174b}{}\label{struct_s_c_b___type_a22b183a9b52ba369209bdb98569b174b}
Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+T\+IR}\hypertarget{struct_s_c_b___type_afd8149e3b084e2170607dbe64e27b766}{}\label{struct_s_c_b___type_afd8149e3b084e2170607dbe64e27b766}
Offset\+: 0x200 ( /W) Software Triggered Interrupt Register \index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+T\+OR}{VTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}\hypertarget{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{}\label{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}
Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
