// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        adder_tree_output_0_dout,
        adder_tree_output_0_empty_n,
        adder_tree_output_0_read,
        adder_tree_output_0_num_data_valid,
        adder_tree_output_0_fifo_cap,
        scale_dispacher_0_dout,
        scale_dispacher_0_empty_n,
        scale_dispacher_0_read,
        scale_dispacher_0_num_data_valid,
        scale_dispacher_0_fifo_cap,
        cols_5,
        acc_result_out,
        acc_result_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] adder_tree_output_0_dout;
input   adder_tree_output_0_empty_n;
output   adder_tree_output_0_read;
input  [2:0] adder_tree_output_0_num_data_valid;
input  [2:0] adder_tree_output_0_fifo_cap;
input  [31:0] scale_dispacher_0_dout;
input   scale_dispacher_0_empty_n;
output   scale_dispacher_0_read;
input  [2:0] scale_dispacher_0_num_data_valid;
input  [2:0] scale_dispacher_0_fifo_cap;
input  [24:0] cols_5;
output  [31:0] acc_result_out;
output   acc_result_out_ap_vld;

reg ap_idle;
reg acc_result_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg;
reg    ap_block_pp0_stage0_subdone_grp2;
wire   [0:0] icmp_ln17_fu_158_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    adder_tree_output_0_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    scale_dispacher_0_blk_n;
wire    ap_block_pp0_stage0_grp2;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [0:0] icmp_ln17_reg_446;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln17_reg_446_pp0_iter1_reg;
reg  signed [31:0] acc_value_reg_450;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [31:0] scale_value_reg_455;
reg    ap_block_pp0_stage0_11001_grp2;
wire   [63:0] mul_ln28_fu_131_p2;
reg   [63:0] mul_ln28_reg_460;
reg   [0:0] tmp_584_reg_465;
reg   [23:0] c_fu_98;
wire   [23:0] add_ln17_fu_148_p2;
wire    ap_loop_init;
reg   [23:0] ap_sig_allocacmp_c_load;
wire    ap_block_pp0_stage0;
reg   [31:0] acc_result_fu_102;
wire   [31:0] select_ln28_3_fu_414_p3;
wire    ap_block_pp0_stage0_grp0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    adder_tree_output_0_read_local;
reg    scale_dispacher_0_read_local;
wire    ap_block_pp0_stage0_01001_grp0;
wire   [24:0] zext_ln17_fu_154_p1;
wire   [47:0] shl_ln_fu_200_p3;
wire  signed [63:0] sext_ln28_2_fu_208_p1;
wire   [63:0] add_ln28_fu_212_p2;
wire   [31:0] trunc_ln_fu_225_p4;
wire   [31:0] zext_ln28_fu_243_p1;
wire   [31:0] add_ln28_1_fu_246_p2;
wire   [0:0] tmp_586_fu_252_p3;
wire   [0:0] tmp_585_fu_235_p3;
wire   [0:0] xor_ln28_fu_260_p2;
wire   [14:0] tmp_9_fu_280_p4;
wire   [15:0] tmp_s_fu_296_p4;
wire   [0:0] and_ln28_fu_266_p2;
wire   [0:0] icmp_ln28_1_fu_306_p2;
wire   [0:0] icmp_ln28_2_fu_312_p2;
wire   [0:0] tmp_587_fu_272_p3;
wire   [0:0] icmp_ln28_fu_290_p2;
wire   [0:0] xor_ln28_1_fu_326_p2;
wire   [0:0] and_ln28_1_fu_332_p2;
wire   [0:0] select_ln28_fu_318_p3;
wire   [0:0] xor_ln28_2_fu_352_p2;
wire   [0:0] tmp_fu_217_p3;
wire   [0:0] or_ln28_fu_358_p2;
wire   [0:0] xor_ln28_3_fu_364_p2;
wire   [0:0] select_ln28_1_fu_338_p3;
wire   [0:0] and_ln28_2_fu_346_p2;
wire   [0:0] and_ln28_4_fu_376_p2;
wire   [0:0] or_ln28_1_fu_382_p2;
wire   [0:0] xor_ln28_4_fu_388_p2;
wire   [0:0] and_ln28_3_fu_370_p2;
wire   [0:0] and_ln28_5_fu_394_p2;
wire   [0:0] or_ln28_2_fu_408_p2;
wire   [31:0] select_ln28_2_fu_400_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 c_fu_98 = 24'd0;
#0 acc_result_fu_102 = 32'd0;
#0 ap_done_reg = 1'b0;
end

Gemv_Test_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U705(
    .din0(scale_value_reg_455),
    .din1(acc_value_reg_450),
    .dout(mul_ln28_fu_131_p2)
);

Gemv_Test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            acc_result_fu_102 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            acc_result_fu_102 <= select_ln28_3_fu_414_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln17_fu_158_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c_fu_98 <= add_ln17_fu_148_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_98 <= 24'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_value_reg_450 <= adder_tree_output_0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln17_reg_446 <= icmp_ln17_fu_158_p2;
        icmp_ln17_reg_446_pp0_iter1_reg <= icmp_ln17_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        mul_ln28_reg_460 <= mul_ln28_fu_131_p2;
        tmp_584_reg_465 <= mul_ln28_fu_131_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_value_reg_455 <= scale_dispacher_0_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (icmp_ln17_reg_446_pp0_iter1_reg == 1'd0))) begin
        acc_result_out_ap_vld = 1'b1;
    end else begin
        acc_result_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        adder_tree_output_0_blk_n = adder_tree_output_0_empty_n;
    end else begin
        adder_tree_output_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        adder_tree_output_0_read_local = 1'b1;
    end else begin
        adder_tree_output_0_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17_fu_158_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c_load = 24'd0;
    end else begin
        ap_sig_allocacmp_c_load = c_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_dispacher_0_blk_n = scale_dispacher_0_empty_n;
    end else begin
        scale_dispacher_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_dispacher_0_read_local = 1'b1;
    end else begin
        scale_dispacher_0_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_result_out = acc_result_fu_102;

assign add_ln17_fu_148_p2 = (ap_sig_allocacmp_c_load + 24'd1);

assign add_ln28_1_fu_246_p2 = (trunc_ln_fu_225_p4 + zext_ln28_fu_243_p1);

assign add_ln28_fu_212_p2 = ($signed(mul_ln28_reg_460) + $signed(sext_ln28_2_fu_208_p1));

assign adder_tree_output_0_read = adder_tree_output_0_read_local;

assign and_ln28_1_fu_332_p2 = (xor_ln28_1_fu_326_p2 & icmp_ln28_fu_290_p2);

assign and_ln28_2_fu_346_p2 = (icmp_ln28_1_fu_306_p2 & and_ln28_fu_266_p2);

assign and_ln28_3_fu_370_p2 = (xor_ln28_3_fu_364_p2 & or_ln28_fu_358_p2);

assign and_ln28_4_fu_376_p2 = (tmp_586_fu_252_p3 & select_ln28_1_fu_338_p3);

assign and_ln28_5_fu_394_p2 = (xor_ln28_4_fu_388_p2 & tmp_fu_217_p3);

assign and_ln28_fu_266_p2 = (xor_ln28_fu_260_p2 & tmp_585_fu_235_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (scale_dispacher_0_empty_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == adder_tree_output_0_empty_n))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == adder_tree_output_0_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (scale_dispacher_0_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (scale_dispacher_0_empty_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == adder_tree_output_0_empty_n))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == adder_tree_output_0_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (scale_dispacher_0_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln17_fu_158_p2 = (($signed(zext_ln17_fu_154_p1) < $signed(cols_5)) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_306_p2 = ((tmp_s_fu_296_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_312_p2 = ((tmp_s_fu_296_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_290_p2 = ((tmp_9_fu_280_p4 == 15'd32767) ? 1'b1 : 1'b0);

assign or_ln28_1_fu_382_p2 = (and_ln28_4_fu_376_p2 | and_ln28_2_fu_346_p2);

assign or_ln28_2_fu_408_p2 = (and_ln28_5_fu_394_p2 | and_ln28_3_fu_370_p2);

assign or_ln28_fu_358_p2 = (xor_ln28_2_fu_352_p2 | tmp_586_fu_252_p3);

assign scale_dispacher_0_read = scale_dispacher_0_read_local;

assign select_ln28_1_fu_338_p3 = ((and_ln28_fu_266_p2[0:0] == 1'b1) ? and_ln28_1_fu_332_p2 : icmp_ln28_1_fu_306_p2);

assign select_ln28_2_fu_400_p3 = ((and_ln28_3_fu_370_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln28_3_fu_414_p3 = ((or_ln28_2_fu_408_p2[0:0] == 1'b1) ? select_ln28_2_fu_400_p3 : add_ln28_1_fu_246_p2);

assign select_ln28_fu_318_p3 = ((and_ln28_fu_266_p2[0:0] == 1'b1) ? icmp_ln28_1_fu_306_p2 : icmp_ln28_2_fu_312_p2);

assign sext_ln28_2_fu_208_p1 = $signed(shl_ln_fu_200_p3);

assign shl_ln_fu_200_p3 = {{acc_result_fu_102}, {16'd0}};

assign tmp_585_fu_235_p3 = add_ln28_fu_212_p2[32'd47];

assign tmp_586_fu_252_p3 = add_ln28_1_fu_246_p2[32'd31];

assign tmp_587_fu_272_p3 = add_ln28_fu_212_p2[32'd48];

assign tmp_9_fu_280_p4 = {{add_ln28_fu_212_p2[63:49]}};

assign tmp_fu_217_p3 = add_ln28_fu_212_p2[32'd63];

assign tmp_s_fu_296_p4 = {{add_ln28_fu_212_p2[63:48]}};

assign trunc_ln_fu_225_p4 = {{add_ln28_fu_212_p2[47:16]}};

assign xor_ln28_1_fu_326_p2 = (tmp_587_fu_272_p3 ^ 1'd1);

assign xor_ln28_2_fu_352_p2 = (select_ln28_fu_318_p3 ^ 1'd1);

assign xor_ln28_3_fu_364_p2 = (tmp_fu_217_p3 ^ 1'd1);

assign xor_ln28_4_fu_388_p2 = (or_ln28_1_fu_382_p2 ^ 1'd1);

assign xor_ln28_fu_260_p2 = (tmp_586_fu_252_p3 ^ 1'd1);

assign zext_ln17_fu_154_p1 = ap_sig_allocacmp_c_load;

assign zext_ln28_fu_243_p1 = tmp_584_reg_465;

endmodule //Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2
