$date
	Sun Dec 31 12:18:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Half_Adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1!
1#
#2000
0#
1$
#3000
1"
0!
1#
#4000
0"
0#
0$
#5000
1!
1#
