{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479137001723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479137001723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 23:23:21 2016 " "Processing started: Mon Nov 14 23:23:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479137001723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479137001723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SOS_GENERATE -c SOS_GENERATE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SOS_GENERATE -c SOS_GENERATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479137001723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_6_1200mv_85c_slow.vo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_6_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_6_1200mv_0c_slow.vo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_6_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE.vo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_6_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_6_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_6_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_6_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOS_GENERATE_v.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/ simulation " "Generated file SOS_GENERATE_v.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/SOS_GENERATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479137002362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479137002409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 23:23:22 2016 " "Processing ended: Mon Nov 14 23:23:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479137002409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479137002409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479137002409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479137002409 ""}
