// Seed: 3697241186
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  assign id_1 = id_4;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8[1] = 1;
  reg id_9;
  id_10(
      .id_0(1), .id_1(1)
  );
  always @(posedge id_6, id_1) begin
    id_7 = #id_11 id_9;
  end
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_1, id_6, id_2, id_3, id_1, id_1, id_3, id_1
  );
endmodule
