<stg><name>mixColumn</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %column_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_3_read)

]]></Node>
<StgValue><ssdm name="column_3_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %column_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_2_read)

]]></Node>
<StgValue><ssdm name="column_2_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %column_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_1_read)

]]></Node>
<StgValue><ssdm name="column_1_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %column_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_0_read)

]]></Node>
<StgValue><ssdm name="column_0_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:4  %tmp = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_0_read_1, i3 zeroext 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %tmp_3 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_3_read_1, i3 zeroext 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:6  %tmp_4 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_2_read_1, i3 zeroext 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:7  %tmp_5 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_1_read_1, i3 zeroext 3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %xor_ln257_1 = xor i8 %tmp_3, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln257_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %xor_ln257_2 = xor i8 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln257_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %xor_ln257 = xor i8 %xor_ln257_2, %xor_ln257_1

]]></Node>
<StgValue><ssdm name="xor_ln257"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:11  %tmp_6 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_1_read_1, i3 zeroext 2)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:12  %tmp_7 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_0_read_1, i3 zeroext 1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:13  %tmp_9 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_2_read_1, i3 zeroext 3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %xor_ln262_1 = xor i8 %tmp_7, %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln262_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %xor_ln262_2 = xor i8 %tmp_3, %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln262_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %xor_ln262 = xor i8 %xor_ln262_2, %xor_ln262_1

]]></Node>
<StgValue><ssdm name="xor_ln262"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:17  %tmp_s = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_2_read_1, i3 zeroext 2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:18  %tmp_1 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_1_read_1, i3 zeroext 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:19  %tmp_2 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_3_read_1, i3 zeroext 3)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %xor_ln267_1 = xor i8 %tmp_1, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln267_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %xor_ln267_2 = xor i8 %tmp_7, %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln267_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %xor_ln267 = xor i8 %xor_ln267_2, %xor_ln267_1

]]></Node>
<StgValue><ssdm name="xor_ln267"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:23  %tmp_8 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_3_read_1, i3 zeroext 2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="3">
<![CDATA[
:24  %tmp_10 = call fastcc zeroext i8 @galois_multiplicatio(i8 zeroext %column_0_read_1, i3 zeroext 3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %xor_ln272_1 = xor i8 %tmp_4, %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln272_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %xor_ln272_2 = xor i8 %tmp_1, %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln272_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %xor_ln272 = xor i8 %xor_ln272_2, %xor_ln272_1

]]></Node>
<StgValue><ssdm name="xor_ln272"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:28  %mrv = insertvalue { i8, i8, i8, i8 } undef, i8 %xor_ln257, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:29  %mrv_1 = insertvalue { i8, i8, i8, i8 } %mrv, i8 %xor_ln262, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:30  %mrv_2 = insertvalue { i8, i8, i8, i8 } %mrv_1, i8 %xor_ln267, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:31  %mrv_3 = insertvalue { i8, i8, i8, i8 } %mrv_2, i8 %xor_ln272, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32">
<![CDATA[
:32  ret { i8, i8, i8, i8 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln273"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
