# do top_seven_seg_decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/xieerqi/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3 {/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:49 on Mar 29,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3" /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v 
# -- Compiling module seven_seg_decoder
# -- Compiling module stimulus_seven_seg
# 
# Top level modules:
# 	stimulus_seven_seg
# End time: 16:12:50 on Mar 29,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.stimulus_seven_seg
# vsim work.stimulus_seven_seg 
# Start time: 16:13:04 on Mar 29,2017
# Loading work.stimulus_seven_seg
# Loading work.seven_seg_decoder
run
# At time                   0binary input=0000 and hex output=40
# 
# At time                   5binary input=0001 and hex output=59
# 
# At time                  15binary input=0010 and hex output=24
# 
# At time                  25binary input=0011 and hex output=30
# 
# At time                  35binary input=0100 and hex output=19
# 
# At time                  45binary input=0101 and hex output=12
# 
# At time                  55binary input=0110 and hex output=02
# 
# At time                  65binary input=0111 and hex output=78
# 
# At time                  75binary input=1000 and hex output=00
# 
# At time                  85binary input=1001 and hex output=18
# 
# At time                  95binary input=1010 and hex output=08
# 
add wave -position end  sim:/stimulus_seven_seg/bin_in
add wave -position end  sim:/stimulus_seven_seg/led_out
add wave -position end  sim:/stimulus_seven_seg/clk
run
# At time                 105binary input=1011 and hex output=03
# 
# At time                 115binary input=1100 and hex output=46
# 
# At time                 125binary input=1101 and hex output=21
# 
# At time                 135binary input=1110 and hex output=06
# 
# At time                 145binary input=1111 and hex output=0e
# 
# At time                 155binary input=0000 and hex output=40
# 
# ** Note: $stop    : /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v(94)
#    Time: 160 ps  Iteration: 0  Instance: /stimulus_seven_seg
# Break in Module stimulus_seven_seg at /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v line 94
restart -f
run
# At time                   0binary input=0000 and hex output=40
# 
# At time                   5binary input=0001 and hex output=59
# 
# At time                  15binary input=0010 and hex output=24
# 
# At time                  25binary input=0011 and hex output=30
# 
# At time                  35binary input=0100 and hex output=19
# 
# At time                  45binary input=0101 and hex output=12
# 
# At time                  55binary input=0110 and hex output=02
# 
# At time                  65binary input=0111 and hex output=78
# 
# At time                  75binary input=1000 and hex output=00
# 
# At time                  85binary input=1001 and hex output=18
# 
# At time                  95binary input=1010 and hex output=08
# 
run
# At time                 105binary input=1011 and hex output=03
# 
# At time                 115binary input=1100 and hex output=46
# 
# At time                 125binary input=1101 and hex output=21
# 
# At time                 135binary input=1110 and hex output=06
# 
# At time                 145binary input=1111 and hex output=0e
# 
# At time                 155binary input=0000 and hex output=40
# 
# ** Note: $stop    : /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v(94)
#    Time: 160 ps  Iteration: 0  Instance: /stimulus_seven_seg
# Break in Module stimulus_seven_seg at /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v line 94
restart -f
run
# At time                   0binary input=0000 and hex output=40
# 
# At time                   5binary input=0001 and hex output=59
# 
# At time                  15binary input=0010 and hex output=24
# 
# At time                  25binary input=0011 and hex output=30
# 
# At time                  35binary input=0100 and hex output=19
# 
# At time                  45binary input=0101 and hex output=12
# 
# At time                  55binary input=0110 and hex output=02
# 
# At time                  65binary input=0111 and hex output=78
# 
# At time                  75binary input=1000 and hex output=00
# 
# At time                  85binary input=1001 and hex output=18
# 
# At time                  95binary input=1010 and hex output=08
# 
restart -f
run
# At time                   0binary input=0000 and hex output=40
# 
# At time                   5binary input=0001 and hex output=59
# 
# At time                  15binary input=0010 and hex output=24
# 
# At time                  25binary input=0011 and hex output=30
# 
# At time                  35binary input=0100 and hex output=19
# 
# At time                  45binary input=0101 and hex output=12
# 
# At time                  55binary input=0110 and hex output=02
# 
# At time                  65binary input=0111 and hex output=78
# 
# At time                  75binary input=1000 and hex output=00
# 
# At time                  85binary input=1001 and hex output=18
# 
# At time                  95binary input=1010 and hex output=08
# 
restart -f
run -all
# At time                   0binary input=0000 and hex output=40
# 
# At time                   5binary input=0001 and hex output=59
# 
# At time                  15binary input=0010 and hex output=24
# 
# At time                  25binary input=0011 and hex output=30
# 
# At time                  35binary input=0100 and hex output=19
# 
# At time                  45binary input=0101 and hex output=12
# 
# At time                  55binary input=0110 and hex output=02
# 
# At time                  65binary input=0111 and hex output=78
# 
# At time                  75binary input=1000 and hex output=00
# 
# At time                  85binary input=1001 and hex output=18
# 
# At time                  95binary input=1010 and hex output=08
# 
# At time                 105binary input=1011 and hex output=03
# 
# At time                 115binary input=1100 and hex output=46
# 
# At time                 125binary input=1101 and hex output=21
# 
# At time                 135binary input=1110 and hex output=06
# 
# At time                 145binary input=1111 and hex output=0e
# 
# At time                 155binary input=0000 and hex output=40
# 
# ** Note: $stop    : /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v(94)
#    Time: 160 ps  Iteration: 0  Instance: /stimulus_seven_seg
# Break in Module stimulus_seven_seg at /home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v line 94
