OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef at line 68342.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/routing/22-fill.def
[INFO ODB-0128] Design: adc_core_digital
[INFO ODB-0130]     Created 195 pins.
[INFO ODB-0131]     Created 3549 components and 17778 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 13580 connections.
[INFO ODB-0133]     Created 1279 nets and 4192 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/routing/22-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_core_digital
Die area:                 ( 0 0 ) ( 158845 169565 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     3549
Number of terminals:      195
Number of snets:          4
Number of nets:           1279

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 199.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 46770.
[INFO DRT-0033] mcon shape region query size = 35483.
[INFO DRT-0033] met1 shape region query size = 9961.
[INFO DRT-0033] via shape region query size = 1100.
[INFO DRT-0033] met2 shape region query size = 757.
[INFO DRT-0033] via2 shape region query size = 880.
[INFO DRT-0033] met3 shape region query size = 756.
[INFO DRT-0033] via3 shape region query size = 880.
[INFO DRT-0033] met4 shape region query size = 236.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 754 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 181 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1243 groups.
#scanned instances     = 3549
#unique  instances     = 199
#stdCellGenAp          = 5659
#stdCellValidPlanarAp  = 71
#stdCellValidViaAp     = 4185
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 125.77 (MB), peak = 125.77 (MB)

Number of guides:     9819

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 24 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3568.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3126.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1764.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 105.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 10.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5342 vertical wires in 1 frboxes and 3231 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1110 vertical wires in 1 frboxes and 1667 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.36 (MB), peak = 153.36 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.36 (MB), peak = 153.36 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 223.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 253.21 (MB).
    Completing 30% with 576 violations.
    elapsed time = 00:00:09, memory = 253.21 (MB).
    Completing 40% with 576 violations.
    elapsed time = 00:00:12, memory = 304.25 (MB).
    Completing 50% with 576 violations.
    elapsed time = 00:00:20, memory = 287.97 (MB).
    Completing 60% with 1135 violations.
    elapsed time = 00:00:22, memory = 297.25 (MB).
    Completing 70% with 1135 violations.
    elapsed time = 00:00:26, memory = 287.97 (MB).
    Completing 80% with 1564 violations.
    elapsed time = 00:00:27, memory = 290.03 (MB).
    Completing 90% with 1564 violations.
    elapsed time = 00:00:28, memory = 290.03 (MB).
    Completing 100% with 1911 violations.
    elapsed time = 00:00:32, memory = 290.03 (MB).
[INFO DRT-0199]   Number of violations = 2571.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing        1      0    218      0     89     14      0
Min Hole             0      0      5      0      0      0      0
Recheck              2      0    350      0    247     60      1
Short                0      1   1309      2    270      0      0
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:32, memory = 567.75 (MB), peak = 567.75 (MB)
Total wire length = 51198 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23902 um.
Total wire length on LAYER met2 = 22740 um.
Total wire length on LAYER met3 = 3251 um.
Total wire length on LAYER met4 = 1304 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10103.
Up-via summary (total 10103):.

------------------------
 FR_MASTERSLICE        0
            li1     4068
           met1     5371
           met2      571
           met3       93
           met4        0
------------------------
                   10103


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2571 violations.
    elapsed time = 00:00:00, memory = 567.75 (MB).
    Completing 20% with 2571 violations.
    elapsed time = 00:00:05, memory = 611.06 (MB).
    Completing 30% with 2435 violations.
    elapsed time = 00:00:06, memory = 611.06 (MB).
    Completing 40% with 2435 violations.
    elapsed time = 00:00:08, memory = 611.06 (MB).
    Completing 50% with 2435 violations.
    elapsed time = 00:00:10, memory = 611.06 (MB).
    Completing 60% with 2389 violations.
    elapsed time = 00:00:11, memory = 611.06 (MB).
    Completing 70% with 2389 violations.
    elapsed time = 00:00:14, memory = 611.06 (MB).
    Completing 80% with 1794 violations.
    elapsed time = 00:00:16, memory = 611.06 (MB).
    Completing 90% with 1794 violations.
    elapsed time = 00:00:19, memory = 611.06 (MB).
    Completing 100% with 1085 violations.
    elapsed time = 00:00:24, memory = 611.06 (MB).
[INFO DRT-0199]   Number of violations = 1305.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    123     49      4
Min Hole             0      3      0      0
Recheck              0      0      0    220
Short                0    787    118      0
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:25, memory = 611.06 (MB), peak = 611.06 (MB)
Total wire length = 50639 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23389 um.
Total wire length on LAYER met2 = 22441 um.
Total wire length on LAYER met3 = 3531 um.
Total wire length on LAYER met4 = 1277 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10065.
Up-via summary (total 10065):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5281
           met2      626
           met3       94
           met4        0
------------------------
                   10065


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1305 violations.
    elapsed time = 00:00:00, memory = 611.06 (MB).
    Completing 20% with 1305 violations.
    elapsed time = 00:00:00, memory = 611.06 (MB).
    Completing 30% with 1309 violations.
    elapsed time = 00:00:03, memory = 611.06 (MB).
    Completing 40% with 1309 violations.
    elapsed time = 00:00:03, memory = 611.06 (MB).
    Completing 50% with 1309 violations.
    elapsed time = 00:00:08, memory = 611.06 (MB).
    Completing 60% with 1088 violations.
    elapsed time = 00:00:08, memory = 611.06 (MB).
    Completing 70% with 1088 violations.
    elapsed time = 00:00:11, memory = 611.06 (MB).
    Completing 80% with 1088 violations.
    elapsed time = 00:00:22, memory = 611.06 (MB).
    Completing 90% with 974 violations.
    elapsed time = 00:00:26, memory = 611.06 (MB).
    Completing 100% with 1044 violations.
    elapsed time = 00:00:29, memory = 611.06 (MB).
[INFO DRT-0199]   Number of violations = 1044.
Viol/Layer        met1   met2   met3
Metal Spacing      100     36      1
Min Hole             3      0      0
Short              839     65      0
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:29, memory = 614.21 (MB), peak = 614.21 (MB)
Total wire length = 50290 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23282 um.
Total wire length on LAYER met2 = 22413 um.
Total wire length on LAYER met3 = 3437 um.
Total wire length on LAYER met4 = 1156 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10031.
Up-via summary (total 10031):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5286
           met2      592
           met3       89
           met4        0
------------------------
                   10031


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1044 violations.
    elapsed time = 00:00:04, memory = 614.21 (MB).
    Completing 20% with 1044 violations.
    elapsed time = 00:00:07, memory = 614.21 (MB).
    Completing 30% with 798 violations.
    elapsed time = 00:00:08, memory = 614.21 (MB).
    Completing 40% with 798 violations.
    elapsed time = 00:00:08, memory = 614.21 (MB).
    Completing 50% with 798 violations.
    elapsed time = 00:00:21, memory = 625.23 (MB).
    Completing 60% with 454 violations.
    elapsed time = 00:00:24, memory = 625.23 (MB).
    Completing 70% with 454 violations.
    elapsed time = 00:00:29, memory = 625.23 (MB).
    Completing 80% with 283 violations.
    elapsed time = 00:00:29, memory = 625.23 (MB).
    Completing 90% with 283 violations.
    elapsed time = 00:00:30, memory = 625.23 (MB).
    Completing 100% with 156 violations.
    elapsed time = 00:00:31, memory = 625.23 (MB).
[INFO DRT-0199]   Number of violations = 157.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     38     12
Recheck              0      1      0
Short                0     95     10
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:31, memory = 625.23 (MB), peak = 641.79 (MB)
Total wire length = 50036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20716 um.
Total wire length on LAYER met2 = 21995 um.
Total wire length on LAYER met3 = 5720 um.
Total wire length on LAYER met4 = 1603 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10400.
Up-via summary (total 10400):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5277
           met2      915
           met3      144
           met4        0
------------------------
                   10400


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 157 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 20% with 157 violations.
    elapsed time = 00:00:01, memory = 625.23 (MB).
    Completing 30% with 142 violations.
    elapsed time = 00:00:01, memory = 625.23 (MB).
    Completing 40% with 142 violations.
    elapsed time = 00:00:01, memory = 625.23 (MB).
    Completing 50% with 142 violations.
    elapsed time = 00:00:01, memory = 625.23 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:01, memory = 625.23 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:02, memory = 625.23 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:02, memory = 625.23 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:03, memory = 625.23 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:05, memory = 625.23 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                3      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 625.23 (MB), peak = 641.79 (MB)
Total wire length = 49983 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20620 um.
Total wire length on LAYER met2 = 21924 um.
Total wire length on LAYER met3 = 5789 um.
Total wire length on LAYER met4 = 1649 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10396.
Up-via summary (total 10396):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5256
           met2      934
           met3      142
           met4        0
------------------------
                   10396


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 625.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 625.23 (MB), peak = 641.79 (MB)
Total wire length = 49978 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20610 um.
Total wire length on LAYER met2 = 21924 um.
Total wire length on LAYER met3 = 5790 um.
Total wire length on LAYER met4 = 1653 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10393.
Up-via summary (total 10393):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5259
           met2      927
           met3      143
           met4        0
------------------------
                   10393


[INFO DRT-0198] Complete detail routing.
Total wire length = 49978 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20610 um.
Total wire length on LAYER met2 = 21924 um.
Total wire length on LAYER met3 = 5790 um.
Total wire length on LAYER met4 = 1653 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10393.
Up-via summary (total 10393):.

------------------------
 FR_MASTERSLICE        0
            li1     4064
           met1     5259
           met2      927
           met3      143
           met4        0
------------------------
                   10393


[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:02:05, memory = 625.23 (MB), peak = 641.79 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/results/routing/adc_core_digital.def
