0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v,1749140229,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v,,CORDIC;single_stage,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v,1749132231,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v1/DSP_in_VLSI_FINAL_v1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
