--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_50_gen/CLKDV_BUF" derived from  
NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 and duty 
cycle corrected to 20 nS  HIGH 10 nS  

 59992871 paths analyzed, 6885 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  14.655ns.
--------------------------------------------------------------------------------
Slack:                  5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instance_name/reset_timer_15 (FF)
  Destination:          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.429ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (1.131 - 1.247)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: instance_name/reset_timer_15 to best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y0.AQ           Tcko                  0.346   instance_name/reset_timer<15>
                                                          instance_name/reset_timer_15
    SLICE_X21Y77.A4         net (fanout=240)      4.154   instance_name/reset_timer<15>
    SLICE_X21Y77.A          Tilo                  0.080   best_hazor/cpu_laser/ctl/msel_1
                                                          best_hazor/cpu_laser/ctl/asel_and00001
    SLICE_X14Y82.A3         net (fanout=40)       0.991   best_hazor/cpu_laser/interrupt
    SLICE_X14Y82.A          Tilo                  0.080   best_hazor/cpu_laser/a<22>
                                                          best_hazor/cpu_laser/ctl/csel1
    SLICE_X11Y74.D4         net (fanout=101)      1.454   best_hazor/cpu_laser/asel
    SLICE_X11Y74.D          Tilo                  0.080   best_hazor/cpu_laser/b<8>
                                                          best_hazor/cpu_laser/b<8>1
    SLICE_X19Y78.A3         net (fanout=4)        0.855   best_hazor/cpu_laser/b<8>
    SLICE_X19Y78.COUT       Topcya                0.391   best_hazor/cpu_laser/Madd_addsub_cy<11>
                                                          best_hazor/cpu_laser/Madd_addsub_lut<8>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.COUT       Tbyp                  0.083   best_hazor/cpu_laser/Madd_addsub_cy<15>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.DMUX       Tcind                 0.307   best_hazor/cpu_laser/Madd_addsub_cy<19>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<19>
    SLICE_X20Y83.C2         net (fanout=5)        0.728   best_hazor/cpu_laser/addsub<19>
    SLICE_X20Y83.C          Tilo                  0.080   best_hazor/cpu_laser/npc<19>
                                                          best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A2         net (fanout=1)        0.544   best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A          Tilo                  0.080   best_hazor/cpu_laser/npc<21>
                                                          best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D2         net (fanout=4)        1.022   best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D          Tilo                  0.080   best_hazor/_and0003
                                                          best_hazor/_and00031
    RAMB36_X1Y16.WEAU1      net (fanout=116)      2.642   best_hazor/_and0003
    RAMB36_X1Y16.CLKARDCLKU Trcck_WEA             0.432   best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        14.429ns (2.039ns logic, 12.390ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instance_name/reset_timer_15 (FF)
  Destination:          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.429ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (1.131 - 1.247)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: instance_name/reset_timer_15 to best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y0.AQ           Tcko                  0.346   instance_name/reset_timer<15>
                                                          instance_name/reset_timer_15
    SLICE_X21Y77.A4         net (fanout=240)      4.154   instance_name/reset_timer<15>
    SLICE_X21Y77.A          Tilo                  0.080   best_hazor/cpu_laser/ctl/msel_1
                                                          best_hazor/cpu_laser/ctl/asel_and00001
    SLICE_X14Y82.A3         net (fanout=40)       0.991   best_hazor/cpu_laser/interrupt
    SLICE_X14Y82.A          Tilo                  0.080   best_hazor/cpu_laser/a<22>
                                                          best_hazor/cpu_laser/ctl/csel1
    SLICE_X11Y74.D4         net (fanout=101)      1.454   best_hazor/cpu_laser/asel
    SLICE_X11Y74.D          Tilo                  0.080   best_hazor/cpu_laser/b<8>
                                                          best_hazor/cpu_laser/b<8>1
    SLICE_X19Y78.A3         net (fanout=4)        0.855   best_hazor/cpu_laser/b<8>
    SLICE_X19Y78.COUT       Topcya                0.391   best_hazor/cpu_laser/Madd_addsub_cy<11>
                                                          best_hazor/cpu_laser/Madd_addsub_lut<8>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.COUT       Tbyp                  0.083   best_hazor/cpu_laser/Madd_addsub_cy<15>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.DMUX       Tcind                 0.307   best_hazor/cpu_laser/Madd_addsub_cy<19>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<19>
    SLICE_X20Y83.C2         net (fanout=5)        0.728   best_hazor/cpu_laser/addsub<19>
    SLICE_X20Y83.C          Tilo                  0.080   best_hazor/cpu_laser/npc<19>
                                                          best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A2         net (fanout=1)        0.544   best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A          Tilo                  0.080   best_hazor/cpu_laser/npc<21>
                                                          best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D2         net (fanout=4)        1.022   best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D          Tilo                  0.080   best_hazor/_and0003
                                                          best_hazor/_and00031
    RAMB36_X1Y16.WEAU0      net (fanout=116)      2.642   best_hazor/_and0003
    RAMB36_X1Y16.CLKARDCLKU Trcck_WEA             0.432   best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        14.429ns (2.039ns logic, 12.390ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  5.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instance_name/reset_timer_15 (FF)
  Destination:          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.429ns (Levels of Logic = 9)
  Clock Path Skew:      -0.113ns (1.134 - 1.247)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: instance_name/reset_timer_15 to best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y0.AQ           Tcko                  0.346   instance_name/reset_timer<15>
                                                          instance_name/reset_timer_15
    SLICE_X21Y77.A4         net (fanout=240)      4.154   instance_name/reset_timer<15>
    SLICE_X21Y77.A          Tilo                  0.080   best_hazor/cpu_laser/ctl/msel_1
                                                          best_hazor/cpu_laser/ctl/asel_and00001
    SLICE_X14Y82.A3         net (fanout=40)       0.991   best_hazor/cpu_laser/interrupt
    SLICE_X14Y82.A          Tilo                  0.080   best_hazor/cpu_laser/a<22>
                                                          best_hazor/cpu_laser/ctl/csel1
    SLICE_X11Y74.D4         net (fanout=101)      1.454   best_hazor/cpu_laser/asel
    SLICE_X11Y74.D          Tilo                  0.080   best_hazor/cpu_laser/b<8>
                                                          best_hazor/cpu_laser/b<8>1
    SLICE_X19Y78.A3         net (fanout=4)        0.855   best_hazor/cpu_laser/b<8>
    SLICE_X19Y78.COUT       Topcya                0.391   best_hazor/cpu_laser/Madd_addsub_cy<11>
                                                          best_hazor/cpu_laser/Madd_addsub_lut<8>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<11>
    SLICE_X19Y79.COUT       Tbyp                  0.083   best_hazor/cpu_laser/Madd_addsub_cy<15>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.CIN        net (fanout=1)        0.000   best_hazor/cpu_laser/Madd_addsub_cy<15>
    SLICE_X19Y80.DMUX       Tcind                 0.307   best_hazor/cpu_laser/Madd_addsub_cy<19>
                                                          best_hazor/cpu_laser/Madd_addsub_cy<19>
    SLICE_X20Y83.C2         net (fanout=5)        0.728   best_hazor/cpu_laser/addsub<19>
    SLICE_X20Y83.C          Tilo                  0.080   best_hazor/cpu_laser/npc<19>
                                                          best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A2         net (fanout=1)        0.544   best_hazor/cpu_laser/npc_next<19>
    SLICE_X21Y84.A          Tilo                  0.080   best_hazor/cpu_laser/npc<21>
                                                          best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D2         net (fanout=4)        1.022   best_hazor/laser_decode/sel_ram_and0000132
    SLICE_X20Y75.D          Tilo                  0.080   best_hazor/_and0003
                                                          best_hazor/_and00031
    RAMB36_X1Y16.WEAL1      net (fanout=116)      2.642   best_hazor/_and0003
    RAMB36_X1Y16.CLKARDCLKL Trcck_WEA             0.432   best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        14.429ns (2.039ns logic, 12.390ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for USER_CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|USER_CLK_IBUFG                 |     10.000ns|          N/A|      7.328ns|            0|            0|            0|     59992871|
| clk_50_gen/CLKDV_BUF          |     20.000ns|     14.655ns|          N/A|            0|            0|     59992871|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   14.655|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 59992871 paths, 0 nets, and 15026 connections

Design statistics:
   Minimum period:  14.655ns{1}   (Maximum frequency:  68.236MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  6 04:55:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 509 MB



