
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00002700  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  08002834  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  08002918  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002f54  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b1e3  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027f0  00000000  00000000  0001c33b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003682  00000000  00000000  0001eb2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002194  00000000  00000000  000221b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  00024344  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  000280ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e1ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	0800195d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, fp, ip}
 8000008:	08000af9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r9, fp}
 800000c:	08000afb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp}
 8000010:	08000afd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp}
 8000014:	08000aff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}
 8000018:	08000b01 	stmdaeq	r0, {r0, r8, r9, fp}
	...
 800002c:	08000b05 	stmdaeq	r0, {r0, r2, r8, r9, fp}
 8000030:	08000b03 	stmdaeq	r0, {r0, r1, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b07 	stmdaeq	r0, {r0, r1, r2, r8, r9, fp}
 800003c:	08000b09 	stmdaeq	r0, {r0, r3, r8, r9, fp}
 8000040:	08000b1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, fp}
 8000044:	08000b1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, fp}
 8000048:	08000b21 	stmdaeq	r0, {r0, r5, r8, r9, fp}
 800004c:	08000b23 	stmdaeq	r0, {r0, r1, r5, r8, r9, fp}
 8000050:	08000b25 	stmdaeq	r0, {r0, r2, r5, r8, r9, fp}
 8000054:	08000b27 	stmdaeq	r0, {r0, r1, r2, r5, r8, r9, fp}
 8000058:	08000b29 	stmdaeq	r0, {r0, r3, r5, r8, r9, fp}
 800005c:	08000b2b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, fp}
 8000060:	08000b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp}
 8000064:	08000b2f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, r9, fp}
 8000068:	08000b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp}
	...
 8000088:	08000b33 	stmdaeq	r0, {r0, r1, r4, r5, r8, r9, fp}
 800008c:	08000b35 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, fp}
 8000090:	08000b37 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, fp}
 8000094:	08000b3b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, r9, fp}
 8000098:	08000b3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, fp}
 800009c:	08000b3f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, r9, fp}
 80000a0:	08000b41 	stmdaeq	r0, {r0, r6, r8, r9, fp}
 80000a4:	08000b43 	stmdaeq	r0, {r0, r1, r6, r8, r9, fp}
 80000a8:	08000b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp}
 80000ac:	08000b47 	stmdaeq	r0, {r0, r1, r2, r6, r8, r9, fp}
 80000b0:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
 80000b4:	08000b5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, fp}
 80000b8:	08000b5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp}
 80000bc:	08000b61 	stmdaeq	r0, {r0, r5, r6, r8, r9, fp}
 80000c0:	08000b63 	stmdaeq	r0, {r0, r1, r5, r6, r8, r9, fp}
 80000c4:	08000b65 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, fp}
 80000c8:	08000b67 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, r9, fp}
 80000cc:	08000b69 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, fp}
 80000d0:	08000b6b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, fp}
 80000d4:	08000b6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, fp}
 80000d8:	08000ba1 	stmdaeq	r0, {r0, r5, r7, r8, r9, fp}
 80000dc:	08000bdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp}
 80000e0:	08000bdf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp}
 80000e4:	08000be1 	stmdaeq	r0, {r0, r5, r6, r7, r8, r9, fp}
 80000e8:	08000be3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r8, r9, fp}
 80000ec:	08000be5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, r9, fp}
 80000f0:	08000be7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp}
 80000f4:	08000be9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, r9, fp}
 80000f8:	08000beb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp}
 80000fc:	08000bed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp}
 8000100:	08000bef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp}
 8000104:	08000bf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9, fp}
 8000108:	08000bf3 	stmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8, r9, fp}
 800010c:	08000bf5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, fp}
 8000110:	08000bf7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp}
 8000114:	08000bf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp}
 8000118:	08000bfb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp}
 800011c:	08000bfd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 8000120:	08000bff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 8000124:	08000c01 	stmdaeq	r0, {r0, sl, fp}
 8000128:	08000c03 	stmdaeq	r0, {r0, r1, sl, fp}
 800012c:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa5c 	bl	80016b4 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa88 	bl	800171a <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fa86 	bl	8001720 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa74 	bl	8001708 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fb70 	bl	8001914 <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb5e 	bl	80018f8 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb62 	bl	8001908 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff1c 	bl	8001104 <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa31 	bl	800173c <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa28 	bl	800173c <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba23 	b.w	800173c <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fa9d 	bl	8001898 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 f9fc 	bl	800177c <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa3f 	bl	8001810 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 fa94 	bl	80018c6 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 f9e7 	bl	800177c <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa2a 	bl	8001810 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fa7f 	bl	80018c6 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 f9d3 	bl	800177c <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa16 	bl	8001810 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fa6b 	bl	80018c6 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa5b 	bl	80018ae <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ff92 	bl	800134c <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ff8c 	bl	8001348 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe4b 	bl	8001160 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe55 	bl	8001188 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 fe75 	bl	80011f4 <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe23 	bl	8001178 <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f8d5 	bl	80016f0 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f8bb 	bl	80016f0 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fdef 	bl	8001178 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fd79 	bl	80010cc <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff2e 	bl	8001450 <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe39 	bl	8001348 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f904 	bl	80018f8 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f908 	bl	8001908 <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	0800273f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	080027a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, sp}
 8000728:	08002745 	stmdaeq	r0, {r0, r2, r6, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	0800274e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, sp}
 8000734:	08002759 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, sl, sp}
 8000738:	08002761 	stmdaeq	r0, {r0, r5, r6, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	08002767 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, r9, sl, sp}
 8000744:	0800276e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp}
 8000748:	08002776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	08002668 	stmdaeq	r0, {r3, r5, r6, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fdee 	bl	800134c <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcb4 	bl	8001104 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	08002786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, sp}
 80007f8:	0800278e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, sp}
 80007fc:	08002796 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, sp}
 8000800:	080027a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe2f 	bl	8001468 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe49 	bl	80014a4 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff2f 	bl	8001674 <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 fee1 	bl	80015ec <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 bee7 	b.w	8001604 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fc86 	bl	8001148 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fc77 	bl	8001130 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fe6c 	bl	8001520 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fe7d 	bl	8001548 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 fe6f 	bl	8001534 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe3d 	bl	80014dc <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe44 	bl	80014f0 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 feef 	bl	800164c <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe42 	bl	80014fc <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fe6f 	bl	800155c <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe47 	bl	8001510 <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fcf5 	bl	80012a0 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fce9 	bl	80012a0 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fcde 	bl	80012a0 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fcd3 	bl	80012a0 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fcc5 	bl	80012a0 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fcb7 	bl	80012a0 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fcaa 	bl	80012a0 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fc9f 	bl	80012a0 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fcef 	bl	8001348 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fceb 	bl	8001348 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fce9 	bl	800134c <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fce7 	bl	8001350 <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd4c 	bl	800143c <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fcfb 	bl	80013a4 <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fcf8 	bl	80013b8 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fcec 	bl	80013b8 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fce0 	bl	80013b8 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fcd4 	bl	80013b8 <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1a:	f7ff ff39 	bl	8000890 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a1e:	f7ff ffbb 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a22:	f7ff fbd9 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a26:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a2a:	f000 fe81 	bl	8001730 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 fe98 	bl	8001764 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a34:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a38:	f000 fc20 	bl	800127c <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f000 fc23 	bl	8001288 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a42:	200a      	movs	r0, #10
 8000a44:	f000 fc26 	bl	8001294 <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a48:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff fc7f 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a52:	4a1f      	ldr	r2, [pc, #124]	; (8000ad0 <main+0xbc>)
 8000a54:	2300      	movs	r3, #0
 8000a56:	8013      	strh	r3, [r2, #0]
 8000a58:	4a1e      	ldr	r2, [pc, #120]	; (8000ad4 <main+0xc0>)
	Delay(70);
 8000a5a:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a5c:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a5e:	f7ff fc37 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a62:	f000 ffa3 	bl	80019ac <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000a66:	481c      	ldr	r0, [pc, #112]	; (8000ad8 <main+0xc4>)
 8000a68:	f7ff fbf2 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000a6c:	481b      	ldr	r0, [pc, #108]	; (8000adc <main+0xc8>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	f000 fc64 	bl	800133c <GPIO_ReadInputDataBit>
 8000a74:	2801      	cmp	r0, #1
 8000a76:	d102      	bne.n	8000a7e <main+0x6a>
		TxDString("Detect Pin!\r\n");
 8000a78:	4819      	ldr	r0, [pc, #100]	; (8000ae0 <main+0xcc>)
 8000a7a:	f7ff fbe9 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a7e:	4d19      	ldr	r5, [pc, #100]	; (8000ae4 <main+0xd0>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a80:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a82:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a84:	f000 fde2 	bl	800164c <RCC_GetFlagStatus>
 8000a88:	4604      	mov	r4, r0
 8000a8a:	b110      	cbz	r0, 8000a92 <main+0x7e>
	{


		RCC_ClearFlag();
 8000a8c:	f000 fe0a 	bl	80016a4 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a90:	e014      	b.n	8000abc <main+0xa8>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a92:	4812      	ldr	r0, [pc, #72]	; (8000adc <main+0xc8>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	f000 fc51 	bl	800133c <GPIO_ReadInputDataBit>
 8000a9a:	2801      	cmp	r0, #1
 8000a9c:	d0f6      	beq.n	8000a8c <main+0x78>
 8000a9e:	3601      	adds	r6, #1
 8000aa0:	d0f4      	beq.n	8000a8c <main+0x78>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000aa2:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000aa4:	4810      	ldr	r0, [pc, #64]	; (8000ae8 <main+0xd4>)
 8000aa6:	f7ff fbd3 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000aaa:	4628      	mov	r0, r5
 8000aac:	f7ff fbfd 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000ab0:	480e      	ldr	r0, [pc, #56]	; (8000aec <main+0xd8>)
 8000ab2:	f7ff fbcd 	bl	8000250 <TxDString>
//#endif


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000ab6:	47a8      	blx	r5
	return 0;
}
 8000ab8:	4620      	mov	r0, r4
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <main+0xdc>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b05      	cmp	r3, #5
 8000ac2:	d1fb      	bne.n	8000abc <main+0xa8>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000ac4:	480b      	ldr	r0, [pc, #44]	; (8000af4 <main+0xe0>)
 8000ac6:	f7ff fbc3 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000aca:	f7ff fc9d 	bl	8000408 <SerialMonitor>
 8000ace:	bf00      	nop
 8000ad0:	20000190 	mulcs	r0, r0, r1
 8000ad4:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000ad8:	080027ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, sp}
 8000adc:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000ae0:	080027c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, sl, sp}
 8000ae4:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000ae8:	080027e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, sp}
 8000aec:	080027a5 	stmdaeq	r0, {r0, r2, r5, r7, r8, r9, sl, sp}
 8000af0:	20000124 	andcs	r0, r0, r4, lsr #2
 8000af4:	080027d1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, sl, sp}

08000af8 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000af8:	4770      	bx	lr

08000afa <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000afa:	4770      	bx	lr

08000afc <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000afc:	4770      	bx	lr

08000afe <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000afe:	4770      	bx	lr

08000b00 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b00:	4770      	bx	lr

08000b02 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b02:	4770      	bx	lr

08000b04 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b04:	4770      	bx	lr

08000b06 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b06:	4770      	bx	lr

08000b08 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b08:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <SysTickHandler+0x10>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	b112      	cbz	r2, 8000b14 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	3a01      	subs	r2, #1
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	20000138 	andcs	r0, r0, r8, lsr r1

08000b1c <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b1c:	4770      	bx	lr

08000b1e <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b1e:	4770      	bx	lr

08000b20 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b20:	4770      	bx	lr

08000b22 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b22:	4770      	bx	lr

08000b24 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b24:	4770      	bx	lr

08000b26 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b26:	4770      	bx	lr

08000b28 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b28:	4770      	bx	lr

08000b2a <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b2a:	4770      	bx	lr

08000b2c <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b2c:	4770      	bx	lr

08000b2e <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b2e:	4770      	bx	lr

08000b30 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b30:	4770      	bx	lr

08000b32 <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b32:	4770      	bx	lr

08000b34 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b34:	4770      	bx	lr

08000b36 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b36:	f000 b91d 	b.w	8000d74 <__USBCDC_ISR>

08000b3a <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b3a:	4770      	bx	lr

08000b3c <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b3c:	4770      	bx	lr

08000b3e <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b3e:	4770      	bx	lr

08000b40 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b40:	4770      	bx	lr

08000b42 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b42:	4770      	bx	lr

08000b44 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b44:	4770      	bx	lr

08000b46 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b46:	4770      	bx	lr

08000b48 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b48:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b4e:	2101      	movs	r1, #1
 8000b50:	f000 fdea 	bl	8001728 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b58:	f7ff bb34 	b.w	80001c4 <Interrupt1ms>

08000b5c <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b5c:	4770      	bx	lr

08000b5e <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b5e:	4770      	bx	lr

08000b60 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b60:	4770      	bx	lr

08000b62 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b62:	4770      	bx	lr

08000b64 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b64:	4770      	bx	lr

08000b66 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b66:	4770      	bx	lr

08000b68 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b68:	4770      	bx	lr

08000b6a <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b6a:	4770      	bx	lr

08000b6c <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b6c:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b6e:	4809      	ldr	r0, [pc, #36]	; (8000b94 <USART1_IRQHandler+0x28>)
 8000b70:	f240 5125 	movw	r1, #1317	; 0x525
 8000b74:	f000 fed2 	bl	800191c <USART_GetITStatus>
 8000b78:	b158      	cbz	r0, 8000b92 <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000b7a:	4a07      	ldr	r2, [pc, #28]	; (8000b98 <USART1_IRQHandler+0x2c>)
 8000b7c:	4805      	ldr	r0, [pc, #20]	; (8000b94 <USART1_IRQHandler+0x28>)
 8000b7e:	7814      	ldrb	r4, [r2, #0]
 8000b80:	b2e4      	uxtb	r4, r4
 8000b82:	1c63      	adds	r3, r4, #1
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	7013      	strb	r3, [r2, #0]
 8000b88:	f000 feba 	bl	8001900 <USART_ReceiveData>
 8000b8c:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <USART1_IRQHandler+0x30>)
 8000b8e:	b2c0      	uxtb	r0, r0
 8000b90:	5518      	strb	r0, [r3, r4]
 8000b92:	bd10      	pop	{r4, pc}
 8000b94:	40013800 	andmi	r3, r1, r0, lsl #16
 8000b98:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000b9c:	200005a4 	andcs	r0, r0, r4, lsr #11

08000ba0 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000ba0:	490a      	ldr	r1, [pc, #40]	; (8000bcc <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000ba2:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000ba4:	880b      	ldrh	r3, [r1, #0]
 8000ba6:	4d0a      	ldr	r5, [pc, #40]	; (8000bd0 <USART2_IRQHandler+0x30>)
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	1c5a      	adds	r2, r3, #1
 8000bac:	b292      	uxth	r2, r2
 8000bae:	4628      	mov	r0, r5
 8000bb0:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000bb4:	800a      	strh	r2, [r1, #0]
 8000bb6:	f000 fea3 	bl	8001900 <USART_ReceiveData>
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <USART2_IRQHandler+0x34>)
 8000bbc:	b2c0      	uxtb	r0, r0
 8000bbe:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000bc0:	882b      	ldrh	r3, [r5, #0]
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <USART2_IRQHandler+0x38>)
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	6013      	str	r3, [r2, #0]
 8000bc8:	bd38      	pop	{r3, r4, r5, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000bd0:	40004400 	andmi	r4, r0, r0, lsl #8
 8000bd4:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000bd8:	2000010c 	andcs	r0, r0, ip, lsl #2

08000bdc <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000bdc:	4770      	bx	lr

08000bde <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000bde:	4770      	bx	lr

08000be0 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000be0:	4770      	bx	lr

08000be2 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000be2:	4770      	bx	lr

08000be4 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000be4:	4770      	bx	lr

08000be6 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000be6:	4770      	bx	lr

08000be8 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000be8:	4770      	bx	lr

08000bea <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000bea:	4770      	bx	lr

08000bec <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000bec:	4770      	bx	lr

08000bee <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000bee:	4770      	bx	lr

08000bf0 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000bf0:	4770      	bx	lr

08000bf2 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000bf2:	4770      	bx	lr

08000bf4 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000bf4:	4770      	bx	lr

08000bf6 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000bf6:	4770      	bx	lr

08000bf8 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000bf8:	4770      	bx	lr

08000bfa <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000bfa:	4770      	bx	lr

08000bfc <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000bfc:	4770      	bx	lr

08000bfe <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000bfe:	4770      	bx	lr

08000c00 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c00:	4770      	bx	lr

08000c02 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c02:	4770      	bx	lr

08000c04 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c04:	4770      	bx	lr
	...

08000c08 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c08:	4b01      	ldr	r3, [pc, #4]	; (8000c10 <EP1_IN_Callback+0x8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
 8000c0e:	4770      	bx	lr
 8000c10:	20000110 	andcs	r0, r0, r0, lsl r1

08000c14 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c18:	4b37      	ldr	r3, [pc, #220]	; (8000cf8 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c1a:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c1c:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c1e:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c20:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c22:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c24:	d064      	beq.n	8000cf0 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c26:	f001 0403 	and.w	r4, r1, #3
 8000c2a:	f1c4 0404 	rsb	r4, r4, #4
 8000c2e:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c30:	2500      	movs	r5, #0
 8000c32:	42bd      	cmp	r5, r7
 8000c34:	d24c      	bcs.n	8000cd0 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c36:	f105 0902 	add.w	r9, r5, #2
 8000c3a:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c3e:	f105 0a03 	add.w	sl, r5, #3
 8000c42:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000c46:	f105 0801 	add.w	r8, r5, #1
 8000c4a:	041b      	lsls	r3, r3, #16
 8000c4c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000c50:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000c54:	eb06 0b05 	add.w	fp, r6, r5
 8000c58:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c5c:	5d72      	ldrb	r2, [r6, r5]
 8000c5e:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c60:	4a26      	ldr	r2, [pc, #152]	; (8000cfc <WriteFlash64+0xe8>)
 8000c62:	4619      	mov	r1, r3
 8000c64:	6810      	ldr	r0, [r2, #0]
 8000c66:	9201      	str	r2, [sp, #4]
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	f000 fae3 	bl	8001234 <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000c6e:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c70:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c74:	6811      	ldr	r1, [r2, #0]
 8000c76:	9b00      	ldr	r3, [sp, #0]
 8000c78:	6809      	ldr	r1, [r1, #0]
 8000c7a:	4299      	cmp	r1, r3
 8000c7c:	d001      	beq.n	8000c82 <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000c7e:	4820      	ldr	r0, [pc, #128]	; (8000d00 <WriteFlash64+0xec>)
 8000c80:	e004      	b.n	8000c8c <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000c82:	6811      	ldr	r1, [r2, #0]
 8000c84:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <WriteFlash64+0xf0>)
 8000c86:	4299      	cmp	r1, r3
 8000c88:	d903      	bls.n	8000c92 <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000c8a:	481f      	ldr	r0, [pc, #124]	; (8000d08 <WriteFlash64+0xf4>)
 8000c8c:	f7ff fb17 	bl	80002be <USB_TxDString>
			break;
 8000c90:	e01e      	b.n	8000cd0 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000c92:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000c96:	2b04      	cmp	r3, #4
 8000c98:	d001      	beq.n	8000c9e <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000c9a:	481c      	ldr	r0, [pc, #112]	; (8000d0c <WriteFlash64+0xf8>)
 8000c9c:	e7f6      	b.n	8000c8c <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c9e:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000ca0:	481b      	ldr	r0, [pc, #108]	; (8000d10 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000ca2:	3304      	adds	r3, #4
 8000ca4:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000ca6:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000caa:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000cae:	6802      	ldr	r2, [r0, #0]
 8000cb0:	440b      	add	r3, r1
 8000cb2:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cb6:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cb8:	440b      	add	r3, r1
 8000cba:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cbe:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cc0:	440b      	add	r3, r1
 8000cc2:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cc4:	4a13      	ldr	r2, [pc, #76]	; (8000d14 <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cc6:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cc8:	6813      	ldr	r3, [r2, #0]
 8000cca:	3304      	adds	r3, #4
 8000ccc:	6013      	str	r3, [r2, #0]
 8000cce:	e7b0      	b.n	8000c32 <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000cd0:	2c04      	cmp	r4, #4
 8000cd2:	d00d      	beq.n	8000cf0 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000cd4:	4a0f      	ldr	r2, [pc, #60]	; (8000d14 <WriteFlash64+0x100>)
 8000cd6:	6813      	ldr	r3, [r2, #0]
 8000cd8:	1b1b      	subs	r3, r3, r4
 8000cda:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cdc:	4a0c      	ldr	r2, [pc, #48]	; (8000d10 <WriteFlash64+0xfc>)
 8000cde:	1b29      	subs	r1, r5, r4
 8000ce0:	6813      	ldr	r3, [r2, #0]
 8000ce2:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000ce4:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000ce6:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000ce8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cec:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000cee:	d1f5      	bne.n	8000cdc <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	b005      	add	sp, #20
 8000cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cf8:	20000000 	andcs	r0, r0, r0
 8000cfc:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d00:	080027f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, sp}
 8000d04:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d08:	08002806 	stmdaeq	r0, {r1, r2, fp, sp}
 8000d0c:	0800281c 	stmdaeq	r0, {r2, r3, r4, fp, sp}
 8000d10:	200000f8 	strdcs	r0, [r0], -r8
 8000d14:	200000fc 	strdcs	r0, [r0], -ip

08000d18 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000d18:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d1a:	2003      	movs	r0, #3
 8000d1c:	4910      	ldr	r1, [pc, #64]	; (8000d60 <EP3_OUT_Callback+0x48>)
 8000d1e:	f001 fbdb 	bl	80024d8 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d24:	4d10      	ldr	r5, [pc, #64]	; (8000d68 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d26:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d28:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d2a:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d2c:	8068      	strh	r0, [r5, #2]
 8000d2e:	4c0c      	ldr	r4, [pc, #48]	; (8000d60 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d30:	d106      	bne.n	8000d40 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d32:	f7ff fa37 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d36:	8869      	ldrh	r1, [r5, #2]
 8000d38:	4620      	mov	r0, r4
 8000d3a:	b289      	uxth	r1, r1
 8000d3c:	f7ff ff6a 	bl	8000c14 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d40:	490a      	ldr	r1, [pc, #40]	; (8000d6c <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d42:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d44:	880b      	ldrh	r3, [r1, #0]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	1c5a      	adds	r2, r3, #1
 8000d4a:	b292      	uxth	r2, r2
 8000d4c:	800a      	strh	r2, [r1, #0]
 8000d4e:	7821      	ldrb	r1, [r4, #0]
 8000d50:	4a07      	ldr	r2, [pc, #28]	; (8000d70 <EP3_OUT_Callback+0x58>)
 8000d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d56:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d5c:	f001 badf 	b.w	800231e <SetEPRxValid>
 8000d60:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d64:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d68:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d6c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d70:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d74 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d74:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000d76:	4d16      	ldr	r5, [pc, #88]	; (8000dd0 <__USBCDC_ISR+0x5c>)
 8000d78:	4c16      	ldr	r4, [pc, #88]	; (8000dd4 <__USBCDC_ISR+0x60>)
 8000d7a:	682b      	ldr	r3, [r5, #0]
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000d80:	8823      	ldrh	r3, [r4, #0]
 8000d82:	0598      	lsls	r0, r3, #22
 8000d84:	d507      	bpl.n	8000d96 <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d86:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000d8a:	4a13      	ldr	r2, [pc, #76]	; (8000dd8 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d8c:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000d8e:	7813      	ldrb	r3, [r2, #0]
 8000d90:	3301      	adds	r3, #1
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000d96:	8823      	ldrh	r3, [r4, #0]
 8000d98:	b21b      	sxth	r3, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	da01      	bge.n	8000da2 <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000d9e:	f001 fbad 	bl	80024fc <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000da2:	8823      	ldrh	r3, [r4, #0]
 8000da4:	0559      	lsls	r1, r3, #21
 8000da6:	d505      	bpl.n	8000db4 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000da8:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000dac:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <__USBCDC_ISR+0x68>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000db4:	8823      	ldrh	r3, [r4, #0]
 8000db6:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000db8:	bf44      	itt	mi
 8000dba:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000dbe:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000dc0:	8823      	ldrh	r3, [r4, #0]
 8000dc2:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000dc4:	bf44      	itt	mi
 8000dc6:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000dca:	602b      	strmi	r3, [r5, #0]
 8000dcc:	bd38      	pop	{r3, r4, r5, pc}
 8000dce:	bf00      	nop
 8000dd0:	40005c44 	andmi	r5, r0, r4, asr #24
 8000dd4:	200006e6 	andcs	r0, r0, r6, ror #13
 8000dd8:	20000118 	andcs	r0, r0, r8, lsl r1
 8000ddc:	2000005c 	andcs	r0, r0, ip, asr r0

08000de0 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000de2:	7a9b      	ldrb	r3, [r3, #10]
 8000de4:	b113      	cbz	r3, 8000dec <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000de6:	4b03      	ldr	r3, [pc, #12]	; (8000df4 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000de8:	2205      	movs	r2, #5
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	200006f4 	strdcs	r0, [r0], -r4
 8000df4:	20000124 	andcs	r0, r0, r4, lsr #2

08000df8 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000df8:	4b01      	ldr	r3, [pc, #4]	; (8000e00 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	4770      	bx	lr
 8000e00:	20000124 	andcs	r0, r0, r4, lsr #2

08000e04 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <Virtual_Com_Port_Status_In+0x10>)
 8000e06:	781a      	ldrb	r2, [r3, #0]
 8000e08:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e0a:	bf04      	itt	eq
 8000e0c:	2200      	moveq	r2, #0
 8000e0e:	701a      	strbeq	r2, [r3, #0]
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e18 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e18:	4770      	bx	lr
	...

08000e1c <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e1c:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e1e:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e20:	d108      	bne.n	8000e34 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e22:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e2c:	2b21      	cmp	r3, #33	; 0x21
 8000e2e:	d010      	beq.n	8000e52 <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e30:	2002      	movs	r0, #2
 8000e32:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e34:	2820      	cmp	r0, #32
 8000e36:	d1fb      	bne.n	8000e30 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e3a:	4a0c      	ldr	r2, [pc, #48]	; (8000e6c <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e40:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000e46:	2b21      	cmp	r3, #33	; 0x21
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <Virtual_Com_Port_Data_Setup+0x54>)
 8000e4a:	bf18      	it	ne
 8000e4c:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000e4e:	b90b      	cbnz	r3, 8000e54 <Virtual_Com_Port_Data_Setup+0x38>
 8000e50:	e7ee      	b.n	8000e30 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e52:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e56:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e58:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000e5a:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e5c:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e5e:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000e60:	4798      	blx	r3
  return USB_SUCCESS;
 8000e62:	4620      	mov	r0, r4
}
 8000e64:	bd10      	pop	{r4, pc}
 8000e66:	bf00      	nop
 8000e68:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e6c:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e70:	08000ec5 	stmdaeq	r0, {r0, r2, r6, r7, r9, sl, fp}
 8000e74:	08000ead 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, fp}

08000e78 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e78:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e82:	2b21      	cmp	r3, #33	; 0x21
 8000e84:	d106      	bne.n	8000e94 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000e86:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000e8a:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000e8c:	bf14      	ite	ne
 8000e8e:	2002      	movne	r0, #2
 8000e90:	2000      	moveq	r0, #0
 8000e92:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000e94:	2002      	movs	r0, #2
}
 8000e96:	4770      	bx	lr
 8000e98:	20000714 	andcs	r0, r0, r4, lsl r7

08000e9c <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000e9c:	b921      	cbnz	r1, 8000ea8 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000e9e:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000ea0:	bf8c      	ite	hi
 8000ea2:	2002      	movhi	r0, #2
 8000ea4:	2000      	movls	r0, #0
 8000ea6:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000ea8:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000eaa:	4770      	bx	lr

08000eac <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000eac:	b920      	cbnz	r0, 8000eb8 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000eae:	4b03      	ldr	r3, [pc, #12]	; (8000ebc <Virtual_Com_Port_GetLineCoding+0x10>)
 8000eb0:	2208      	movs	r2, #8
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000eb6:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000eb8:	4801      	ldr	r0, [pc, #4]	; (8000ec0 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000eba:	4770      	bx	lr
 8000ebc:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ec0:	20000054 	andcs	r0, r0, r4, asr r0

08000ec4 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000ec4:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000ecc:	bf02      	ittt	eq
 8000ece:	4b06      	ldreq	r3, [pc, #24]	; (8000ee8 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ed0:	2264      	moveq	r2, #100	; 0x64
 8000ed2:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000ed4:	b920      	cbnz	r0, 8000ee0 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <Virtual_Com_Port_SetLineCoding+0x28>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000ede:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000ee0:	4800      	ldr	r0, [pc, #0]	; (8000ee4 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000ee2:	4770      	bx	lr
 8000ee4:	20000054 	andcs	r0, r0, r4, asr r0
 8000ee8:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000eec:	20000714 	andcs	r0, r0, r4, lsl r7

08000ef0 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000ef0:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000ef2:	f000 f8ed 	bl	80010d0 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000ef6:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <Virtual_Com_Port_init+0x1c>)
 8000ef8:	2400      	movs	r4, #0
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000efe:	f000 f8a9 	bl	8001054 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f02:	f001 fad9 	bl	80024b8 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f06:	4b02      	ldr	r3, [pc, #8]	; (8000f10 <Virtual_Com_Port_init+0x20>)
 8000f08:	601c      	str	r4, [r3, #0]
 8000f0a:	bd10      	pop	{r4, pc}
 8000f0c:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f10:	20000124 	andcs	r0, r0, r4, lsr #2

08000f14 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f14:	4b33      	ldr	r3, [pc, #204]	; (8000fe4 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f16:	4a34      	ldr	r2, [pc, #208]	; (8000fe8 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f18:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f1a:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f1c:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f1e:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f20:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f22:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f24:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f26:	4620      	mov	r0, r4
 8000f28:	f001 f99e 	bl	8002268 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f32:	f001 f9a1 	bl	8002278 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f36:	4620      	mov	r0, r4
 8000f38:	2110      	movs	r1, #16
 8000f3a:	f001 f9ab 	bl	8002294 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f3e:	4620      	mov	r0, r4
 8000f40:	2140      	movs	r1, #64	; 0x40
 8000f42:	f001 fa45 	bl	80023d0 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f46:	2180      	movs	r1, #128	; 0x80
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f001 fa31 	bl	80023b0 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f4e:	4620      	mov	r0, r4
 8000f50:	f001 f9f8 	bl	8002344 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f54:	4b25      	ldr	r3, [pc, #148]	; (8000fec <Virtual_Com_Port_Reset+0xd8>)
 8000f56:	4620      	mov	r0, r4
 8000f58:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000f5c:	f001 fa76 	bl	800244c <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f60:	4620      	mov	r0, r4
 8000f62:	f001 f9dc 	bl	800231e <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f66:	2001      	movs	r0, #1
 8000f68:	4621      	mov	r1, r4
 8000f6a:	f001 f985 	bl	8002278 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f6e:	2001      	movs	r0, #1
 8000f70:	21c0      	movs	r1, #192	; 0xc0
 8000f72:	f001 fa1d 	bl	80023b0 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f76:	2001      	movs	r0, #1
 8000f78:	2120      	movs	r1, #32
 8000f7a:	f001 f98b 	bl	8002294 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000f7e:	2001      	movs	r0, #1
 8000f80:	4621      	mov	r1, r4
 8000f82:	f001 f9a0 	bl	80022c6 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000f86:	2002      	movs	r0, #2
 8000f88:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000f8c:	f001 f974 	bl	8002278 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000f90:	2002      	movs	r0, #2
 8000f92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f96:	f001 fa0b 	bl	80023b0 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000f9a:	2002      	movs	r0, #2
 8000f9c:	4621      	mov	r1, r4
 8000f9e:	f001 f992 	bl	80022c6 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	2120      	movs	r1, #32
 8000fa6:	f001 f975 	bl	8002294 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000faa:	2003      	movs	r0, #3
 8000fac:	4621      	mov	r1, r4
 8000fae:	f001 f963 	bl	8002278 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000fb8:	f001 fa0a 	bl	80023d0 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	2140      	movs	r1, #64	; 0x40
 8000fc0:	f001 fa44 	bl	800244c <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000fca:	f001 f97c 	bl	80022c6 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000fce:	2003      	movs	r0, #3
 8000fd0:	4621      	mov	r1, r4
 8000fd2:	f001 f95f 	bl	8002294 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	f001 f8cc 	bl	8002174 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <Virtual_Com_Port_Reset+0xdc>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	bd10      	pop	{r4, pc}
 8000fe4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000fe8:	080026d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, sp}
 8000fec:	20000054 	andcs	r0, r0, r4, asr r0
 8000ff0:	20000124 	andcs	r0, r0, r4, lsr #2

08000ff4 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000ff4:	4901      	ldr	r1, [pc, #4]	; (8000ffc <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000ff6:	f000 beb9 	b.w	8001d6c <Standard_GetDescriptorData>
 8000ffa:	bf00      	nop
 8000ffc:	2000008c 	andcs	r0, r0, ip, lsl #1

08001000 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001000:	4901      	ldr	r1, [pc, #4]	; (8001008 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8001002:	f000 beb3 	b.w	8001d6c <Standard_GetDescriptorData>
 8001006:	bf00      	nop
 8001008:	20000094 	mulcs	r0, r4, r0

0800100c <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8001012:	2b04      	cmp	r3, #4
 8001014:	d804      	bhi.n	8001020 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8001016:	4904      	ldr	r1, [pc, #16]	; (8001028 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001018:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800101c:	f000 bea6 	b.w	8001d6c <Standard_GetDescriptorData>
  }
}
 8001020:	2000      	movs	r0, #0
 8001022:	4770      	bx	lr
 8001024:	20000714 	andcs	r0, r0, r4, lsl r7
 8001028:	2000009c 	mulcs	r0, ip, r0

0800102c <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 800102c:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 800102e:	2400      	movs	r4, #0
 8001030:	b2e3      	uxtb	r3, r4
 8001032:	4293      	cmp	r3, r2
 8001034:	d20d      	bcs.n	8001052 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 8001036:	0f03      	lsrs	r3, r0, #28
 8001038:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800103a:	bf94      	ite	ls
 800103c:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 800103e:	3337      	addhi	r3, #55	; 0x37
 8001040:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8001044:	2500      	movs	r5, #0
 8001046:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 800104a:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 800104c:	705d      	strb	r5, [r3, #1]
 800104e:	3401      	adds	r4, #1
 8001050:	e7ee      	b.n	8001030 <IntToUnicode+0x4>
  }
}
 8001052:	bd30      	pop	{r4, r5, pc}

08001054 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8001054:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001056:	4809      	ldr	r0, [pc, #36]	; (800107c <PowerOn+0x28>)
 8001058:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800105c:	f000 f976 	bl	800134c <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <PowerOn+0x2c>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001066:	4a07      	ldr	r2, [pc, #28]	; (8001084 <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001068:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 800106a:	4907      	ldr	r1, [pc, #28]	; (8001088 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800106c:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800106e:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001070:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8001074:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 8001076:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 8001078:	bd08      	pop	{r3, pc}
 800107a:	bf00      	nop
 800107c:	40011000 	andmi	r1, r1, r0
 8001080:	40005c40 	andmi	r5, r0, r0, asr #24
 8001084:	40005c44 	andmi	r5, r0, r4, asr #24
 8001088:	20000718 	andcs	r0, r0, r8, lsl r7

0800108c <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 800108c:	b120      	cbz	r0, 8001098 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <USB_Cable_Config+0x18>)
 8001090:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001094:	f000 b95a 	b.w	800134c <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001098:	4802      	ldr	r0, [pc, #8]	; (80010a4 <USB_Cable_Config+0x18>)
 800109a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800109e:	f000 b953 	b.w	8001348 <GPIO_SetBits>
 80010a2:	bf00      	nop
 80010a4:	40011000 	andmi	r1, r1, r0

080010a8 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 80010a8:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010aa:	4d06      	ldr	r5, [pc, #24]	; (80010c4 <PowerOff+0x1c>)
 80010ac:	2301      	movs	r3, #1
 80010ae:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <PowerOff+0x20>)
 80010b2:	2400      	movs	r4, #0
 80010b4:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80010b6:	4620      	mov	r0, r4
 80010b8:	f7ff ffe8 	bl	800108c <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80010bc:	2303      	movs	r3, #3
 80010be:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80010c0:	4620      	mov	r0, r4
 80010c2:	bd38      	pop	{r3, r4, r5, pc}
 80010c4:	40005c40 	andmi	r5, r0, r0, asr #24
 80010c8:	40005c44 	andmi	r5, r0, r4, asr #24

080010cc <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 80010cc:	f7ff bfec 	b.w	80010a8 <PowerOff>

080010d0 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010d0:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010d2:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010d4:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010d6:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010d8:	3308      	adds	r3, #8
 80010da:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80010dc:	1818      	adds	r0, r3, r0
 80010de:	d00a      	beq.n	80010f6 <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80010e0:	4906      	ldr	r1, [pc, #24]	; (80010fc <Get_SerialNum+0x2c>)
 80010e2:	2208      	movs	r2, #8
 80010e4:	f7ff ffa2 	bl	800102c <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010e8:	4620      	mov	r0, r4
  }

}
 80010ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010ee:	4904      	ldr	r1, [pc, #16]	; (8001100 <Get_SerialNum+0x30>)
 80010f0:	2204      	movs	r2, #4
 80010f2:	f7ff bf9b 	b.w	800102c <IntToUnicode>
 80010f6:	bd10      	pop	{r4, pc}
 80010f8:	1ffff7e8 	svcne	0x00fff7e8
 80010fc:	20000003 	andcs	r0, r0, r3
 8001100:	20000013 	andcs	r0, r0, r3, lsl r0

08001104 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 8001104:	b513      	push	{r0, r1, r4, lr}
 8001106:	ac02      	add	r4, sp, #8
 8001108:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 800110c:	2005      	movs	r0, #5
 800110e:	f7ff f8df 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 8001112:	2201      	movs	r2, #1
 8001114:	4620      	mov	r0, r4
 8001116:	21c0      	movs	r1, #192	; 0xc0
 8001118:	f001 f87b 	bl	8002212 <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 800111c:	2001      	movs	r0, #1
 800111e:	4601      	mov	r1, r0
 8001120:	f001 f986 	bl	8002430 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8001124:	2001      	movs	r0, #1
 8001126:	f001 f8e7 	bl	80022f8 <SetEPTxValid>
  
}
 800112a:	b002      	add	sp, #8
 800112c:	bd10      	pop	{r4, pc}
	...

08001130 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001130:	4b04      	ldr	r3, [pc, #16]	; (8001144 <FLASH_SetLatency+0x14>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001138:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4310      	orrs	r0, r2
 800113e:	6018      	str	r0, [r3, #0]
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40022000 	andmi	r2, r2, r0

08001148 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <FLASH_PrefetchBufferCmd+0x14>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	f022 0210 	bic.w	r2, r2, #16
 8001150:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4310      	orrs	r0, r2
 8001156:	6018      	str	r0, [r3, #0]
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40022000 	andmi	r2, r2, r0

08001160 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <FLASH_Unlock+0x10>)
 8001162:	4a04      	ldr	r2, [pc, #16]	; (8001174 <FLASH_Unlock+0x14>)
 8001164:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001166:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40022000 	andmi	r2, r2, r0
 8001174:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08001178 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8001178:	4a02      	ldr	r2, [pc, #8]	; (8001184 <FLASH_Lock+0xc>)
 800117a:	6913      	ldr	r3, [r2, #16]
 800117c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001180:	6113      	str	r3, [r2, #16]
 8001182:	4770      	bx	lr
 8001184:	40022000 	andmi	r2, r2, r0

08001188 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001188:	4b01      	ldr	r3, [pc, #4]	; (8001190 <FLASH_ClearFlag+0x8>)
 800118a:	60d8      	str	r0, [r3, #12]
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40022000 	andmi	r2, r2, r0

08001194 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <FLASH_GetStatus+0x24>)
 8001196:	68da      	ldr	r2, [r3, #12]
 8001198:	07d1      	lsls	r1, r2, #31
 800119a:	d409      	bmi.n	80011b0 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	0752      	lsls	r2, r2, #29
 80011a0:	d408      	bmi.n	80011b4 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80011a8:	bf14      	ite	ne
 80011aa:	2003      	movne	r0, #3
 80011ac:	2004      	moveq	r0, #4
 80011ae:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80011b0:	2001      	movs	r0, #1
 80011b2:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80011b4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80011b6:	4770      	bx	lr
 80011b8:	40022000 	andmi	r2, r2, r0

080011bc <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80011bc:	b513      	push	{r0, r1, r4, lr}
 80011be:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80011c0:	f7ff ffe8 	bl	8001194 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80011c4:	2801      	cmp	r0, #1
 80011c6:	d10f      	bne.n	80011e8 <FLASH_WaitForLastOperation+0x2c>
 80011c8:	b164      	cbz	r4, 80011e4 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80011ce:	23ff      	movs	r3, #255	; 0xff
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	9b01      	ldr	r3, [sp, #4]
 80011d4:	b113      	cbz	r3, 80011dc <FLASH_WaitForLastOperation+0x20>
 80011d6:	9b01      	ldr	r3, [sp, #4]
 80011d8:	3b01      	subs	r3, #1
 80011da:	e7f9      	b.n	80011d0 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80011dc:	f7ff ffda 	bl	8001194 <FLASH_GetStatus>
    Timeout--;
 80011e0:	3c01      	subs	r4, #1
 80011e2:	e7ef      	b.n	80011c4 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80011e4:	2005      	movs	r0, #5
 80011e6:	e002      	b.n	80011ee <FLASH_WaitForLastOperation+0x32>
 80011e8:	2c00      	cmp	r4, #0
 80011ea:	bf08      	it	eq
 80011ec:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80011ee:	b002      	add	sp, #8
 80011f0:	bd10      	pop	{r4, pc}
	...

080011f4 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 80011f4:	b538      	push	{r3, r4, r5, lr}
 80011f6:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80011f8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80011fc:	f7ff ffde 	bl	80011bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001200:	2804      	cmp	r0, #4
 8001202:	d114      	bne.n	800122e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001204:	4c0a      	ldr	r4, [pc, #40]	; (8001230 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001206:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800120a:	6923      	ldr	r3, [r4, #16]
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8001212:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001214:	6923      	ldr	r3, [r4, #16]
 8001216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800121a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800121c:	f7ff ffce 	bl	80011bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001220:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8001222:	bf1f      	itttt	ne
 8001224:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8001228:	6922      	ldrne	r2, [r4, #16]
 800122a:	4013      	andne	r3, r2
 800122c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800122e:	bd38      	pop	{r3, r4, r5, pc}
 8001230:	40022000 	andmi	r2, r2, r0

08001234 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8001234:	b570      	push	{r4, r5, r6, lr}
 8001236:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001238:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800123a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800123c:	f7ff ffbe 	bl	80011bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001240:	2804      	cmp	r0, #4
 8001242:	d117      	bne.n	8001274 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001244:	4c0c      	ldr	r4, [pc, #48]	; (8001278 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001246:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001248:	6923      	ldr	r3, [r4, #16]
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8001250:	b2ab      	uxth	r3, r5
 8001252:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001254:	f7ff ffb2 	bl	80011bc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8001258:	2804      	cmp	r0, #4
 800125a:	d104      	bne.n	8001266 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800125c:	0c2d      	lsrs	r5, r5, #16
 800125e:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001260:	200f      	movs	r0, #15
 8001262:	f7ff ffab 	bl	80011bc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8001266:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001268:	bf1f      	itttt	ne
 800126a:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 800126e:	6922      	ldrne	r2, [r4, #16]
 8001270:	4013      	andne	r3, r2
 8001272:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8001274:	bd70      	pop	{r4, r5, r6, pc}
 8001276:	bf00      	nop
 8001278:	40022000 	andmi	r2, r2, r0

0800127c <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 800127c:	4b01      	ldr	r3, [pc, #4]	; (8001284 <IWDG_WriteAccessCmd+0x8>)
 800127e:	6018      	str	r0, [r3, #0]
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40003000 	andmi	r3, r0, r0

08001288 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 8001288:	4b01      	ldr	r3, [pc, #4]	; (8001290 <IWDG_SetPrescaler+0x8>)
 800128a:	6058      	str	r0, [r3, #4]
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40003000 	andmi	r3, r0, r0

08001294 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 8001294:	4b01      	ldr	r3, [pc, #4]	; (800129c <IWDG_SetReload+0x8>)
 8001296:	6098      	str	r0, [r3, #8]
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40003000 	andmi	r3, r0, r0

080012a0 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012a0:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80012a4:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012a6:	bf48      	it	mi
 80012a8:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012aa:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012ac:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012b0:	bf48      	it	mi
 80012b2:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012b4:	f015 0fff 	tst.w	r5, #255	; 0xff
 80012b8:	d01d      	beq.n	80012f6 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 80012ba:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012bc:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 80012be:	2601      	movs	r6, #1
 80012c0:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012c2:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 80012c6:	42b7      	cmp	r7, r6
 80012c8:	d111      	bne.n	80012ee <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 80012ca:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012ce:	260f      	movs	r6, #15
 80012d0:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80012d4:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012d8:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012da:	fa03 f60e 	lsl.w	r6, r3, lr
 80012de:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012e2:	d101      	bne.n	80012e8 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80012e4:	6147      	str	r7, [r0, #20]
 80012e6:	e002      	b.n	80012ee <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012e8:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80012ea:	bf08      	it	eq
 80012ec:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012ee:	3401      	adds	r4, #1
 80012f0:	2c08      	cmp	r4, #8
 80012f2:	d1e4      	bne.n	80012be <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80012f4:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80012f6:	2dff      	cmp	r5, #255	; 0xff
 80012f8:	d91f      	bls.n	800133a <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 80012fa:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012fc:	2400      	movs	r4, #0
 80012fe:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8001302:	2601      	movs	r6, #1
 8001304:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001306:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 800130a:	42b7      	cmp	r7, r6
 800130c:	d111      	bne.n	8001332 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 800130e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8001312:	260f      	movs	r6, #15
 8001314:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001318:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800131c:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800131e:	fa03 f60e 	lsl.w	r6, r3, lr
 8001322:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001326:	d101      	bne.n	800132c <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001328:	6147      	str	r7, [r0, #20]
 800132a:	e002      	b.n	8001332 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800132c:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800132e:	bf08      	it	eq
 8001330:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001332:	3401      	adds	r4, #1
 8001334:	2c08      	cmp	r4, #8
 8001336:	d1e2      	bne.n	80012fe <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001338:	6041      	str	r1, [r0, #4]
 800133a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800133c <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 800133c:	6883      	ldr	r3, [r0, #8]
 800133e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001340:	bf14      	ite	ne
 8001342:	2001      	movne	r0, #1
 8001344:	2000      	moveq	r0, #0
 8001346:	4770      	bx	lr

08001348 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001348:	6101      	str	r1, [r0, #16]
 800134a:	4770      	bx	lr

0800134c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800134c:	6141      	str	r1, [r0, #20]
 800134e:	4770      	bx	lr

08001350 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8001350:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001352:	4c13      	ldr	r4, [pc, #76]	; (80013a0 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001354:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001358:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800135c:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 800135e:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001360:	d106      	bne.n	8001370 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001362:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8001364:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001368:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 800136c:	6065      	str	r5, [r4, #4]
 800136e:	e00e      	b.n	800138e <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8001370:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001372:	bf55      	itete	pl
 8001374:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001376:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001378:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800137a:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800137e:	bf4c      	ite	mi
 8001380:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001382:	fa02 f404 	lslpl.w	r4, r2, r4
 8001386:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800138a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800138e:	b119      	cbz	r1, 8001398 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001390:	0d40      	lsrs	r0, r0, #21
 8001392:	0100      	lsls	r0, r0, #4
 8001394:	4082      	lsls	r2, r0
 8001396:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8001398:	4a01      	ldr	r2, [pc, #4]	; (80013a0 <GPIO_PinRemapConfig+0x50>)
 800139a:	6053      	str	r3, [r2, #4]
 800139c:	bd30      	pop	{r4, r5, pc}
 800139e:	bf00      	nop
 80013a0:	40010000 	andmi	r0, r1, r0

080013a4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80013a4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013a8:	4b02      	ldr	r3, [pc, #8]	; (80013b4 <NVIC_PriorityGroupConfig+0x10>)
 80013aa:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80013ae:	60d8      	str	r0, [r3, #12]
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000ed00 	and	lr, r0, r0, lsl #26

080013b8 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013b8:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80013ba:	b530      	push	{r4, r5, lr}
 80013bc:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013be:	b372      	cbz	r2, 800141e <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013c0:	4a1c      	ldr	r2, [pc, #112]	; (8001434 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013c2:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013c6:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013c8:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013ca:	43e4      	mvns	r4, r4
 80013cc:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 80013d0:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013d4:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80013d8:	220f      	movs	r2, #15
 80013da:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013dc:	7884      	ldrb	r4, [r0, #2]
 80013de:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80013e2:	4022      	ands	r2, r4
 80013e4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013e8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 80013ec:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80013ee:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013f2:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80013f4:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013f6:	21ff      	movs	r1, #255	; 0xff
 80013f8:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013fa:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80013fc:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8001400:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8001402:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8001404:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001408:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800140a:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800140c:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800140e:	f003 031f 	and.w	r3, r3, #31
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001416:	4a08      	ldr	r2, [pc, #32]	; (8001438 <NVIC_Init+0x80>)
 8001418:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800141c:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800141e:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001420:	2101      	movs	r1, #1
 8001422:	f003 031f 	and.w	r3, r3, #31
 8001426:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001428:	f102 0320 	add.w	r3, r2, #32
 800142c:	4a02      	ldr	r2, [pc, #8]	; (8001438 <NVIC_Init+0x80>)
 800142e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001432:	bd30      	pop	{r4, r5, pc}
 8001434:	e000ed00 	and	lr, r0, r0, lsl #26
 8001438:	e000e100 	and	lr, r0, r0, lsl #2

0800143c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800143c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001440:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8001444:	4b01      	ldr	r3, [pc, #4]	; (800144c <NVIC_SetVectorTable+0x10>)
 8001446:	4308      	orrs	r0, r1
 8001448:	6098      	str	r0, [r3, #8]
 800144a:	4770      	bx	lr
 800144c:	e000ed00 	and	lr, r0, r0, lsl #26

08001450 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001450:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8001452:	4a03      	ldr	r2, [pc, #12]	; (8001460 <NVIC_GenerateSystemReset+0x10>)
 8001454:	4b03      	ldr	r3, [pc, #12]	; (8001464 <NVIC_GenerateSystemReset+0x14>)
 8001456:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001458:	f7fe fe75 	bl	8000146 <__DSB>
    while(1);
 800145c:	e7fe      	b.n	800145c <NVIC_GenerateSystemReset+0xc>
 800145e:	bf00      	nop
 8001460:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8001464:	e000ed00 	and	lr, r0, r0, lsl #26

08001468 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <RCC_DeInit+0x34>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	f042 0201 	orr.w	r2, r2, #1
 8001470:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8001472:	6859      	ldr	r1, [r3, #4]
 8001474:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <RCC_DeInit+0x38>)
 8001476:	400a      	ands	r2, r1
 8001478:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001480:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001484:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800148c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001494:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	4770      	bx	lr
 800149c:	40021000 	andmi	r1, r2, r0
 80014a0:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080014a4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014a6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014b0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014b8:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014ba:	d003      	beq.n	80014c4 <RCC_HSEConfig+0x20>
 80014bc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80014c0:	d004      	beq.n	80014cc <RCC_HSEConfig+0x28>
 80014c2:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014ca:	e002      	b.n	80014d2 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40021000 	andmi	r1, r2, r0

080014dc <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80014dc:	4a03      	ldr	r2, [pc, #12]	; (80014ec <RCC_PLLConfig+0x10>)
 80014de:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80014e0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80014e4:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014e6:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014e8:	6050      	str	r0, [r2, #4]
 80014ea:	4770      	bx	lr
 80014ec:	40021000 	andmi	r1, r2, r0

080014f0 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80014f0:	4b01      	ldr	r3, [pc, #4]	; (80014f8 <RCC_PLLCmd+0x8>)
 80014f2:	6018      	str	r0, [r3, #0]
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	42420060 	submi	r0, r2, #96	; 0x60

080014fc <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80014fc:	4a03      	ldr	r2, [pc, #12]	; (800150c <RCC_SYSCLKConfig+0x10>)
 80014fe:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001500:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001504:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001506:	6050      	str	r0, [r2, #4]
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	andmi	r1, r2, r0

08001510 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001510:	4b02      	ldr	r3, [pc, #8]	; (800151c <RCC_GetSYSCLKSource+0xc>)
 8001512:	6858      	ldr	r0, [r3, #4]
}
 8001514:	f000 000c 	and.w	r0, r0, #12
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40021000 	andmi	r1, r2, r0

08001520 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001520:	4a03      	ldr	r2, [pc, #12]	; (8001530 <RCC_HCLKConfig+0x10>)
 8001522:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001524:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001528:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800152a:	6050      	str	r0, [r2, #4]
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40021000 	andmi	r1, r2, r0

08001534 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001534:	4a03      	ldr	r2, [pc, #12]	; (8001544 <RCC_PCLK1Config+0x10>)
 8001536:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001538:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800153c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800153e:	6050      	str	r0, [r2, #4]
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40021000 	andmi	r1, r2, r0

08001548 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001548:	4a03      	ldr	r2, [pc, #12]	; (8001558 <RCC_PCLK2Config+0x10>)
 800154a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800154c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001550:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001554:	6050      	str	r0, [r2, #4]
 8001556:	4770      	bx	lr
 8001558:	40021000 	andmi	r1, r2, r0

0800155c <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <RCC_USBCLKConfig+0x8>)
 800155e:	6018      	str	r0, [r3, #0]
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	424200d8 	submi	r0, r2, #216	; 0xd8

08001568 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001568:	4a1c      	ldr	r2, [pc, #112]	; (80015dc <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800156a:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800156c:	6853      	ldr	r3, [r2, #4]
 800156e:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8001572:	2b04      	cmp	r3, #4
 8001574:	d001      	beq.n	800157a <RCC_GetClocksFreq+0x12>
 8001576:	2b08      	cmp	r3, #8
 8001578:	d001      	beq.n	800157e <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <RCC_GetClocksFreq+0x78>)
 800157c:	e00e      	b.n	800159c <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800157e:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001580:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001582:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8001586:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001588:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800158c:	d502      	bpl.n	8001594 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800158e:	6851      	ldr	r1, [r2, #4]
 8001590:	0389      	lsls	r1, r1, #14
 8001592:	d501      	bpl.n	8001598 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8001594:	4913      	ldr	r1, [pc, #76]	; (80015e4 <RCC_GetClocksFreq+0x7c>)
 8001596:	e000      	b.n	800159a <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8001598:	4911      	ldr	r1, [pc, #68]	; (80015e0 <RCC_GetClocksFreq+0x78>)
 800159a:	434b      	muls	r3, r1
 800159c:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800159e:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015a0:	4911      	ldr	r1, [pc, #68]	; (80015e8 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80015a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015a6:	5ccc      	ldrb	r4, [r1, r3]
 80015a8:	6803      	ldr	r3, [r0, #0]
 80015aa:	40e3      	lsrs	r3, r4
 80015ac:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015ae:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80015b0:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015b4:	5d0c      	ldrb	r4, [r1, r4]
 80015b6:	fa23 f404 	lsr.w	r4, r3, r4
 80015ba:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015bc:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80015be:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015c2:	5d0c      	ldrb	r4, [r1, r4]
 80015c4:	40e3      	lsrs	r3, r4
 80015c6:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015c8:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80015ca:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80015ce:	440a      	add	r2, r1
 80015d0:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80015d6:	6103      	str	r3, [r0, #16]
 80015d8:	bd10      	pop	{r4, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	andmi	r1, r2, r0
 80015e0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80015e4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80015e8:	0800272b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, sl, sp}

080015ec <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015ee:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015f0:	b109      	cbz	r1, 80015f6 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015f2:	4310      	orrs	r0, r2
 80015f4:	e001      	b.n	80015fa <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80015f6:	ea22 0000 	bic.w	r0, r2, r0
 80015fa:	6198      	str	r0, [r3, #24]
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40021000 	andmi	r1, r2, r0

08001604 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001606:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001608:	b109      	cbz	r1, 800160e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800160a:	4310      	orrs	r0, r2
 800160c:	e001      	b.n	8001612 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800160e:	ea22 0000 	bic.w	r0, r2, r0
 8001612:	61d8      	str	r0, [r3, #28]
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40021000 	andmi	r1, r2, r0

0800161c <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800161e:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001620:	b109      	cbz	r1, 8001626 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001622:	4310      	orrs	r0, r2
 8001624:	e001      	b.n	800162a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001626:	ea22 0000 	bic.w	r0, r2, r0
 800162a:	60d8      	str	r0, [r3, #12]
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40021000 	andmi	r1, r2, r0

08001634 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001634:	4b04      	ldr	r3, [pc, #16]	; (8001648 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001636:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001638:	b109      	cbz	r1, 800163e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800163a:	4310      	orrs	r0, r2
 800163c:	e001      	b.n	8001642 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800163e:	ea22 0000 	bic.w	r0, r2, r0
 8001642:	6118      	str	r0, [r3, #16]
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	40021000 	andmi	r1, r2, r0

0800164c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800164c:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800164e:	2a01      	cmp	r2, #1
 8001650:	4b07      	ldr	r3, [pc, #28]	; (8001670 <RCC_GetFlagStatus+0x24>)
 8001652:	d101      	bne.n	8001658 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	e003      	b.n	8001660 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001658:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 800165a:	bf0c      	ite	eq
 800165c:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800165e:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001660:	f000 001f 	and.w	r0, r0, #31
 8001664:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001668:	f000 0001 	and.w	r0, r0, #1
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40021000 	andmi	r1, r2, r0

08001674 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001674:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800167a:	2031      	movs	r0, #49	; 0x31
 800167c:	f7ff ffe6 	bl	800164c <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001680:	9b01      	ldr	r3, [sp, #4]
 8001682:	3301      	adds	r3, #1
 8001684:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8001686:	b918      	cbnz	r0, 8001690 <RCC_WaitForHSEStartUp+0x1c>
 8001688:	9b01      	ldr	r3, [sp, #4]
 800168a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800168e:	d1f4      	bne.n	800167a <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001690:	2031      	movs	r0, #49	; 0x31
 8001692:	f7ff ffdb 	bl	800164c <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8001696:	3000      	adds	r0, #0
 8001698:	bf18      	it	ne
 800169a:	2001      	movne	r0, #1
 800169c:	b003      	add	sp, #12
 800169e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080016a4 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80016a4:	4a02      	ldr	r2, [pc, #8]	; (80016b0 <RCC_ClearFlag+0xc>)
 80016a6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016ac:	6253      	str	r3, [r2, #36]	; 0x24
 80016ae:	4770      	bx	lr
 80016b0:	40021000 	andmi	r1, r2, r0

080016b4 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80016b4:	8803      	ldrh	r3, [r0, #0]
 80016b6:	88ca      	ldrh	r2, [r1, #6]
 80016b8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80016bc:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80016be:	8803      	ldrh	r3, [r0, #0]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	4313      	orrs	r3, r2
 80016c4:	884a      	ldrh	r2, [r1, #2]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016cc:	888b      	ldrh	r3, [r1, #4]
 80016ce:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016d0:	880b      	ldrh	r3, [r1, #0]
 80016d2:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016d4:	2301      	movs	r3, #1
 80016d6:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016d8:	4b04      	ldr	r3, [pc, #16]	; (80016ec <TIM_TimeBaseInit+0x38>)
 80016da:	4298      	cmp	r0, r3
 80016dc:	d003      	beq.n	80016e6 <TIM_TimeBaseInit+0x32>
 80016de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016e2:	4298      	cmp	r0, r3
 80016e4:	d101      	bne.n	80016ea <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016e6:	7a0b      	ldrb	r3, [r1, #8]
 80016e8:	8603      	strh	r3, [r0, #48]	; 0x30
 80016ea:	4770      	bx	lr
 80016ec:	40012c00 	andmi	r2, r1, r0, lsl #24

080016f0 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016f0:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016f2:	b119      	cbz	r1, 80016fc <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	e003      	b.n	8001704 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80016fc:	f023 0301 	bic.w	r3, r3, #1
 8001700:	059b      	lsls	r3, r3, #22
 8001702:	0d9b      	lsrs	r3, r3, #22
 8001704:	8003      	strh	r3, [r0, #0]
 8001706:	4770      	bx	lr

08001708 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001708:	8983      	ldrh	r3, [r0, #12]
 800170a:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800170c:	b10a      	cbz	r2, 8001712 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800170e:	4319      	orrs	r1, r3
 8001710:	e001      	b.n	8001716 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8001712:	ea23 0101 	bic.w	r1, r3, r1
 8001716:	8181      	strh	r1, [r0, #12]
 8001718:	4770      	bx	lr

0800171a <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800171a:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800171c:	8282      	strh	r2, [r0, #20]
 800171e:	4770      	bx	lr

08001720 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8001720:	43c9      	mvns	r1, r1
 8001722:	b289      	uxth	r1, r1
 8001724:	8201      	strh	r1, [r0, #16]
 8001726:	4770      	bx	lr

08001728 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001728:	43c9      	mvns	r1, r1
 800172a:	b289      	uxth	r1, r1
 800172c:	8201      	strh	r1, [r0, #16]
 800172e:	4770      	bx	lr

08001730 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8001730:	4b01      	ldr	r3, [pc, #4]	; (8001738 <SysTick_SetReload+0x8>)
 8001732:	6058      	str	r0, [r3, #4]
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000e010 	and	lr, r0, r0, lsl r0

0800173c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800173c:	2801      	cmp	r0, #1
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <SysTick_CounterCmd+0x24>)
 8001740:	d103      	bne.n	800174a <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	f042 0201 	orr.w	r2, r2, #1
 8001748:	e004      	b.n	8001754 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800174a:	3002      	adds	r0, #2
 800174c:	d104      	bne.n	8001758 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	f022 0201 	bic.w	r2, r2, #1
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000e010 	and	lr, r0, r0, lsl r0

08001764 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001766:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001768:	b110      	cbz	r0, 8001770 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800176a:	f042 0202 	orr.w	r2, r2, #2
 800176e:	e001      	b.n	8001774 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8001770:	f022 0202 	bic.w	r2, r2, #2
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	4770      	bx	lr
 8001778:	e000e010 	and	lr, r0, r0, lsl r0

0800177c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800177c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800177e:	4b22      	ldr	r3, [pc, #136]	; (8001808 <USART_DeInit+0x8c>)
 8001780:	4298      	cmp	r0, r3
 8001782:	d02c      	beq.n	80017de <USART_DeInit+0x62>
 8001784:	d808      	bhi.n	8001798 <USART_DeInit+0x1c>
 8001786:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800178a:	4298      	cmp	r0, r3
 800178c:	d017      	beq.n	80017be <USART_DeInit+0x42>
 800178e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001792:	4298      	cmp	r0, r3
 8001794:	d01b      	beq.n	80017ce <USART_DeInit+0x52>
 8001796:	bd08      	pop	{r3, pc}
 8001798:	4b1c      	ldr	r3, [pc, #112]	; (800180c <USART_DeInit+0x90>)
 800179a:	4298      	cmp	r0, r3
 800179c:	d027      	beq.n	80017ee <USART_DeInit+0x72>
 800179e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80017a2:	4298      	cmp	r0, r3
 80017a4:	d12f      	bne.n	8001806 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80017a6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017aa:	2101      	movs	r1, #1
 80017ac:	f7ff ff36 	bl	800161c <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80017b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017b4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017b8:	2100      	movs	r1, #0
 80017ba:	f7ff bf2f 	b.w	800161c <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80017be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017c2:	2101      	movs	r1, #1
 80017c4:	f7ff ff36 	bl	8001634 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80017c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017cc:	e016      	b.n	80017fc <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80017ce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017d2:	2101      	movs	r1, #1
 80017d4:	f7ff ff2e 	bl	8001634 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80017d8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017dc:	e00e      	b.n	80017fc <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80017de:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017e2:	2101      	movs	r1, #1
 80017e4:	f7ff ff26 	bl	8001634 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80017e8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017ec:	e006      	b.n	80017fc <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80017ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017f2:	2101      	movs	r1, #1
 80017f4:	f7ff ff1e 	bl	8001634 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80017f8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017fc:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80017fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001802:	f7ff bf17 	b.w	8001634 <RCC_APB1PeriphResetCmd>
 8001806:	bd08      	pop	{r3, pc}
 8001808:	40004c00 	andmi	r4, r0, r0, lsl #24
 800180c:	40005000 	andmi	r5, r0, r0

08001810 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001810:	b530      	push	{r4, r5, lr}
 8001812:	460d      	mov	r5, r1
 8001814:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001816:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001818:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800181a:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800181c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001820:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8001822:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001824:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001826:	8909      	ldrh	r1, [r1, #8]
 8001828:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800182a:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800182c:	430b      	orrs	r3, r1
 800182e:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001830:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001834:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001836:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800183a:	4313      	orrs	r3, r2
 800183c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800183e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001840:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001842:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001844:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800184a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800184c:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800184e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001850:	a801      	add	r0, sp, #4
 8001852:	f7ff fe89 	bl	8001568 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001856:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001858:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800185a:	490e      	ldr	r1, [pc, #56]	; (8001894 <USART_Init+0x84>)
 800185c:	428c      	cmp	r4, r1
 800185e:	bf18      	it	ne
 8001860:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001862:	2319      	movs	r3, #25
 8001864:	4353      	muls	r3, r2
 8001866:	682a      	ldr	r2, [r5, #0]
 8001868:	0092      	lsls	r2, r2, #2
 800186a:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 800186e:	2364      	movs	r3, #100	; 0x64
 8001870:	fbb2 f0f3 	udiv	r0, r2, r3
 8001874:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8001876:	0901      	lsrs	r1, r0, #4
 8001878:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800187c:	0112      	lsls	r2, r2, #4
 800187e:	3232      	adds	r2, #50	; 0x32
 8001880:	fbb2 f3f3 	udiv	r3, r2, r3
 8001884:	f003 030f 	and.w	r3, r3, #15
 8001888:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800188a:	b29b      	uxth	r3, r3
 800188c:	8123      	strh	r3, [r4, #8]
}
 800188e:	b007      	add	sp, #28
 8001890:	bd30      	pop	{r4, r5, pc}
 8001892:	bf00      	nop
 8001894:	40013800 	andmi	r3, r1, r0, lsl #16

08001898 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001898:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800189c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800189e:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018a0:	2300      	movs	r3, #0
 80018a2:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018a4:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018a6:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018a8:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018aa:	8183      	strh	r3, [r0, #12]
 80018ac:	4770      	bx	lr

080018ae <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018ae:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018b0:	b119      	cbz	r1, 80018ba <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018b8:	e003      	b.n	80018c2 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80018ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018be:	041b      	lsls	r3, r3, #16
 80018c0:	0c1b      	lsrs	r3, r3, #16
 80018c2:	8183      	strh	r3, [r0, #12]
 80018c4:	4770      	bx	lr

080018c6 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80018c6:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018c8:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018cc:	2301      	movs	r3, #1
 80018ce:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018d2:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018d4:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018d8:	d101      	bne.n	80018de <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80018da:	300c      	adds	r0, #12
 80018dc:	e003      	b.n	80018e6 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018de:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 80018e0:	bf0c      	ite	eq
 80018e2:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018e4:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 80018e6:	b112      	cbz	r2, 80018ee <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 80018e8:	6802      	ldr	r2, [r0, #0]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	e002      	b.n	80018f4 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80018ee:	6802      	ldr	r2, [r0, #0]
 80018f0:	ea22 0303 	bic.w	r3, r2, r3
 80018f4:	6003      	str	r3, [r0, #0]
 80018f6:	bd10      	pop	{r4, pc}

080018f8 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80018f8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80018fc:	8081      	strh	r1, [r0, #4]
 80018fe:	4770      	bx	lr

08001900 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8001900:	8880      	ldrh	r0, [r0, #4]
}
 8001902:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001906:	4770      	bx	lr

08001908 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001908:	8803      	ldrh	r3, [r0, #0]
 800190a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800190c:	bf14      	ite	ne
 800190e:	2001      	movne	r0, #1
 8001910:	2000      	moveq	r0, #0
 8001912:	4770      	bx	lr

08001914 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8001914:	43c9      	mvns	r1, r1
 8001916:	b289      	uxth	r1, r1
 8001918:	8001      	strh	r1, [r0, #0]
 800191a:	4770      	bx	lr

0800191c <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800191c:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 800191e:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001920:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001924:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001928:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800192a:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800192e:	d101      	bne.n	8001934 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001930:	8983      	ldrh	r3, [r0, #12]
 8001932:	e003      	b.n	800193c <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001934:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8001936:	bf0c      	ite	eq
 8001938:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800193a:	8a83      	ldrhne	r3, [r0, #20]
 800193c:	b29b      	uxth	r3, r3
 800193e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001940:	8802      	ldrh	r2, [r0, #0]
 8001942:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001944:	b13b      	cbz	r3, 8001956 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8001946:	0a09      	lsrs	r1, r1, #8
 8001948:	2301      	movs	r3, #1
 800194a:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800194c:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 800194e:	bf14      	ite	ne
 8001950:	2001      	movne	r0, #1
 8001952:	2000      	moveq	r0, #0
 8001954:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8001956:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001958:	bd10      	pop	{r4, pc}
	...

0800195c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800195c:	4668      	mov	r0, sp
 800195e:	f020 0107 	bic.w	r1, r0, #7
 8001962:	468d      	mov	sp, r1
 8001964:	b501      	push	{r0, lr}
 8001966:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <Reset_Handler+0x3c>)
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800196a:	490d      	ldr	r1, [pc, #52]	; (80019a0 <Reset_Handler+0x44>)
 800196c:	428b      	cmp	r3, r1
 800196e:	d204      	bcs.n	800197a <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8001970:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8001974:	f843 1b04 	str.w	r1, [r3], #4
 8001978:	e7f7      	b.n	800196a <Reset_Handler+0xe>
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800197c:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <Reset_Handler+0x4c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d203      	bcs.n	800198a <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8001982:	2200      	movs	r2, #0
 8001984:	f843 2b04 	str.w	r2, [r3], #4
 8001988:	e7f8      	b.n	800197c <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 800198a:	f7ff f843 	bl	8000a14 <main>
}
 800198e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8001992:	4685      	mov	sp, r0
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	08002830 	stmdaeq	r0, {r4, r5, fp, sp}
 800199c:	20000000 	andcs	r0, r0, r0
 80019a0:	200000e4 	andcs	r0, r0, r4, ror #1
 80019a4:	200000e4 	andcs	r0, r0, r4, ror #1
 80019a8:	20000720 	andcs	r0, r0, r0, lsr #14

080019ac <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <USB_Init+0x1c>)
 80019ae:	4a07      	ldr	r2, [pc, #28]	; (80019cc <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019b0:	4907      	ldr	r1, [pc, #28]	; (80019d0 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019b2:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 80019b4:	2202      	movs	r2, #2
 80019b6:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <USB_Init+0x28>)
 80019ba:	4a07      	ldr	r2, [pc, #28]	; (80019d8 <USB_Init+0x2c>)
 80019bc:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80019be:	4a07      	ldr	r2, [pc, #28]	; (80019dc <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 80019c0:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019c2:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 80019c4:	4718      	bx	r3
 80019c6:	bf00      	nop
 80019c8:	200006f4 	strdcs	r0, [r0], -r4
 80019cc:	20000714 	andcs	r0, r0, r4, lsl r7
 80019d0:	200000bc 	strhcs	r0, [r0], -ip
 80019d4:	2000005c 	andcs	r0, r0, ip, asr r0
 80019d8:	200006ec 	andcs	r0, r0, ip, ror #13
 80019dc:	20000710 	andcs	r0, r0, r0, lsl r7

080019e0 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 80019e0:	b510      	push	{r4, lr}
 80019e2:	4c06      	ldr	r4, [pc, #24]	; (80019fc <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80019e4:	b918      	cbnz	r0, 80019ee <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	2201      	movs	r2, #1
 80019ea:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 80019ec:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 80019ee:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <Standard_GetConfiguration+0x20>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 80019f6:	6820      	ldr	r0, [r4, #0]
 80019f8:	300a      	adds	r0, #10
}
 80019fa:	bd10      	pop	{r4, pc}
 80019fc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a00:	20000710 	andcs	r0, r0, r0, lsl r7

08001a04 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a04:	b510      	push	{r4, lr}
 8001a06:	4c06      	ldr	r4, [pc, #24]	; (8001a20 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a08:	b918      	cbnz	r0, 8001a12 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a0a:	6823      	ldr	r3, [r4, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a10:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a12:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <Standard_GetInterface+0x20>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a1a:	6820      	ldr	r0, [r4, #0]
 8001a1c:	300c      	adds	r0, #12
}
 8001a1e:	bd10      	pop	{r4, pc}
 8001a20:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a24:	20000710 	andcs	r0, r0, r0, lsl r7

08001a28 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a28:	b510      	push	{r4, lr}
 8001a2a:	4a20      	ldr	r2, [pc, #128]	; (8001aac <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001a2c:	b918      	cbnz	r0, 8001a36 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a2e:	6813      	ldr	r3, [r2, #0]
 8001a30:	2202      	movs	r2, #2
 8001a32:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a34:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a36:	481e      	ldr	r0, [pc, #120]	; (8001ab0 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a38:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a3e:	7821      	ldrb	r1, [r4, #0]
 8001a40:	4602      	mov	r2, r0
 8001a42:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a46:	d10d      	bne.n	8001a64 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a48:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a4a:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001a4c:	bf44      	itt	mi
 8001a4e:	2102      	movmi	r1, #2
 8001a50:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a52:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001a56:	7803      	ldrb	r3, [r0, #0]
 8001a58:	bf14      	ite	ne
 8001a5a:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a5e:	f023 0301 	biceq.w	r3, r3, #1
 8001a62:	e014      	b.n	8001a8e <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a64:	2901      	cmp	r1, #1
 8001a66:	d020      	beq.n	8001aaa <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a68:	2902      	cmp	r1, #2
 8001a6a:	d11d      	bne.n	8001aa8 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a6c:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a6e:	f001 030f 	and.w	r3, r1, #15
 8001a72:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a78:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a7c:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a80:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a82:	d006      	beq.n	8001a92 <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a84:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a88:	2b10      	cmp	r3, #16
 8001a8a:	d107      	bne.n	8001a9c <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	7013      	strb	r3, [r2, #0]
 8001a90:	e004      	b.n	8001a9c <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001a92:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a9a:	e7f6      	b.n	8001a8a <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <Standard_GetStatus+0x8c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001aa4:	4802      	ldr	r0, [pc, #8]	; (8001ab0 <Standard_GetStatus+0x88>)
 8001aa6:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001aa8:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001aaa:	bd10      	pop	{r4, pc}
 8001aac:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ab0:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001ab4:	20000710 	andcs	r0, r0, r0, lsl r7

08001ab8 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001abc:	4f23      	ldr	r7, [pc, #140]	; (8001b4c <DataStageIn+0x94>)
 8001abe:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001b60 <DataStageIn+0xa8>
 8001ac2:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001ac4:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001ac6:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001ac8:	b9bb      	cbnz	r3, 8001afa <DataStageIn+0x42>
 8001aca:	2e04      	cmp	r6, #4
 8001acc:	d115      	bne.n	8001afa <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001ace:	4820      	ldr	r0, [pc, #128]	; (8001b50 <DataStageIn+0x98>)
 8001ad0:	7802      	ldrb	r2, [r0, #0]
 8001ad2:	2a01      	cmp	r2, #1
 8001ad4:	d10c      	bne.n	8001af0 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001ad6:	4a1f      	ldr	r2, [pc, #124]	; (8001b54 <DataStageIn+0x9c>)
 8001ad8:	6811      	ldr	r1, [r2, #0]
 8001ada:	4a1f      	ldr	r2, [pc, #124]	; (8001b58 <DataStageIn+0xa0>)
 8001adc:	b289      	uxth	r1, r1
 8001ade:	440a      	add	r2, r1
 8001ae0:	0052      	lsls	r2, r2, #1
 8001ae2:	8013      	strh	r3, [r2, #0]
 8001ae4:	8053      	strh	r3, [r2, #2]
 8001ae6:	2230      	movs	r2, #48	; 0x30
 8001ae8:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001aec:	7003      	strb	r3, [r0, #0]
 8001aee:	e029      	b.n	8001b44 <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001af0:	2310      	movs	r3, #16
 8001af2:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001af6:	2607      	movs	r6, #7
 8001af8:	e024      	b.n	8001b44 <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001afa:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001afc:	42a3      	cmp	r3, r4
 8001afe:	bf94      	ite	ls
 8001b00:	2604      	movls	r6, #4
 8001b02:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b04:	429c      	cmp	r4, r3
 8001b06:	bf28      	it	cs
 8001b08:	461c      	movcs	r4, r3
 8001b0a:	69ab      	ldr	r3, [r5, #24]
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	4798      	blx	r3
 8001b10:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 fc6c 	bl	80023f0 <GetEPTxAddr>
 8001b18:	4622      	mov	r2, r4
 8001b1a:	4601      	mov	r1, r0
 8001b1c:	4648      	mov	r0, r9
 8001b1e:	f000 fb78 	bl	8002212 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b22:	2000      	movs	r0, #0
 8001b24:	4621      	mov	r1, r4
 8001b26:	f000 fc83 	bl	8002430 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b2a:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b2c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b30:	1b1b      	subs	r3, r3, r4
 8001b32:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b34:	8a6b      	ldrh	r3, [r5, #18]
 8001b36:	4423      	add	r3, r4
 8001b38:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001b3a:	2330      	movs	r3, #48	; 0x30
 8001b3c:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <DataStageIn+0xa4>)
 8001b42:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	721e      	strb	r6, [r3, #8]
 8001b48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b4c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b50:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b54:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b58:	20003002 	andcs	r3, r0, r2
 8001b5c:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001b60:	2000071e 	andcs	r0, r0, lr, lsl r7

08001b64 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b64:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b68:	490a      	ldr	r1, [pc, #40]	; (8001b94 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	7849      	ldrb	r1, [r1, #1]
 8001b6e:	78da      	ldrb	r2, [r3, #3]
 8001b70:	4291      	cmp	r1, r2
 8001b72:	d30a      	bcc.n	8001b8a <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b74:	7899      	ldrb	r1, [r3, #2]
 8001b76:	b941      	cbnz	r1, 8001b8a <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001b78:	889c      	ldrh	r4, [r3, #4]
 8001b7a:	b934      	cbnz	r4, 8001b8a <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001b7c:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001b7e:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <Standard_SetConfiguration+0x34>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	4798      	blx	r3
    return USB_SUCCESS;
 8001b86:	4620      	mov	r0, r4
 8001b88:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001b8a:	2002      	movs	r0, #2
  }
}
 8001b8c:	bd10      	pop	{r4, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b94:	200000e0 	andcs	r0, r0, r0, ror #1
 8001b98:	20000710 	andcs	r0, r0, r0, lsl r7

08001b9c <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001b9c:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <Standard_SetInterface+0x3c>)
 8001ba0:	4d0e      	ldr	r5, [pc, #56]	; (8001bdc <Standard_SetInterface+0x40>)
 8001ba2:	6812      	ldr	r2, [r2, #0]
 8001ba4:	682b      	ldr	r3, [r5, #0]
 8001ba6:	6992      	ldr	r2, [r2, #24]
 8001ba8:	7958      	ldrb	r0, [r3, #5]
 8001baa:	78d9      	ldrb	r1, [r3, #3]
 8001bac:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001bae:	682b      	ldr	r3, [r5, #0]
 8001bb0:	7a9a      	ldrb	r2, [r3, #10]
 8001bb2:	b17a      	cbz	r2, 8001bd4 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001bb4:	b970      	cbnz	r0, 8001bd4 <Standard_SetInterface+0x38>
 8001bb6:	791a      	ldrb	r2, [r3, #4]
 8001bb8:	b962      	cbnz	r2, 8001bd4 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001bba:	789c      	ldrb	r4, [r3, #2]
 8001bbc:	b954      	cbnz	r4, 8001bd4 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001bbe:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <Standard_SetInterface+0x44>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bc6:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bc8:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bca:	795a      	ldrb	r2, [r3, #5]
 8001bcc:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bce:	78da      	ldrb	r2, [r3, #3]
 8001bd0:	731a      	strb	r2, [r3, #12]
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001bd4:	2002      	movs	r0, #2
}
 8001bd6:	bd38      	pop	{r3, r4, r5, pc}
 8001bd8:	200006ec 	andcs	r0, r0, ip, ror #13
 8001bdc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001be0:	20000710 	andcs	r0, r0, r0, lsl r7

08001be4 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001be4:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <Standard_ClearFeature+0xc8>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001bec:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001bf0:	d104      	bne.n	8001bfc <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001bf2:	7a5a      	ldrb	r2, [r3, #9]
 8001bf4:	f022 0220 	bic.w	r2, r2, #32
 8001bf8:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001bfa:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001bfc:	2802      	cmp	r0, #2
 8001bfe:	d153      	bne.n	8001ca8 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c00:	885a      	ldrh	r2, [r3, #2]
 8001c02:	2a00      	cmp	r2, #0
 8001c04:	d151      	bne.n	8001caa <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c06:	791a      	ldrb	r2, [r3, #4]
 8001c08:	2a00      	cmp	r2, #0
 8001c0a:	d14e      	bne.n	8001caa <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c0c:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c0e:	4d28      	ldr	r5, [pc, #160]	; (8001cb0 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001c10:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001c14:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c16:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001c1a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001c1e:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c20:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c22:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c26:	bf14      	ite	ne
 8001c28:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c2c:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c30:	42a8      	cmp	r0, r5
 8001c32:	d239      	bcs.n	8001ca8 <Standard_ClearFeature+0xc4>
 8001c34:	2a00      	cmp	r2, #0
 8001c36:	d037      	beq.n	8001ca8 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001c38:	7a9b      	ldrb	r3, [r3, #10]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d034      	beq.n	8001ca8 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c3e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c42:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c46:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c48:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c4a:	d50c      	bpl.n	8001c66 <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c50:	2b10      	cmp	r3, #16
 8001c52:	d123      	bne.n	8001c9c <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c54:	b2c4      	uxtb	r4, r0
 8001c56:	4620      	mov	r0, r4
 8001c58:	f000 fb97 	bl	800238a <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	2130      	movs	r1, #48	; 0x30
 8001c60:	f000 fb18 	bl	8002294 <SetEPTxStatus>
 8001c64:	e01a      	b.n	8001c9c <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c66:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c6e:	d115      	bne.n	8001c9c <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001c70:	b928      	cbnz	r0, 8001c7e <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <Standard_ClearFeature+0xd0>)
 8001c74:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001c78:	f000 fbe8 	bl	800244c <SetEPRxCount>
 8001c7c:	e001      	b.n	8001c82 <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001c7e:	f000 fb71 	bl	8002364 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001c82:	6823      	ldr	r3, [r4, #0]
 8001c84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001c92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c9a:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <Standard_ClearFeature+0xd4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	4798      	blx	r3
    return USB_SUCCESS;
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001ca8:	2002      	movs	r0, #2
}
 8001caa:	bd38      	pop	{r3, r4, r5, pc}
 8001cac:	20000714 	andcs	r0, r0, r4, lsl r7
 8001cb0:	200000e0 	andcs	r0, r0, r0, ror #1
 8001cb4:	2000005c 	andcs	r0, r0, ip, asr r0
 8001cb8:	20000710 	andcs	r0, r0, r0, lsl r7

08001cbc <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001cbc:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	; (8001d3c <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cc0:	4d1f      	ldr	r5, [pc, #124]	; (8001d40 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cc2:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cc4:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cc6:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001cc8:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001ccc:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cce:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001cd2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001cd6:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001cd8:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cdc:	bf14      	ite	ne
 8001cde:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001ce2:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001ce6:	42ac      	cmp	r4, r5
 8001ce8:	d225      	bcs.n	8001d36 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001cea:	8844      	ldrh	r4, [r0, #2]
 8001cec:	bb1c      	cbnz	r4, 8001d36 <Standard_SetEndPointFeature+0x7a>
 8001cee:	b312      	cbz	r2, 8001d36 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001cf0:	7a82      	ldrb	r2, [r0, #10]
 8001cf2:	b302      	cbz	r2, 8001d36 <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cf4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001cf8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001cfc:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001cfe:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d00:	bf4b      	itete	mi
 8001d02:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d06:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d0a:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d0e:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d12:	bf4b      	itete	mi
 8001d14:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d16:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d18:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d1c:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001d20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d28:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <Standard_SetEndPointFeature+0x88>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4798      	blx	r3
  return USB_SUCCESS;
 8001d32:	2000      	movs	r0, #0
 8001d34:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d36:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d38:	bd38      	pop	{r3, r4, r5, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d40:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d44:	20000710 	andcs	r0, r0, r0, lsl r7

08001d48 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d48:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d4a:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <Standard_SetDeviceFeature+0x1c>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	7a53      	ldrb	r3, [r2, #9]
 8001d50:	f043 0320 	orr.w	r3, r3, #32
 8001d54:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <Standard_SetDeviceFeature+0x20>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001d5e:	2000      	movs	r0, #0
 8001d60:	bd08      	pop	{r3, pc}
 8001d62:	bf00      	nop
 8001d64:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d68:	20000710 	andcs	r0, r0, r0, lsl r7

08001d6c <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001d6e:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d70:	681c      	ldr	r4, [r3, #0]
 8001d72:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001d74:	b918      	cbnz	r0, 8001d7e <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d76:	888b      	ldrh	r3, [r1, #4]
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	8223      	strh	r3, [r4, #16]
    return 0;
 8001d7c:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001d7e:	6808      	ldr	r0, [r1, #0]
 8001d80:	4410      	add	r0, r2
}
 8001d82:	bd10      	pop	{r4, pc}
 8001d84:	20000714 	andcs	r0, r0, r4, lsl r7

08001d88 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001d88:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001d8a:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <Post0_Process+0x34>)
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001d92:	f000 fb5b 	bl	800244c <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001d96:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <Post0_Process+0x38>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	7a18      	ldrb	r0, [r3, #8]
 8001d9c:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001d9e:	bf01      	itttt	eq
 8001da0:	4b08      	ldreq	r3, [pc, #32]	; (8001dc4 <Post0_Process+0x3c>)
 8001da2:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001da6:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001da8:	4b07      	ldreq	r3, [pc, #28]	; (8001dc8 <Post0_Process+0x40>)
 8001daa:	bf04      	itt	eq
 8001dac:	2210      	moveq	r2, #16
 8001dae:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001db0:	f1a0 0309 	sub.w	r3, r0, #9
 8001db4:	4258      	negs	r0, r3
 8001db6:	4158      	adcs	r0, r3
 8001db8:	bd08      	pop	{r3, pc}
 8001dba:	bf00      	nop
 8001dbc:	2000005c 	andcs	r0, r0, ip, asr r0
 8001dc0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dc4:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001dc8:	2000071e 	andcs	r0, r0, lr, lsl r7

08001dcc <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001dce:	4e96      	ldr	r6, [pc, #600]	; (8002028 <Setup0_Process+0x25c>)
 8001dd0:	4b96      	ldr	r3, [pc, #600]	; (800202c <Setup0_Process+0x260>)
 8001dd2:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001dd4:	4d96      	ldr	r5, [pc, #600]	; (8002030 <Setup0_Process+0x264>)
 8001dd6:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001dd8:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001dda:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001de0:	7a3b      	ldrb	r3, [r7, #8]
 8001de2:	2b09      	cmp	r3, #9
 8001de4:	d015      	beq.n	8001e12 <Setup0_Process+0x46>
 8001de6:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001de8:	0064      	lsls	r4, r4, #1
 8001dea:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001dee:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001df2:	7823      	ldrb	r3, [r4, #0]
 8001df4:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001df6:	7863      	ldrb	r3, [r4, #1]
 8001df8:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001dfa:	88a0      	ldrh	r0, [r4, #4]
 8001dfc:	f000 fb56 	bl	80024ac <ByteSwap>
 8001e00:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e02:	8920      	ldrh	r0, [r4, #8]
 8001e04:	682f      	ldr	r7, [r5, #0]
 8001e06:	f000 fb51 	bl	80024ac <ByteSwap>
 8001e0a:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001e0c:	89a2      	ldrh	r2, [r4, #12]
 8001e0e:	682b      	ldr	r3, [r5, #0]
 8001e10:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001e12:	682b      	ldr	r3, [r5, #0]
 8001e14:	2201      	movs	r2, #1
 8001e16:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001e18:	88da      	ldrh	r2, [r3, #6]
 8001e1a:	785c      	ldrb	r4, [r3, #1]
 8001e1c:	2a00      	cmp	r2, #0
 8001e1e:	d162      	bne.n	8001ee6 <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e20:	781a      	ldrb	r2, [r3, #0]
 8001e22:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001e26:	d13a      	bne.n	8001e9e <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001e28:	2c09      	cmp	r4, #9
 8001e2a:	d102      	bne.n	8001e32 <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001e2c:	f7ff fe9a 	bl	8001b64 <Standard_SetConfiguration>
 8001e30:	e044      	b.n	8001ebc <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e32:	2c05      	cmp	r4, #5
 8001e34:	d10f      	bne.n	8001e56 <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e36:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001e3a:	2a00      	cmp	r2, #0
 8001e3c:	da01      	bge.n	8001e42 <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001e3e:	2308      	movs	r3, #8
 8001e40:	e04e      	b.n	8001ee0 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e42:	789a      	ldrb	r2, [r3, #2]
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d1fa      	bne.n	8001e3e <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001e48:	889a      	ldrh	r2, [r3, #4]
 8001e4a:	2a00      	cmp	r2, #0
 8001e4c:	d1f7      	bne.n	8001e3e <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001e4e:	7a9b      	ldrb	r3, [r3, #10]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d037      	beq.n	8001ec4 <Setup0_Process+0xf8>
 8001e54:	e7f3      	b.n	8001e3e <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001e56:	2c03      	cmp	r4, #3
 8001e58:	d113      	bne.n	8001e82 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001e5a:	78da      	ldrb	r2, [r3, #3]
 8001e5c:	2a01      	cmp	r2, #1
 8001e5e:	d007      	beq.n	8001e70 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001e60:	4b74      	ldr	r3, [pc, #464]	; (8002034 <Setup0_Process+0x268>)
 8001e62:	4620      	mov	r0, r4
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001e6a:	2803      	cmp	r0, #3
 8001e6c:	d128      	bne.n	8001ec0 <Setup0_Process+0xf4>
 8001e6e:	e036      	b.n	8001ede <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001e70:	889a      	ldrh	r2, [r3, #4]
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d1f4      	bne.n	8001e60 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001e76:	7a5b      	ldrb	r3, [r3, #9]
 8001e78:	0698      	lsls	r0, r3, #26
 8001e7a:	d5f1      	bpl.n	8001e60 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001e7c:	f7ff ff64 	bl	8001d48 <Standard_SetDeviceFeature>
 8001e80:	e01c      	b.n	8001ebc <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001e82:	2c01      	cmp	r4, #1
 8001e84:	d1ec      	bne.n	8001e60 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001e86:	78da      	ldrb	r2, [r3, #3]
 8001e88:	2a01      	cmp	r2, #1
 8001e8a:	d1e9      	bne.n	8001e60 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001e8c:	889a      	ldrh	r2, [r3, #4]
 8001e8e:	2a00      	cmp	r2, #0
 8001e90:	d1e6      	bne.n	8001e60 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001e92:	7a5b      	ldrb	r3, [r3, #9]
 8001e94:	0699      	lsls	r1, r3, #26
 8001e96:	d5e3      	bpl.n	8001e60 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001e98:	f7ff fea4 	bl	8001be4 <Standard_ClearFeature>
 8001e9c:	e00e      	b.n	8001ebc <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001e9e:	2a01      	cmp	r2, #1
 8001ea0:	d104      	bne.n	8001eac <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001ea2:	2c0b      	cmp	r4, #11
 8001ea4:	d1dc      	bne.n	8001e60 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001ea6:	f7ff fe79 	bl	8001b9c <Standard_SetInterface>
 8001eaa:	e007      	b.n	8001ebc <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001eac:	2a02      	cmp	r2, #2
 8001eae:	d1d7      	bne.n	8001e60 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001eb0:	2c01      	cmp	r4, #1
 8001eb2:	d0f1      	beq.n	8001e98 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001eb4:	2c03      	cmp	r4, #3
 8001eb6:	d1d3      	bne.n	8001e60 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001eb8:	f7ff ff00 	bl	8001cbc <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001ebc:	b110      	cbz	r0, 8001ec4 <Setup0_Process+0xf8>
 8001ebe:	e7cf      	b.n	8001e60 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001ec0:	2800      	cmp	r0, #0
 8001ec2:	d1bc      	bne.n	8001e3e <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001ec4:	6832      	ldr	r2, [r6, #0]
 8001ec6:	4b5c      	ldr	r3, [pc, #368]	; (8002038 <Setup0_Process+0x26c>)
 8001ec8:	b292      	uxth	r2, r2
 8001eca:	4413      	add	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	2200      	movs	r2, #0
 8001ed0:	801a      	strh	r2, [r3, #0]
 8001ed2:	805a      	strh	r2, [r3, #2]
 8001ed4:	4b59      	ldr	r3, [pc, #356]	; (800203c <Setup0_Process+0x270>)
 8001ed6:	2230      	movs	r2, #48	; 0x30
 8001ed8:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001eda:	2306      	movs	r3, #6
 8001edc:	e000      	b.n	8001ee0 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001ede:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001ee0:	682a      	ldr	r2, [r5, #0]
 8001ee2:	7213      	strb	r3, [r2, #8]
 8001ee4:	e0cc      	b.n	8002080 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001ee6:	2c06      	cmp	r4, #6
 8001ee8:	d113      	bne.n	8001f12 <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001eea:	781a      	ldrb	r2, [r3, #0]
 8001eec:	0652      	lsls	r2, r2, #25
 8001eee:	d175      	bne.n	8001fdc <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001ef0:	789a      	ldrb	r2, [r3, #2]
 8001ef2:	4b50      	ldr	r3, [pc, #320]	; (8002034 <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001ef4:	2a01      	cmp	r2, #1
 8001ef6:	d102      	bne.n	8001efe <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	e065      	b.n	8001fca <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001efe:	2a02      	cmp	r2, #2
 8001f00:	d102      	bne.n	8001f08 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	e060      	b.n	8001fca <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f08:	2a03      	cmp	r2, #3
 8001f0a:	d167      	bne.n	8001fdc <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	e05b      	b.n	8001fca <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001f12:	2c00      	cmp	r4, #0
 8001f14:	d13a      	bne.n	8001f8c <Setup0_Process+0x1c0>
 8001f16:	8859      	ldrh	r1, [r3, #2]
 8001f18:	2900      	cmp	r1, #0
 8001f1a:	d15f      	bne.n	8001fdc <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f22:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001f26:	d159      	bne.n	8001fdc <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001f2e:	d104      	bne.n	8001f3a <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f30:	889b      	ldrh	r3, [r3, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 80a8 	beq.w	8002088 <Setup0_Process+0x2bc>
 8001f38:	e050      	b.n	8001fdc <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f3a:	2a01      	cmp	r2, #1
 8001f3c:	d10a      	bne.n	8001f54 <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001f3e:	4a3d      	ldr	r2, [pc, #244]	; (8002034 <Setup0_Process+0x268>)
 8001f40:	7958      	ldrb	r0, [r3, #5]
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	6992      	ldr	r2, [r2, #24]
 8001f46:	4790      	blx	r2
 8001f48:	2800      	cmp	r0, #0
 8001f4a:	d147      	bne.n	8001fdc <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001f4c:	4b38      	ldr	r3, [pc, #224]	; (8002030 <Setup0_Process+0x264>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	7a9b      	ldrb	r3, [r3, #10]
 8001f52:	e018      	b.n	8001f86 <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f54:	2a02      	cmp	r2, #2
 8001f56:	d141      	bne.n	8001fdc <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f58:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f5a:	4839      	ldr	r0, [pc, #228]	; (8002040 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f5c:	f002 010f 	and.w	r1, r2, #15
 8001f60:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f66:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001f6a:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f6c:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001f6e:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f72:	bf14      	ite	ne
 8001f74:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001f78:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f7c:	4281      	cmp	r1, r0
 8001f7e:	d22d      	bcs.n	8001fdc <Setup0_Process+0x210>
 8001f80:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001f84:	d12a      	bne.n	8001fdc <Setup0_Process+0x210>
          && (Status != 0))
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d17e      	bne.n	8002088 <Setup0_Process+0x2bc>
 8001f8a:	e027      	b.n	8001fdc <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001f8c:	2c08      	cmp	r4, #8
 8001f8e:	d103      	bne.n	8001f98 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	065b      	lsls	r3, r3, #25
 8001f94:	d07a      	beq.n	800208c <Setup0_Process+0x2c0>
 8001f96:	e021      	b.n	8001fdc <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001f98:	2c0a      	cmp	r4, #10
 8001f9a:	d11f      	bne.n	8001fdc <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fa2:	2a01      	cmp	r2, #1
 8001fa4:	d11a      	bne.n	8001fdc <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8001fa6:	7a9a      	ldrb	r2, [r3, #10]
 8001fa8:	b1c2      	cbz	r2, 8001fdc <Setup0_Process+0x210>
 8001faa:	8859      	ldrh	r1, [r3, #2]
 8001fac:	b9b1      	cbnz	r1, 8001fdc <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001fb4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001fb8:	d110      	bne.n	8001fdc <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8001fba:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <Setup0_Process+0x268>)
 8001fbc:	7958      	ldrb	r0, [r3, #5]
 8001fbe:	6812      	ldr	r2, [r2, #0]
 8001fc0:	6992      	ldr	r2, [r2, #24]
 8001fc2:	4790      	blx	r2
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d063      	beq.n	8002090 <Setup0_Process+0x2c4>
 8001fc8:	e008      	b.n	8001fdc <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8001fca:	b13b      	cbz	r3, 8001fdc <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001fcc:	682a      	ldr	r2, [r5, #0]
 8001fce:	2400      	movs	r4, #0
 8001fd0:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8001fd2:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	4798      	blx	r3
    Result = USB_SUCCESS;
 8001fd8:	4620      	mov	r0, r4
 8001fda:	e00a      	b.n	8001ff2 <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <Setup0_Process+0x268>)
 8001fde:	682a      	ldr	r2, [r5, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	7850      	ldrb	r0, [r2, #1]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001fe8:	2803      	cmp	r0, #3
 8001fea:	d102      	bne.n	8001ff2 <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8001fec:	4b10      	ldr	r3, [pc, #64]	; (8002030 <Setup0_Process+0x264>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	e005      	b.n	8001ffe <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8001ff2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001ff6:	682b      	ldr	r3, [r5, #0]
 8001ff8:	8a1a      	ldrh	r2, [r3, #16]
 8001ffa:	428a      	cmp	r2, r1
 8001ffc:	d101      	bne.n	8002002 <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8001ffe:	2209      	movs	r2, #9
 8002000:	e003      	b.n	800200a <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8002002:	2802      	cmp	r0, #2
 8002004:	d000      	beq.n	8002008 <Setup0_Process+0x23c>
 8002006:	b912      	cbnz	r2, 800200e <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8002008:	2208      	movs	r2, #8
 800200a:	721a      	strb	r2, [r3, #8]
 800200c:	e038      	b.n	8002080 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 800200e:	f993 1000 	ldrsb.w	r1, [r3]
 8002012:	2900      	cmp	r1, #0
 8002014:	da2e      	bge.n	8002074 <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 8002016:	88d9      	ldrh	r1, [r3, #6]
 8002018:	4c06      	ldr	r4, [pc, #24]	; (8002034 <Setup0_Process+0x268>)
 800201a:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 800201c:	9801      	ldr	r0, [sp, #4]
 800201e:	4282      	cmp	r2, r0
 8002020:	d910      	bls.n	8002044 <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8002022:	9a01      	ldr	r2, [sp, #4]
 8002024:	821a      	strh	r2, [r3, #16]
 8002026:	e01e      	b.n	8002066 <Setup0_Process+0x29a>
 8002028:	40005c50 	andmi	r5, r0, r0, asr ip
 800202c:	20003004 	andcs	r3, r0, r4
 8002030:	20000714 	andcs	r0, r0, r4, lsl r7
 8002034:	200006ec 	andcs	r0, r0, ip, ror #13
 8002038:	20003002 	andcs	r3, r0, r2
 800203c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002040:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8002044:	428a      	cmp	r2, r1
 8002046:	d20e      	bcs.n	8002066 <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002048:	6821      	ldr	r1, [r4, #0]
 800204a:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 800204e:	4282      	cmp	r2, r0
 8002050:	d201      	bcs.n	8002056 <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 8002052:	2100      	movs	r1, #0
 8002054:	e005      	b.n	8002062 <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8002056:	fb92 f1f0 	sdiv	r1, r2, r0
 800205a:	fb00 2211 	mls	r2, r0, r1, r2
 800205e:	b912      	cbnz	r2, 8002066 <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8002060:	2101      	movs	r1, #1
 8002062:	4a0c      	ldr	r2, [pc, #48]	; (8002094 <Setup0_Process+0x2c8>)
 8002064:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8002066:	6822      	ldr	r2, [r4, #0]
 8002068:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800206c:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 800206e:	f7ff fd23 	bl	8001ab8 <DataStageIn>
 8002072:	e005      	b.n	8002080 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8002074:	2203      	movs	r2, #3
 8002076:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <Setup0_Process+0x2cc>)
 800207a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800207e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8002080:	f7ff fe82 	bl	8001d88 <Post0_Process>
}
 8002084:	b003      	add	sp, #12
 8002086:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <Setup0_Process+0x2d0>)
 800208a:	e79f      	b.n	8001fcc <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 800208c:	4b04      	ldr	r3, [pc, #16]	; (80020a0 <Setup0_Process+0x2d4>)
 800208e:	e79d      	b.n	8001fcc <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 8002090:	4b04      	ldr	r3, [pc, #16]	; (80020a4 <Setup0_Process+0x2d8>)
 8002092:	e79b      	b.n	8001fcc <Setup0_Process+0x200>
 8002094:	20000130 	andcs	r0, r0, r0, lsr r1
 8002098:	2000071c 	andcs	r0, r0, ip, lsl r7
 800209c:	08001a29 	stmdaeq	r0, {r0, r3, r5, r9, fp, ip}
 80020a0:	080019e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, fp, ip}
 80020a4:	08001a05 	stmdaeq	r0, {r0, r2, r9, fp, ip}

080020a8 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 80020a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 80020aa:	4d2c      	ldr	r5, [pc, #176]	; (800215c <Out0_Process+0xb4>)
 80020ac:	682c      	ldr	r4, [r5, #0]
 80020ae:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d04c      	beq.n	800214e <Out0_Process+0xa6>
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d04a      	beq.n	800214e <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d001      	beq.n	80020c0 <Out0_Process+0x18>
 80020bc:	2b05      	cmp	r3, #5
 80020be:	d140      	bne.n	8002142 <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80020c0:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80020c2:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80020c4:	b1a9      	cbz	r1, 80020f2 <Out0_Process+0x4a>
 80020c6:	b1a3      	cbz	r3, 80020f2 <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 80020c8:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020ca:	429e      	cmp	r6, r3
 80020cc:	bf28      	it	cs
 80020ce:	461e      	movcs	r6, r3
 80020d0:	4630      	mov	r0, r6
 80020d2:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 80020d4:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020d6:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 80020d8:	1b9b      	subs	r3, r3, r6
 80020da:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80020dc:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020de:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80020e0:	4433      	add	r3, r6
 80020e2:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020e4:	f000 f994 	bl	8002410 <GetEPRxAddr>
 80020e8:	4632      	mov	r2, r6
 80020ea:	4601      	mov	r1, r0
 80020ec:	4638      	mov	r0, r7
 80020ee:	f000 f8a8 	bl	8002242 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 80020f2:	8a23      	ldrh	r3, [r4, #16]
 80020f4:	b153      	cbz	r3, 800210c <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80020f6:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 80020f8:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80020fa:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 80020fe:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002100:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8002102:	f000 f995 	bl	8002430 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8002106:	4b17      	ldr	r3, [pc, #92]	; (8002164 <Out0_Process+0xbc>)
 8002108:	2230      	movs	r2, #48	; 0x30
 800210a:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800210c:	8aa3      	ldrh	r3, [r4, #20]
 800210e:	8a22      	ldrh	r2, [r4, #16]
 8002110:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 8002112:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002114:	d801      	bhi.n	800211a <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 8002116:	2203      	movs	r2, #3
 8002118:	e001      	b.n	800211e <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 800211a:	b112      	cbz	r2, 8002122 <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 800211c:	2205      	movs	r2, #5
 800211e:	721a      	strb	r2, [r3, #8]
 8002120:	e00c      	b.n	800213c <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8002122:	2106      	movs	r1, #6
 8002124:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 8002126:	4b10      	ldr	r3, [pc, #64]	; (8002168 <Out0_Process+0xc0>)
 8002128:	6819      	ldr	r1, [r3, #0]
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <Out0_Process+0xc4>)
 800212c:	b289      	uxth	r1, r1
 800212e:	440b      	add	r3, r1
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	801a      	strh	r2, [r3, #0]
 8002134:	805a      	strh	r2, [r3, #2]
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <Out0_Process+0xbc>)
 8002138:	2230      	movs	r2, #48	; 0x30
 800213a:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800213c:	682b      	ldr	r3, [r5, #0]
 800213e:	7a1b      	ldrb	r3, [r3, #8]
 8002140:	e006      	b.n	8002150 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8002142:	2b07      	cmp	r3, #7
 8002144:	d103      	bne.n	800214e <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 8002146:	4b0a      	ldr	r3, [pc, #40]	; (8002170 <Out0_Process+0xc8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 800214e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8002150:	682a      	ldr	r2, [r5, #0]
 8002152:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8002154:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002158:	f7ff be16 	b.w	8001d88 <Post0_Process>
 800215c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002160:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002164:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002168:	40005c50 	andmi	r5, r0, r0, asr ip
 800216c:	20003002 	andcs	r3, r0, r2
 8002170:	200006ec 	andcs	r0, r0, ip, ror #13

08002174 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8002174:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 8002176:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002178:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800217a:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800217c:	42aa      	cmp	r2, r5
 800217e:	d210      	bcs.n	80021a2 <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 8002180:	f640 710f 	movw	r1, #3855	; 0xf0f
 8002184:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 8002188:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	681e      	ldr	r6, [r3, #0]
 8002190:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 8002194:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002198:	4031      	ands	r1, r6
 800219a:	4321      	orrs	r1, r4
 800219c:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800219e:	3201      	adds	r2, #1
 80021a0:	e7ec      	b.n	800217c <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021a2:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <SetDeviceAddress+0x3c>)
 80021a4:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021a8:	6018      	str	r0, [r3, #0]
 80021aa:	bd70      	pop	{r4, r5, r6, pc}
 80021ac:	200000e0 	andcs	r0, r0, r0, ror #1
 80021b0:	40005c4c 	andmi	r5, r0, ip, asr #24

080021b4 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 80021b4:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80021b6:	4c13      	ldr	r4, [pc, #76]	; (8002204 <In0_Process+0x50>)
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80021bc:	2a02      	cmp	r2, #2
 80021be:	d001      	beq.n	80021c4 <In0_Process+0x10>
 80021c0:	2a04      	cmp	r2, #4
 80021c2:	d104      	bne.n	80021ce <In0_Process+0x1a>
  {
    DataStageIn();
 80021c4:	f7ff fc78 	bl	8001ab8 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80021c8:	6823      	ldr	r3, [r4, #0]
 80021ca:	7a1b      	ldrb	r3, [r3, #8]
 80021cc:	e013      	b.n	80021f6 <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 80021ce:	2a06      	cmp	r2, #6
 80021d0:	d110      	bne.n	80021f4 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021d2:	785a      	ldrb	r2, [r3, #1]
 80021d4:	2a05      	cmp	r2, #5
 80021d6:	d109      	bne.n	80021ec <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 80021d8:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021da:	0652      	lsls	r2, r2, #25
 80021dc:	d106      	bne.n	80021ec <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80021de:	78d8      	ldrb	r0, [r3, #3]
 80021e0:	f7ff ffc8 	bl	8002174 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80021e4:	4b08      	ldr	r3, [pc, #32]	; (8002208 <In0_Process+0x54>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 80021ec:	4b07      	ldr	r3, [pc, #28]	; (800220c <In0_Process+0x58>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 80021f4:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 80021f6:	6822      	ldr	r2, [r4, #0]
 80021f8:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80021fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80021fe:	f7ff bdc3 	b.w	8001d88 <Post0_Process>
 8002202:	bf00      	nop
 8002204:	20000714 	andcs	r0, r0, r4, lsl r7
 8002208:	20000710 	andcs	r0, r0, r0, lsl r7
 800220c:	200006ec 	andcs	r0, r0, ip, ror #13

08002210 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002210:	4770      	bx	lr

08002212 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8002212:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002214:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002218:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800221a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 800221e:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002220:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8002222:	2300      	movs	r3, #0
 8002224:	4293      	cmp	r3, r2
 8002226:	f100 0002 	add.w	r0, r0, #2
 800222a:	d009      	beq.n	8002240 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800222c:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002230:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002234:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8002238:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 800223c:	3301      	adds	r3, #1
 800223e:	e7f1      	b.n	8002224 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002240:	bd30      	pop	{r4, r5, pc}

08002242 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8002242:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002244:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002248:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800224a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 800224e:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002250:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8002252:	2300      	movs	r3, #0
 8002254:	4293      	cmp	r3, r2
 8002256:	d005      	beq.n	8002264 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 8002258:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 800225c:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 8002260:	3301      	adds	r3, #1
 8002262:	e7f7      	b.n	8002254 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 8002264:	bd10      	pop	{r4, pc}
	...

08002268 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8002268:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800226c:	4a01      	ldr	r2, [pc, #4]	; (8002274 <SetBTABLE+0xc>)
 800226e:	4003      	ands	r3, r0
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4770      	bx	lr
 8002274:	40005c50 	andmi	r5, r0, r0, asr ip

08002278 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8002278:	0080      	lsls	r0, r0, #2
 800227a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800227e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002282:	6803      	ldr	r3, [r0, #0]
 8002284:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800228c:	4319      	orrs	r1, r3
 800228e:	b289      	uxth	r1, r1
 8002290:	6001      	str	r1, [r0, #0]
 8002292:	4770      	bx	lr

08002294 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8002294:	0080      	lsls	r0, r0, #2
 8002296:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800229a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800229e:	6803      	ldr	r3, [r0, #0]
 80022a0:	06ca      	lsls	r2, r1, #27
 80022a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	bf48      	it	mi
 80022ae:	f083 0310 	eormi.w	r3, r3, #16
 80022b2:	068a      	lsls	r2, r1, #26
 80022b4:	bf48      	it	mi
 80022b6:	f083 0320 	eormi.w	r3, r3, #32
 80022ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c2:	6003      	str	r3, [r0, #0]
 80022c4:	4770      	bx	lr

080022c6 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80022c6:	0080      	lsls	r0, r0, #2
 80022c8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022cc:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022d0:	6803      	ldr	r3, [r0, #0]
 80022d2:	04ca      	lsls	r2, r1, #19
 80022d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022dc:	b29b      	uxth	r3, r3
 80022de:	bf48      	it	mi
 80022e0:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80022e4:	048a      	lsls	r2, r1, #18
 80022e6:	bf48      	it	mi
 80022e8:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80022ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022f4:	6003      	str	r3, [r0, #0]
 80022f6:	4770      	bx	lr

080022f8 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 80022f8:	0080      	lsls	r0, r0, #2
 80022fa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022fe:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002302:	6803      	ldr	r3, [r0, #0]
 8002304:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002308:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800230c:	b29b      	uxth	r3, r3
 800230e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002312:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002316:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800231a:	6003      	str	r3, [r0, #0]
 800231c:	4770      	bx	lr

0800231e <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800231e:	0080      	lsls	r0, r0, #2
 8002320:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002324:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002328:	6803      	ldr	r3, [r0, #0]
 800232a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800232e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002332:	b29b      	uxth	r3, r3
 8002334:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800233c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002340:	6003      	str	r3, [r0, #0]
 8002342:	4770      	bx	lr

08002344 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002344:	0080      	lsls	r0, r0, #2
 8002346:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800234a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800234e:	6803      	ldr	r3, [r0, #0]
 8002350:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002354:	051b      	lsls	r3, r3, #20
 8002356:	0d1b      	lsrs	r3, r3, #20
 8002358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800235c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002360:	6003      	str	r3, [r0, #0]
 8002362:	4770      	bx	lr

08002364 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8002364:	0080      	lsls	r0, r0, #2
 8002366:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800236a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800236e:	6803      	ldr	r3, [r0, #0]
 8002370:	045b      	lsls	r3, r3, #17
 8002372:	bf41      	itttt	mi
 8002374:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 8002378:	6802      	ldrmi	r2, [r0, #0]
 800237a:	4013      	andmi	r3, r2
 800237c:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 8002380:	bf44      	itt	mi
 8002382:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 8002386:	6003      	strmi	r3, [r0, #0]
 8002388:	4770      	bx	lr

0800238a <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800238a:	0080      	lsls	r0, r0, #2
 800238c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002390:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002394:	6803      	ldr	r3, [r0, #0]
 8002396:	065b      	lsls	r3, r3, #25
 8002398:	bf41      	itttt	mi
 800239a:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 800239e:	6802      	ldrmi	r2, [r0, #0]
 80023a0:	4013      	andmi	r3, r2
 80023a2:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 80023a6:	bf44      	itt	mi
 80023a8:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 80023ac:	6003      	strmi	r3, [r0, #0]
 80023ae:	4770      	bx	lr

080023b0 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023b0:	4b06      	ldr	r3, [pc, #24]	; (80023cc <SetEPTxAddr+0x1c>)
 80023b2:	0849      	lsrs	r1, r1, #1
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	0049      	lsls	r1, r1, #1
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023be:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80023c2:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80023c6:	0040      	lsls	r0, r0, #1
 80023c8:	6001      	str	r1, [r0, #0]
 80023ca:	4770      	bx	lr
 80023cc:	40005c50 	andmi	r5, r0, r0, asr ip

080023d0 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <SetEPRxAddr+0x18>)
 80023d2:	0849      	lsrs	r1, r1, #1
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	0049      	lsls	r1, r1, #1
 80023d8:	b29b      	uxth	r3, r3
 80023da:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023de:	4b03      	ldr	r3, [pc, #12]	; (80023ec <SetEPRxAddr+0x1c>)
 80023e0:	4403      	add	r3, r0
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	6019      	str	r1, [r3, #0]
 80023e6:	4770      	bx	lr
 80023e8:	40005c50 	andmi	r5, r0, r0, asr ip
 80023ec:	20003004 	andcs	r3, r0, r4

080023f0 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <GetEPTxAddr+0x1c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023fa:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80023fe:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002402:	0040      	lsls	r0, r0, #1
 8002404:	6800      	ldr	r0, [r0, #0]
}
 8002406:	b280      	uxth	r0, r0
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40005c50 	andmi	r5, r0, r0, asr ip

08002410 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <GetEPRxAddr+0x18>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800241a:	4b04      	ldr	r3, [pc, #16]	; (800242c <GetEPRxAddr+0x1c>)
 800241c:	4403      	add	r3, r0
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	6818      	ldr	r0, [r3, #0]
}
 8002422:	b280      	uxth	r0, r0
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	40005c50 	andmi	r5, r0, r0, asr ip
 800242c:	20003004 	andcs	r3, r0, r4

08002430 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002430:	4b04      	ldr	r3, [pc, #16]	; (8002444 <SetEPTxCount+0x14>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	b29b      	uxth	r3, r3
 8002436:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800243a:	4b03      	ldr	r3, [pc, #12]	; (8002448 <SetEPTxCount+0x18>)
 800243c:	4403      	add	r3, r0
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	6019      	str	r1, [r3, #0]
 8002442:	4770      	bx	lr
 8002444:	40005c50 	andmi	r5, r0, r0, asr ip
 8002448:	20003002 	andcs	r3, r0, r2

0800244c <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800244c:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <SetEPRxCount+0x38>)
 800244e:	293e      	cmp	r1, #62	; 0x3e
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	b29b      	uxth	r3, r3
 8002454:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002458:	4b0b      	ldr	r3, [pc, #44]	; (8002488 <SetEPRxCount+0x3c>)
 800245a:	4403      	add	r3, r0
 800245c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8002460:	d909      	bls.n	8002476 <SetEPRxCount+0x2a>
 8002462:	094b      	lsrs	r3, r1, #5
 8002464:	06c8      	lsls	r0, r1, #27
 8002466:	bf04      	itt	eq
 8002468:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 800246c:	b29b      	uxtheq	r3, r3
 800246e:	029b      	lsls	r3, r3, #10
 8002470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002474:	e004      	b.n	8002480 <SetEPRxCount+0x34>
 8002476:	084b      	lsrs	r3, r1, #1
 8002478:	07c9      	lsls	r1, r1, #31
 800247a:	bf48      	it	mi
 800247c:	3301      	addmi	r3, #1
 800247e:	029b      	lsls	r3, r3, #10
 8002480:	6013      	str	r3, [r2, #0]
 8002482:	4770      	bx	lr
 8002484:	40005c50 	andmi	r5, r0, r0, asr ip
 8002488:	20003006 	andcs	r3, r0, r6

0800248c <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <GetEPRxCount+0x18>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	b29b      	uxth	r3, r3
 8002492:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002496:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <GetEPRxCount+0x1c>)
 8002498:	4403      	add	r3, r0
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	6818      	ldr	r0, [r3, #0]
}
 800249e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80024a2:	4770      	bx	lr
 80024a4:	40005c50 	andmi	r5, r0, r0, asr ip
 80024a8:	20003006 	andcs	r3, r0, r6

080024ac <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024ac:	b2c3      	uxtb	r3, r0
 80024ae:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80024b0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024b4:	4770      	bx	lr
	...

080024b8 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024b8:	4b04      	ldr	r3, [pc, #16]	; (80024cc <USB_SIL_Init+0x14>)
 80024ba:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 80024bc:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024be:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 80024c0:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 80024c4:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024c6:	4a03      	ldr	r2, [pc, #12]	; (80024d4 <USB_SIL_Init+0x1c>)
 80024c8:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 80024ca:	4770      	bx	lr
 80024cc:	40005c44 	andmi	r5, r0, r4, asr #24
 80024d0:	20000718 	andcs	r0, r0, r8, lsl r7
 80024d4:	40005c40 	andmi	r5, r0, r0, asr #24

080024d8 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024d8:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024da:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 80024de:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024e0:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024e2:	f7ff ffd3 	bl	800248c <GetEPRxCount>
 80024e6:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 80024e8:	4628      	mov	r0, r5
 80024ea:	f7ff ff91 	bl	8002410 <GetEPRxAddr>
 80024ee:	4622      	mov	r2, r4
 80024f0:	4601      	mov	r1, r0
 80024f2:	4630      	mov	r0, r6
 80024f4:	f7ff fea5 	bl	8002242 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 80024f8:	4620      	mov	r0, r4
 80024fa:	bd70      	pop	{r4, r5, r6, pc}

080024fc <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 80024fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8002504:	4b50      	ldr	r3, [pc, #320]	; (8002648 <CTR_LP+0x14c>)
 8002506:	4a51      	ldr	r2, [pc, #324]	; (800264c <CTR_LP+0x150>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	b299      	uxth	r1, r3
 800250c:	041b      	lsls	r3, r3, #16
 800250e:	8011      	strh	r1, [r2, #0]
 8002510:	f140 8097 	bpl.w	8002642 <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8002514:	8813      	ldrh	r3, [r2, #0]
 8002516:	4c4e      	ldr	r4, [pc, #312]	; (8002650 <CTR_LP+0x154>)
 8002518:	f003 030f 	and.w	r3, r3, #15
 800251c:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 800251e:	2b00      	cmp	r3, #0
 8002520:	d161      	bne.n	80025e6 <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8002522:	4c4c      	ldr	r4, [pc, #304]	; (8002654 <CTR_LP+0x158>)
 8002524:	4d4c      	ldr	r5, [pc, #304]	; (8002658 <CTR_LP+0x15c>)
 8002526:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002528:	4e4c      	ldr	r6, [pc, #304]	; (800265c <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800252a:	b29b      	uxth	r3, r3
 800252c:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 800252e:	882b      	ldrh	r3, [r5, #0]
 8002530:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002534:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 8002536:	882b      	ldrh	r3, [r5, #0]
 8002538:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800253c:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800253e:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8002542:	6821      	ldr	r1, [r4, #0]
 8002544:	400b      	ands	r3, r1
 8002546:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800254a:	f083 0320 	eor.w	r3, r3, #32
 800254e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002556:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002558:	8813      	ldrh	r3, [r2, #0]
 800255a:	06d8      	lsls	r0, r3, #27
 800255c:	d407      	bmi.n	800256e <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 800255e:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8002562:	6822      	ldr	r2, [r4, #0]
 8002564:	4013      	ands	r3, r2
 8002566:	6023      	str	r3, [r4, #0]
        In0_Process();
 8002568:	f7ff fe24 	bl	80021b4 <In0_Process>
 800256c:	e01b      	b.n	80025a6 <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	b29b      	uxth	r3, r3
 8002572:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 8002576:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800257a:	0519      	lsls	r1, r3, #20
 800257c:	d507      	bpl.n	800258e <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800257e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002582:	6822      	ldr	r2, [r4, #0]
 8002584:	4013      	ands	r3, r2
 8002586:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8002588:	f7ff fc20 	bl	8001dcc <Setup0_Process>
 800258c:	e00b      	b.n	80025a6 <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 800258e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002592:	b21b      	sxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	dab5      	bge.n	8002504 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 8002598:	f640 738f 	movw	r3, #3983	; 0xf8f
 800259c:	6822      	ldr	r2, [r4, #0]
 800259e:	4013      	ands	r3, r2
 80025a0:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80025a2:	f7ff fd81 	bl	80020a8 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025a6:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025aa:	6822      	ldr	r2, [r4, #0]
 80025ac:	4013      	ands	r3, r2
 80025ae:	882a      	ldrh	r2, [r5, #0]
 80025b0:	04d2      	lsls	r2, r2, #19
 80025b2:	882a      	ldrh	r2, [r5, #0]
 80025b4:	bf48      	it	mi
 80025b6:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80025ba:	0494      	lsls	r4, r2, #18
 80025bc:	8832      	ldrh	r2, [r6, #0]
 80025be:	bf48      	it	mi
 80025c0:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80025c4:	06d0      	lsls	r0, r2, #27
 80025c6:	8832      	ldrh	r2, [r6, #0]
 80025c8:	bf48      	it	mi
 80025ca:	f083 0310 	eormi.w	r3, r3, #16
 80025ce:	0691      	lsls	r1, r2, #26
 80025d0:	bf48      	it	mi
 80025d2:	f083 0320 	eormi.w	r3, r3, #32
 80025d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025de:	4a1d      	ldr	r2, [pc, #116]	; (8002654 <CTR_LP+0x158>)
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	6013      	str	r3, [r2, #0]
          return;
 80025e4:	e02d      	b.n	8002642 <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80025e6:	009a      	lsls	r2, r3, #2
 80025e8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80025ec:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80025f0:	6811      	ldr	r1, [r2, #0]
 80025f2:	b289      	uxth	r1, r1
 80025f4:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 80025f8:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80025fc:	b209      	sxth	r1, r1
 80025fe:	2900      	cmp	r1, #0
 8002600:	da09      	bge.n	8002616 <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002602:	f640 718f 	movw	r1, #3983	; 0xf8f
 8002606:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002608:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800260a:	4001      	ands	r1, r0
 800260c:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800260e:	4a14      	ldr	r2, [pc, #80]	; (8002660 <CTR_LP+0x164>)
 8002610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002614:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8002616:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800261a:	061a      	lsls	r2, r3, #24
 800261c:	f57f af72 	bpl.w	8002504 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002620:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8002624:	7822      	ldrb	r2, [r4, #0]
 8002626:	0093      	lsls	r3, r2, #2
 8002628:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800262c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002630:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002632:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002634:	4001      	ands	r1, r0
 8002636:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002638:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <CTR_LP+0x168>)
 800263a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800263e:	4798      	blx	r3
 8002640:	e760      	b.n	8002504 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8002642:	b002      	add	sp, #8
 8002644:	bd70      	pop	{r4, r5, r6, pc}
 8002646:	bf00      	nop
 8002648:	40005c44 	andmi	r5, r0, r4, asr #24
 800264c:	200006e6 	andcs	r0, r0, r6, ror #13
 8002650:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8002654:	40005c00 	andmi	r5, r0, r0, lsl #24
 8002658:	2000071c 	andcs	r0, r0, ip, lsl r7
 800265c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002660:	2000001c 	andcs	r0, r0, ip, lsl r0
 8002664:	20000038 	andcs	r0, r0, r8, lsr r0

08002668 <CSWTCH.61>:
 8002668:	00000960 	andeq	r0, r0, r0, ror #18
 800266c:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002670:	0001c200 	andeq	ip, r1, r0, lsl #4
 8002674:	000f4240 	andeq	r4, pc, r0, asr #4
 8002678:	001e8480 	andseq	r8, lr, r0, lsl #9
 800267c:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 8002680:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8002684:	0044aa20 	subeq	sl, r4, r0, lsr #20
 8002688:	00a037a0 	adceq	r3, r0, r0, lsr #15

0800268c <Virtual_Com_Port_StringProduct>:
 800268c:	00430334 	subeq	r0, r3, r4, lsr r3
 8002690:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002694:	00720044 	rsbseq	r0, r2, r4, asr #32
 8002698:	006e006f 	rsbeq	r0, lr, pc, rrx
 800269c:	00200065 	eoreq	r0, r0, r5, rrx
 80026a0:	00690056 	rsbeq	r0, r9, r6, asr r0
 80026a4:	00740072 	rsbseq	r0, r4, r2, ror r0
 80026a8:	00610075 	rsbeq	r0, r1, r5, ror r0
 80026ac:	0020006c 	eoreq	r0, r0, ip, rrx
 80026b0:	004f0043 	subeq	r0, pc, r3, asr #32
 80026b4:	0020004d 	eoreq	r0, r0, sp, asr #32
 80026b8:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 80026bc:	00740072 	rsbseq	r0, r4, r2, ror r0

080026c0 <Virtual_Com_Port_StringVendor>:
 80026c0:	00430312 	subeq	r0, r3, r2, lsl r3
 80026c4:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026c8:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026cc:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026d0:	03040065 	movweq	r0, #16485	; 0x4065

080026d2 <Virtual_Com_Port_StringLangID>:
 80026d2:	04090304 	streq	r0, [r9], #-772	; 0x304

080026d6 <Virtual_Com_Port_ConfigDescriptor>:
 80026d6:	00430209 	subeq	r0, r3, r9, lsl #4
 80026da:	80000102 	andhi	r0, r0, r2, lsl #2
 80026de:	00040900 	andeq	r0, r4, r0, lsl #18
 80026e2:	02020100 	andeq	r0, r2, #0, 2
 80026e6:	24050001 	strcs	r0, [r5], #-1
 80026ea:	05011000 	streq	r1, [r1, #-0]
 80026ee:	01000124 	tsteq	r0, r4, lsr #2
 80026f2:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 80026f6:	00062405 	andeq	r2, r6, r5, lsl #8
 80026fa:	82050701 	andhi	r0, r5, #262144	; 0x40000
 80026fe:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8002702:	00010409 	andeq	r0, r1, r9, lsl #8
 8002706:	00000a02 	andeq	r0, r0, r2, lsl #20
 800270a:	03050700 	movweq	r0, #22272	; 0x5700
 800270e:	00004002 	andeq	r4, r0, r2
 8002712:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 8002716:	12000040 	andne	r0, r0, #64	; 0x40

08002719 <Virtual_Com_Port_DeviceDescriptor>:
 8002719:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 800271d:	40000002 	andmi	r0, r0, r2
 8002721:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 8002725:	02010200 	andeq	r0, r1, #0, 4
 8002729:	00000100 	andeq	r0, r0, r0, lsl #2

0800272b <APBAHBPrescTable>:
 800272b:	00000000 	andeq	r0, r0, r0
 800272f:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002733:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002737:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

0800273b <ADCPrescTable>:
 800273b:	08060402 	stmdaeq	r6, {r1, sl}
 800273f:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 8002743:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 8002747:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 800274b:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 800274f:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 8002753:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 8002757:	6146000a 	cmpvs	r6, sl
 800275b:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 800275f:	5441000a 	strbpl	r0, [r1], #-10
 8002763:	004f4726 	subeq	r4, pc, r6, lsr #14
 8002767:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 800276b:	41005453 	tstmi	r0, r3, asr r4
 800276f:	4f542654 	svcmi	0x00542654
 8002773:	54005353 	strpl	r5, [r0], #-851	; 0x353
 8002777:	2053534f 	subscs	r5, r3, pc, asr #6
 800277b:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 800277f:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 8002783:	4100200a 	tstmi	r0, sl
 8002787:	414e2654 	cmpmi	lr, r4, asr r6
 800278b:	4300454d 	movwmi	r4, #1357	; 0x54d
 800278f:	30392d4d 	eorscc	r2, r9, sp, asr #26
 8002793:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 8002797:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 800279b:	6f432045 	svcvs	0x00432045
 800279f:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027a3:	0a0d2164 	beq	834ad3b <_etext+0x348507>
 80027a7:	0a4b4f00 	beq	92d63af <_etext+0x12d3b7b>
 80027ab:	6f6f4200 	svcvs	0x006f4200
 80027af:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 80027b3:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 80027b7:	3156202e 	cmpcc	r6, lr, lsr #32
 80027bb:	30303135 	eorscc	r3, r0, r5, lsr r1
 80027bf:	000a0d31 	andeq	r0, sl, r1, lsr sp
 80027c3:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 80027c7:	50207463 	eorpl	r7, r0, r3, ror #8
 80027cb:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 80027cf:	7453000a 	ldrbvc	r0, [r3], #-10
 80027d3:	20747261 	rsbscs	r7, r4, r1, ror #4
 80027d7:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 80027db:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 80027df:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 80027e3:	0a0d726f 	beq	835f1a7 <_etext+0x35c973>
 80027e7:	200a0d00 	andcs	r0, sl, r0, lsl #26
 80027eb:	203a6f47 	eorscs	r6, sl, r7, asr #30
 80027ef:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 80027f3:	6f44200a 	svcvs	0x0044200a
 80027f7:	6f6c6e77 	svcvs	0x006c6e77
 80027fb:	46206461 	strtmi	r6, [r0], -r1, ror #8
 80027ff:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 8002803:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 8002807:	6f44200a 	svcvs	0x0044200a
 800280b:	6f6c6e77 	svcvs	0x006c6e77
 800280f:	4f206461 	svcmi	0x00206461
 8002813:	66726576 			; <UNDEFINED> instruction: 0x66726576
 8002817:	21776f6c 	cmncs	r7, ip, ror #30
 800281b:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800281f:	73616c66 	cmnvc	r1, #26112	; 0x6600
 8002823:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 8002827:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 800282b:	72652067 	rsbvc	r2, r5, #103	; 0x67
 800282f:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000020:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000024:	08000d19 	stmdaeq	r0, {r0, r3, r4, r8, sl, fp}
20000028:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
2000002c:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000030:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000034:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c09 	stmdaeq	r0, {r0, r3, sl, fp}
2000003c:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000040:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000044:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000048:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
2000004c:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
20000050:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp}
20000060:	08000f15 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, fp}
20000064:	08000e05 	stmdaeq	r0, {r0, r2, r9, sl, fp}
20000068:	08000e19 	stmdaeq	r0, {r0, r3, r4, r9, sl, fp}
2000006c:	08000e1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, sl, fp}
20000070:	08000e79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, sl, fp}
20000074:	08000e9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, sl, fp}
20000078:	08000ff5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp}
2000007c:	08001001 	stmdaeq	r0, {r0, ip}
20000080:	0800100d 	stmdaeq	r0, {r0, r2, r3, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08002719 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	080026d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	080026d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	080026c0 	stmdaeq	r0, {r6, r7, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	0800268c 	stmdaeq	r0, {r2, r3, r7, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000c0:	08000de1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sl, fp}
200000c4:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000c8:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000cc:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000d0:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000d4:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000d8:	08002211 	stmdaeq	r0, {r0, r4, r9, sp}
200000dc:	08000df9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	000000e4 	andeq	r0, r0, r4, ror #1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1d4c0002 	stclne	0, cr0, [ip, #-8]
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c00 	stmdaeq	r0, {sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	27110002 	ldrcs	r0, [r1, -r2]
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	28390002 	ldmdacs	r9!, {r1}
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2bc30002 	blcs	ff0c0394 <SCS_BASE+0x1f0b2394>
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2de90002 	stclcs	0, cr0, [r9, #8]!
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	08000ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08001000 	stmdaeq	r0, {ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	39420002 	stmdbcc	r2, {r1}^
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	080010cc 	stmdaeq	r0, {r2, r3, r6, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	08001104 	stmdaeq	r0, {r2, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3e460002 	cdpcc	0, 4, cr0, cr6, cr2, {0}
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	47010002 	strmi	r0, [r1, -r2]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	48ae0002 	stmiami	lr!, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	4ff50002 	svcmi	0x00f50002
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001450 	stmdaeq	r0, {r4, r6, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	59720002 	ldmdbpl	r2!, {r1}^
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	080014a4 	stmdaeq	r0, {r2, r5, r7, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	080016a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	61e30002 	mvnvs	r0, r2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81250002 	teqhi	r5, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	83300002 	teqhi	r0, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	08001810 	stmdaeq	r0, {r4, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	080018f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	08001900 	stmdaeq	r0, {r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	08001914 	stmdaeq	r0, {r2, r4, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8d5c0002 	ldclhi	0, cr0, [ip, #-8]
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8db80002 	ldchi	0, cr0, [r8, #8]!
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	0800195c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8ea80002 	cdphi	0, 10, cr0, cr8, cr2, {0}
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	92a20002 	adcls	r0, r2, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	080019e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	08002210 	stmdaeq	r0, {r4, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a0cb0002 	sbcge	r0, fp, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a2460002 	subge	r0, r6, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	08002268 	stmdaeq	r0, {r3, r5, r6, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	08002294 	stmdaeq	r0, {r2, r4, r7, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	080022c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	080022f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	0800231e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	08002344 	stmdaeq	r0, {r2, r6, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	080023f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	08002410 	stmdaeq	r0, {r4, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	aedd0002 	cdpge	0, 13, cr0, cr13, cr2, {0}
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b0420002 	sublt	r0, r2, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001d48 	andeq	r1, r0, r8, asr #26
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	00039f00 	andeq	r9, r3, r0, lsl #30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000938 	andeq	r0, r0, r8, lsr r9
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	0009d706 	andeq	sp, r9, r6, lsl #14

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	33070402 	movwcc	r0, #29698	; 0x7402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000bd007 	andeq	sp, fp, r7
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	09d50801 	ldmibeq	r5, {r0, fp}^
      74:	52040000 	andpl	r0, r4, #0
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	b3040000 	movwlt	r0, #16384	; 0x4000
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
      a0:	00000008 	andeq	r0, r0, r8
      a4:	00028907 	andeq	r8, r2, r7, lsl #18
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	000005fc 	strdeq	r0, [r0], -ip
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	00000787 	andeq	r0, r0, r7, lsl #15
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00091007 	andeq	r1, r9, r7
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	9a070000 	bls	1c0104 <__Stack_Size+0x1bfd04>
     100:	00000014 	andeq	r0, r0, r4, lsl r0
     104:	00140407 	andseq	r0, r4, r7, lsl #8
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00092a07 	andeq	r2, r9, r7, lsl #20
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cb60b 	andeq	fp, ip, fp, lsl #12
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	d30c0018 	movwle	r0, #49176	; 0xc018
     184:	03000008 	movweq	r0, #8
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007b20b 	andeq	fp, r7, fp, lsl #4
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005a6 	andeq	r0, r0, r6, lsr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007c60b 	andeq	ip, r7, fp, lsl #12
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	d00b0c00 	andle	r0, fp, r0, lsl #24
     1f4:	03000007 	movweq	r0, #7
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	000007da 	ldrdeq	r0, [r0], -sl
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	e70b1600 	str	r1, [fp, -r0, lsl #12]
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	000007ee 	andeq	r0, r0, lr, ror #15
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0002ed0b 	andeq	lr, r2, fp, lsl #26
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c430b1c 	vmoveq	d12, r0, r3
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	200b1e00 	andcs	r1, fp, r0, lsl #28
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000802 	andeq	r0, r0, r2, lsl #16
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000a6d 	andeq	r0, r0, sp, ror #20
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0a780b2c 	beq	1e02f78 <__Stack_Size+0x1e02b78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000a83 	andeq	r0, r0, r3, lsl #21
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002d30b 	andeq	sp, r2, fp, lsl #6
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0a8e0b34 	beq	fe382fcc <SCS_BASE+0x1e374fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000a99 	muleq	r0, r9, sl
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002dd0b 	andeq	sp, r2, fp, lsl #26
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0aa40b3c 	beq	fe903020 <SCS_BASE+0x1e8f5020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	e20b3e00 	and	r3, fp, #0, 28
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000aaf 	andeq	r0, r0, pc, lsr #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002ae0b 	andeq	sl, r2, fp, lsl #28
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0aba0b44 	beq	fee83074 <SCS_BASE+0x1ee75074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000ac5 	andeq	r0, r0, r5, asr #21
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	00082f0b 	andeq	r2, r8, fp, lsl #30
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0ad00b4c 	beq	ff4030c8 <SCS_BASE+0x1f3f50c8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	00000257 	andeq	r0, r0, r7, asr r2
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007b20b 	andeq	fp, r7, fp, lsl #4
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07bc0b04 	ldreq	r0, [ip, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007c6 	andeq	r0, r0, r6, asr #15
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	07d00b0c 	ldrbeq	r0, [r0, ip, lsl #22]
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	000007da 	ldrdeq	r0, [r0], -sl
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	3c0b1600 	stccc	6, cr1, [fp], {-0}
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	000007ee 	andeq	r0, r0, lr, ror #15
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04a40c00 	strteq	r0, [r4], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04650700 	strbteq	r0, [r5], #-1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000834 	andeq	r0, r0, r4, lsr r8
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	000004ef 	andeq	r0, r0, pc, ror #9
     494:	04070704 	streq	r0, [r7], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00075104 	andeq	r5, r7, r4, lsl #2
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	000002f3 	strdeq	r0, [r0], -r3
     4b4:	021c0701 	andseq	r0, ip, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	000009e8 	andeq	r0, r0, r8, ror #19
     4c0:	92040003 	andls	r0, r4, #3
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07a40700 	streq	r0, [r4, r0, lsl #14]!
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c2d 	andeq	r0, r0, sp, lsr #24
     4e0:	03c70704 	biceq	r0, r7, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	000003f9 	strdeq	r0, [r0], -r9
     4ec:	220700c8 	andcs	r0, r7, #200	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	ef071000 	svc	0x00071000
     4fc:	1c000006 	stcne	0, cr0, [r0], {6}
     500:	00081607 	andeq	r1, r8, r7, lsl #12
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	000008e0 	andeq	r0, r0, r0, ror #17
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	bf0e0000 	svclt	0x000e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009c4 	andeq	r0, r0, r4, asr #19
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	a20e0000 	andge	r0, lr, #0
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	010e0000 	mrseq	r0, (UNDEF: 14)
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	000e0100 	andeq	r0, lr, r0, lsl #2
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	170e0200 	strne	r0, [lr, -r0, lsl #4]
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	570e0000 	strpl	r0, [lr, -r0]
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	7c0e0000 	stcvc	0, cr0, [lr], {-0}
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	b20e0200 	andlt	r0, lr, #0, 4
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	8e0e0400 	cfcpyshi	mvf0, mvf14
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	bc0e0600 	stclt	6, cr0, [lr], {-0}
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000b79 	andeq	r0, r0, r9, ror fp
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	7a0e0000 	bvc	3805ec <__Stack_Size+0x3801ec>
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	1b0e0600 	blne	381e10 <__Stack_Size+0x381a10>
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	9b0e0800 	blls	38261c <__Stack_Size+0x38221c>
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	b90e0a00 	stmdblt	lr, {r9, fp}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000aee 	andeq	r0, r0, lr, ror #21
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	100f0000 	andne	r0, pc, r0
     63c:	00063a04 	andeq	r3, r6, r4, lsl #20
     640:	0a1f1100 	beq	7c4a48 <__Stack_Size+0x7c4648>
     644:	0a010000 	beq	4064c <__Stack_Size+0x4024c>
     648:	00067230 	andeq	r7, r6, r0, lsr r2
     64c:	0a610700 	beq	1842254 <__Stack_Size+0x1841e54>
     650:	07000000 	streq	r0, [r0, -r0]
     654:	00000be3 	andeq	r0, r0, r3, ror #23
     658:	05e90701 	strbeq	r0, [r9, #1793]!	; 0x701
     65c:	07020000 	streq	r0, [r2, -r0]
     660:	00000c23 	andeq	r0, r0, r3, lsr #24
     664:	04b20703 	ldrteq	r0, [r2], #1795	; 0x703
     668:	07040000 	streq	r0, [r4, -r0]
     66c:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
     670:	01060005 	tsteq	r6, r5
     674:	06871c01 	streq	r1, [r7], r1, lsl #24
     678:	1b070000 	blne	1c0680 <__Stack_Size+0x1c0280>
     67c:	00000001 	andeq	r0, r0, r1
     680:	00084307 	andeq	r4, r8, r7, lsl #6
     684:	04000100 	streq	r0, [r0], #-256	; 0x100
     688:	00000211 	andeq	r0, r0, r1, lsl r2
     68c:	06721c01 	ldrbteq	r1, [r2], -r1, lsl #24
     690:	6f040000 	svcvs	0x00040000
     694:	0100000b 	tsteq	r0, fp
     698:	00063b1e 	andeq	r3, r6, lr, lsl fp
     69c:	09a81200 	stmibeq	r8!, {r9, ip}
     6a0:	33010000 	movwcc	r0, #4096	; 0x1000
     6a4:	00004101 	andeq	r4, r0, r1, lsl #2
     6a8:	06c70100 	strbeq	r0, [r7], r0, lsl #2
     6ac:	e3130000 	tst	r3, #0
     6b0:	01000001 	tsteq	r0, r1
     6b4:	06c70133 			; <UNDEFINED> instruction: 0x06c70133
     6b8:	d7130000 	ldrle	r0, [r3, -r0]
     6bc:	01000006 	tsteq	r0, r6
     6c0:	00650133 	rsbeq	r0, r5, r3, lsr r1
     6c4:	14000000 	strne	r0, [r0], #-0
     6c8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6cc:	2d150074 	ldccs	0, cr0, [r5, #-464]	; 0xfffffe30
     6d0:	01000007 	tsteq	r0, r7
     6d4:	ce1601f6 	mrcgt	1, 0, r0, cr6, cr6, {7}
     6d8:	a4000006 	strge	r0, [r0], #-6
     6dc:	0c080001 	stceq	0, cr0, [r8], {1}
     6e0:	01000000 	mrseq	r0, (UNDEF: 0)
     6e4:	0852179c 	ldmdaeq	r2, {r2, r3, r4, r7, r8, r9, sl, ip}^
     6e8:	fa010000 	blx	406f0 <__Stack_Size+0x402f0>
     6ec:	00000065 	andeq	r0, r0, r5, rrx
     6f0:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     6f4:	00000014 	andeq	r0, r0, r4, lsl r0
     6f8:	80189c01 	andshi	r9, r8, r1, lsl #24
     6fc:	01000006 	tsteq	r0, r6
     700:	01c40107 	biceq	r0, r4, r7, lsl #2
     704:	00140800 	andseq	r0, r4, r0, lsl #16
     708:	9c010000 	stcls	0, cr0, [r1], {-0}
     70c:	0006ff19 	andeq	pc, r6, r9, lsl pc	; <UNPREDICTABLE>
     710:	010d0100 	mrseq	r0, (UNDEF: 29)
     714:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     718:	0000004e 	andeq	r0, r0, lr, asr #32
     71c:	07a39c01 	streq	r9, [r3, r1, lsl #24]!
     720:	921a0000 	andsls	r0, sl, #0
     724:	01000009 	tsteq	r0, r9
     728:	05d3010f 	ldrbeq	r0, [r3, #271]	; 0x10f
     72c:	91020000 	mrsls	r0, (UNDEF: 2)
     730:	01fc1b6c 	mvnseq	r1, ip, ror #22
     734:	19680800 	stmdbne	r8!, {fp}^
     738:	074c0000 	strbeq	r0, [ip, -r0]
     73c:	011c0000 	tsteq	ip, r0
     740:	6c910251 	lfmvs	f0, 4, [r1], {81}	; 0x51
     744:	0350011c 	cmpeq	r0, #28, 2
     748:	00244a40 	eoreq	r4, r4, r0, asr #20
     74c:	00020a1b 	andeq	r0, r2, fp, lsl sl
     750:	00198b08 	andseq	r8, r9, r8, lsl #22
     754:	00076d00 	andeq	r6, r7, r0, lsl #26
     758:	52011c00 	andpl	r1, r1, #0, 24
     75c:	011c3101 	tsteq	ip, r1, lsl #2
     760:	830a0351 	movwhi	r0, #41809	; 0xa351
     764:	50011c03 	andpl	r1, r1, r3, lsl #24
     768:	244a4003 	strbcs	r4, [sl], #-3
     76c:	02141b00 	andseq	r1, r4, #0, 22
     770:	19a70800 	stmibne	r7!, {fp}
     774:	07870000 	streq	r0, [r7, r0]
     778:	011c0000 	tsteq	ip, r0
     77c:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     780:	40035001 	andmi	r5, r3, r1
     784:	1d00244a 	cfstrsne	mvf2, [r0, #-296]	; 0xfffffed8
     788:	08000220 	stmdaeq	r0, {r5, r9}
     78c:	000019be 			; <UNDEFINED> instruction: 0x000019be
     790:	0152011c 	cmpeq	r2, ip, lsl r1
     794:	51011c31 	tstpl	r1, r1, lsr ip
     798:	011c3101 	tsteq	ip, r1, lsl #2
     79c:	4a400350 	bmi	10014e4 <__Stack_Size+0x10010e4>
     7a0:	18000024 	stmdane	r0, {r2, r5}
     7a4:	000000f4 	strdeq	r0, [r0], -r4
     7a8:	00012e01 	andeq	r2, r1, r1, lsl #28
     7ac:	14000000 	strne	r0, [r0], #-0
     7b0:	01000000 	mrseq	r0, (UNDEF: 0)
     7b4:	069d1e9c 			; <UNDEFINED> instruction: 0x069d1e9c
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	00300000 	eorseq	r0, r0, r0
     7c0:	9c010000 	stcls	0, cr0, [r1], {-0}
     7c4:	000007f1 	strdeq	r0, [r0], -r1
     7c8:	0006ae1f 	andeq	sl, r6, pc, lsl lr
     7cc:	00000000 	andeq	r0, r0, r0
     7d0:	06ba2000 	ldrteq	r2, [sl], r0
     7d4:	51010000 	mrspl	r0, (UNDEF: 1)
     7d8:	00000021 	andeq	r0, r0, r1, lsr #32
     7dc:	06ba1f00 	ldrteq	r1, [sl], r0, lsl #30
     7e0:	00600000 	rsbeq	r0, r0, r0
     7e4:	ae1f0000 	cdpge	0, 1, cr0, cr15, cr0, {0}
     7e8:	80000006 	andhi	r0, r0, r6
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	0b5c1900 	bleq	1706bf8 <__Stack_Size+0x17067f8>
     7f4:	81010000 	mrshi	r0, (UNDEF: 1)
     7f8:	00022801 	andeq	r2, r2, r1, lsl #16
     7fc:	00002808 	andeq	r2, r0, r8, lsl #16
     800:	6b9c0100 	blvs	fe700c08 <SCS_BASE+0x1e6f2c08>
     804:	22000008 	andcs	r0, r0, #8
     808:	00746164 	rsbseq	r6, r4, r4, ror #2
     80c:	65018101 	strvs	r8, [r1, #-257]	; 0x101
     810:	ba000000 	blt	818 <__Stack_Size+0x418>
     814:	1b000000 	blne	81c <__Stack_Size+0x41c>
     818:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     81c:	000019da 	ldrdeq	r1, [r0], -sl
     820:	00000834 	andeq	r0, r0, r4, lsr r8
     824:	0251011c 	subseq	r0, r1, #28, 2
     828:	011c4008 	tsteq	ip, r8
     82c:	000c0550 	andeq	r0, ip, r0, asr r5
     830:	00400138 	subeq	r0, r0, r8, lsr r1
     834:	00023c1b 	andeq	r3, r2, fp, lsl ip
     838:	0019f608 	andseq	pc, r9, r8, lsl #12
     83c:	00085100 	andeq	r5, r8, r0, lsl #2
     840:	51011c00 	tstpl	r1, r0, lsl #24
     844:	1c007402 	cfstrsne	mvf7, [r0], {2}
     848:	0c055001 	stceq	0, cr5, [r5], {1}
     84c:	40013800 	andmi	r3, r1, r0, lsl #16
     850:	02441d00 	subeq	r1, r4, #0, 26
     854:	1a0c0800 	bne	30285c <__Stack_Size+0x30245c>
     858:	011c0000 	tsteq	ip, r0
     85c:	40080251 	andmi	r0, r8, r1, asr r2
     860:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     864:	0138000c 	teqeq	r8, ip
     868:	19000040 	stmdbne	r0, {r6}
     86c:	00000110 	andeq	r0, r0, r0, lsl r1
     870:	00018d01 	andeq	r8, r1, r1, lsl #26
     874:	4a000000 	bmi	87c <__Stack_Size+0x47c>
     878:	01000000 	mrseq	r0, (UNDEF: 0)
     87c:	0008d39c 	muleq	r8, ip, r3
     880:	069c2300 	ldreq	r2, [ip], r0, lsl #6
     884:	8d010000 	stchi	0, cr0, [r1, #-0]
     888:	00006501 	andeq	r6, r0, r1, lsl #10
     88c:	0000db00 	andeq	sp, r0, r0, lsl #22
     890:	09e32400 	stmibeq	r3!, {sl, sp}^
     894:	8f010000 	svchi	0x00010000
     898:	00006501 	andeq	r6, r0, r1, lsl #10
     89c:	00012d00 	andeq	r2, r1, r0, lsl #26
     8a0:	00001b00 	andeq	r1, r0, r0, lsl #22
     8a4:	07f10000 	ldrbeq	r0, [r1, r0]!
     8a8:	08b50000 	ldmeq	r5!, {}	; <UNPREDICTABLE>
     8ac:	011c0000 	tsteq	ip, r0
     8b0:	30740250 	rsbscc	r0, r4, r0, asr r2
     8b4:	00001b00 	andeq	r1, r0, r0, lsl #22
     8b8:	07f10000 	ldrbeq	r0, [r1, r0]!
     8bc:	08c90000 	stmiaeq	r9, {}^	; <UNPREDICTABLE>
     8c0:	011c0000 	tsteq	ip, r0
     8c4:	30750250 	rsbscc	r0, r5, r0, asr r2
     8c8:	00002500 	andeq	r2, r0, r0, lsl #10
     8cc:	07f10000 	ldrbeq	r0, [r1, r0]!
     8d0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     8d4:	00000988 	andeq	r0, r0, r8, lsl #19
     8d8:	50019901 	andpl	r9, r1, r1, lsl #18
     8dc:	12080002 	andne	r0, r8, #2
     8e0:	01000000 	mrseq	r0, (UNDEF: 0)
     8e4:	0009119c 	muleq	r9, ip, r1
     8e8:	74732200 	ldrbtvc	r2, [r3], #-512	; 0x200
     8ec:	99010072 	stmdbls	r1, {r1, r4, r5, r6}
     8f0:	00091101 	andeq	r1, r9, r1, lsl #2
     8f4:	00016100 	andeq	r6, r1, r0, lsl #2
     8f8:	00692600 	rsbeq	r2, r9, r0, lsl #12
     8fc:	c7019b01 	strgt	r9, [r1, -r1, lsl #22]
     900:	82000006 	andhi	r0, r0, #6
     904:	27000001 	strcs	r0, [r0, -r1]
     908:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     90c:	000007f1 	strdeq	r0, [r0], -r1
     910:	17041000 	strne	r1, [r4, -r0]
     914:	02000009 	andeq	r0, r0, #9
     918:	09de0801 	ldmibeq	lr, {r0, fp}^
     91c:	79190000 	ldmdbvc	r9, {}	; <UNPREDICTABLE>
     920:	01000004 	tsteq	r0, r4
     924:	026201a2 	rsbeq	r0, r2, #-2147483608	; 0x80000028
     928:	00340800 	eorseq	r0, r4, r0, lsl #16
     92c:	9c010000 	stcls	0, cr0, [r1], {-0}
     930:	00000967 	andeq	r0, r0, r7, ror #18
     934:	0002c923 	andeq	ip, r2, r3, lsr #18
     938:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
     93c:	00000053 	andeq	r0, r0, r3, asr r0
     940:	000001de 	ldrdeq	r0, [r0], -lr
     944:	0009e324 	andeq	lr, r9, r4, lsr #6
     948:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
     94c:	00000053 	andeq	r0, r0, r3, asr r0
     950:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     954:	00028027 	andeq	r8, r2, r7, lsr #32
     958:	0007f108 	andeq	pc, r7, r8, lsl #2
     95c:	02962500 	addseq	r2, r6, #0, 10
     960:	07f10800 	ldrbeq	r0, [r1, r0, lsl #16]!
     964:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     968:	00000271 	andeq	r0, r0, r1, ror r2
     96c:	9601af01 	strls	sl, [r1], -r1, lsl #30
     970:	14080002 	strne	r0, [r8], #-2
     974:	01000000 	mrseq	r0, (UNDEF: 0)
     978:	0009ad9c 	muleq	r9, ip, sp
     97c:	033f2300 	teqeq	pc, #0, 6
     980:	af010000 	svcge	0x00010000
     984:	00005301 	andeq	r5, r0, r1, lsl #6
     988:	00021d00 	andeq	r1, r2, r0, lsl #26
     98c:	02a01b00 	adceq	r1, r0, #0, 22
     990:	091e0800 	ldmdbeq	lr, {fp}
     994:	09a30000 	stmibeq	r3!, {}	; <UNPREDICTABLE>
     998:	011c0000 	tsteq	ip, r0
     99c:	00740450 	rsbseq	r0, r4, r0, asr r4
     9a0:	25002538 	strcs	r2, [r0, #-1336]	; 0x538
     9a4:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     9a8:	0000091e 	andeq	r0, r0, lr, lsl r9
     9ac:	04191900 	ldreq	r1, [r9], #-2304	; 0x900
     9b0:	b5010000 	strlt	r0, [r1, #-0]
     9b4:	0002aa01 	andeq	sl, r2, r1, lsl #20
     9b8:	00001408 	andeq	r1, r0, r8, lsl #8
     9bc:	fb9c0100 	blx	fe700dc6 <SCS_BASE+0x1e6f2dc6>
     9c0:	23000009 	movwcs	r0, #9
     9c4:	00000142 	andeq	r0, r0, r2, asr #2
     9c8:	4101b501 	tstmi	r1, r1, lsl #10
     9cc:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     9d0:	1b000002 	blne	9e0 <__Stack_Size+0x5e0>
     9d4:	080002b4 	stmdaeq	r0, {r2, r4, r5, r7, r9}
     9d8:	00000967 	andeq	r0, r0, r7, ror #18
     9dc:	000009e9 	andeq	r0, r0, r9, ror #19
     9e0:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9e4:	25400074 	strbcs	r0, [r0, #-116]	; 0x74
     9e8:	02be2800 	adcseq	r2, lr, #0, 16
     9ec:	09670800 	stmdbeq	r7!, {fp}^
     9f0:	011c0000 	tsteq	ip, r0
     9f4:	01f30350 	mvnseq	r0, r0, asr r3
     9f8:	19000050 	stmdbne	r0, {r4, r6}
     9fc:	0000010c 	andeq	r0, r0, ip, lsl #2
     a00:	0001bc01 	andeq	fp, r1, r1, lsl #24
     a04:	4a000000 	bmi	a0c <__Stack_Size+0x60c>
     a08:	01000000 	mrseq	r0, (UNDEF: 0)
     a0c:	000a639c 	muleq	sl, ip, r3
     a10:	069c2300 	ldreq	r2, [ip], r0, lsl #6
     a14:	bc010000 	stclt	0, cr0, [r1], {-0}
     a18:	00006501 	andeq	r6, r0, r1, lsl #10
     a1c:	00026a00 	andeq	r6, r2, r0, lsl #20
     a20:	09e32400 	stmibeq	r3!, {sl, sp}^
     a24:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
     a28:	00006501 	andeq	r6, r0, r1, lsl #10
     a2c:	0002bc00 	andeq	fp, r2, r0, lsl #24
     a30:	00001b00 	andeq	r1, r0, r0, lsl #22
     a34:	1a260000 	bne	980a3c <__Stack_Size+0x98063c>
     a38:	0a450000 	beq	1140a40 <__Stack_Size+0x1140640>
     a3c:	011c0000 	tsteq	ip, r0
     a40:	30740250 	rsbscc	r0, r4, r0, asr r2
     a44:	00001b00 	andeq	r1, r0, r0, lsl #22
     a48:	1a260000 	bne	980a50 <__Stack_Size+0x980650>
     a4c:	0a590000 	beq	1640a54 <__Stack_Size+0x1640654>
     a50:	011c0000 	tsteq	ip, r0
     a54:	30750250 	rsbscc	r0, r5, r0, asr r2
     a58:	00002500 	andeq	r2, r0, r0, lsl #10
     a5c:	1a260000 	bne	980a64 <__Stack_Size+0x980664>
     a60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     a64:	00000984 	andeq	r0, r0, r4, lsl #19
     a68:	be01c901 	cdplt	9, 0, cr12, cr1, cr1, {0}
     a6c:	12080002 	andne	r0, r8, #2
     a70:	01000000 	mrseq	r0, (UNDEF: 0)
     a74:	000aa19c 	muleq	sl, ip, r1
     a78:	74732200 	ldrbtvc	r2, [r3], #-512	; 0x200
     a7c:	c9010072 	stmdbgt	r1, {r1, r4, r5, r6}
     a80:	00091101 	andeq	r1, r9, r1, lsl #2
     a84:	0002f000 	andeq	pc, r2, r0
     a88:	00692600 	rsbeq	r2, r9, r0, lsl #12
     a8c:	c701cb01 	strgt	ip, [r1, -r1, lsl #22]
     a90:	11000006 	tstne	r0, r6
     a94:	27000003 	strcs	r0, [r0, -r3]
     a98:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     a9c:	00001a26 	andeq	r1, r0, r6, lsr #20
     aa0:	04751900 	ldrbteq	r1, [r5], #-2304	; 0x900
     aa4:	d2010000 	andle	r0, r1, #0
     aa8:	00000001 	andeq	r0, r0, r1
     aac:	00003400 	andeq	r3, r0, r0, lsl #8
     ab0:	ea9c0100 	b	fe700eb8 <SCS_BASE+0x1e6f2eb8>
     ab4:	2300000a 	movwcs	r0, #10
     ab8:	000002c9 	andeq	r0, r0, r9, asr #5
     abc:	5301d201 	movwpl	sp, #4609	; 0x1201
     ac0:	6d000000 	stcvs	0, cr0, [r0, #-0]
     ac4:	24000003 	strcs	r0, [r0], #-3
     ac8:	000009e3 	andeq	r0, r0, r3, ror #19
     acc:	5301d401 	movwpl	sp, #5121	; 0x1401
     ad0:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     ad4:	27000003 	strcs	r0, [r0, -r3]
     ad8:	00000000 	andeq	r0, r0, r0
     adc:	00001a26 	andeq	r1, r0, r6, lsr #20
     ae0:	00000025 	andeq	r0, r0, r5, lsr #32
     ae4:	001a2600 	andseq	r2, sl, r0, lsl #12
     ae8:	6d190000 	ldcvs	0, cr0, [r9, #-0]
     aec:	01000002 	tsteq	r0, r2
     af0:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     af4:	00140000 	andseq	r0, r4, r0
     af8:	9c010000 	stcls	0, cr0, [r1], {-0}
     afc:	00000b30 	andeq	r0, r0, r0, lsr fp
     b00:	00033f23 	andeq	r3, r3, r3, lsr #30
     b04:	01df0100 	bicseq	r0, pc, r0, lsl #2
     b08:	00000053 	andeq	r0, r0, r3, asr r0
     b0c:	000003ac 	andeq	r0, r0, ip, lsr #7
     b10:	0000001b 	andeq	r0, r0, fp, lsl r0
     b14:	000aa100 	andeq	sl, sl, r0, lsl #2
     b18:	000b2600 	andeq	r2, fp, r0, lsl #12
     b1c:	50011c00 	andpl	r1, r1, r0, lsl #24
     b20:	38007404 	stmdacc	r0, {r2, sl, ip, sp, lr}
     b24:	00250025 	eoreq	r0, r5, r5, lsr #32
     b28:	a1000000 	mrsge	r0, (UNDEF: 0)
     b2c:	0000000a 	andeq	r0, r0, sl
     b30:	00041519 	andeq	r1, r4, r9, lsl r5
     b34:	01e50100 	mvneq	r0, r0, lsl #2
     b38:	00000000 	andeq	r0, r0, r0
     b3c:	00000014 	andeq	r0, r0, r4, lsl r0
     b40:	0b7e9c01 	bleq	1fa7b4c <__Stack_Size+0x1fa774c>
     b44:	42230000 	eormi	r0, r3, #0
     b48:	01000001 	tsteq	r0, r1
     b4c:	004101e5 	subeq	r0, r1, r5, ror #3
     b50:	03cd0000 	biceq	r0, sp, #0
     b54:	001b0000 	andseq	r0, fp, r0
     b58:	ea000000 	b	b60 <__Stack_Size+0x760>
     b5c:	6c00000a 	stcvs	0, cr0, [r0], {10}
     b60:	1c00000b 	stcne	0, cr0, [r0], {11}
     b64:	74045001 	strvc	r5, [r4], #-1
     b68:	00254000 	eoreq	r4, r5, r0
     b6c:	00000028 	andeq	r0, r0, r8, lsr #32
     b70:	000aea00 	andeq	lr, sl, r0, lsl #20
     b74:	50011c00 	andpl	r1, r1, r0, lsl #24
     b78:	5001f303 	andpl	pc, r1, r3, lsl #6
     b7c:	6e290000 	cdpvs	0, 2, cr0, cr9, cr0, {0}
     b80:	01000006 	tsteq	r0, r6
     b84:	006501ec 	rsbeq	r0, r5, ip, ror #3
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	00200000 	eoreq	r0, r0, r0
     b90:	9c010000 	stcls	0, cr0, [r1], {-0}
     b94:	00020b19 	andeq	r0, r2, r9, lsl fp
     b98:	01f80100 	mvnseq	r0, r0, lsl #2
     b9c:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     ba0:	0000002c 	andeq	r0, r0, ip, lsr #32
     ba4:	0beb9c01 	bleq	ffae7bb0 <SCS_BASE+0x1fad9bb0>
     ba8:	72230000 	eorvc	r0, r3, #0
     bac:	0100000c 	tsteq	r0, ip
     bb0:	004101f8 	strdeq	r0, [r1], #-24	; 0xffffffe8
     bb4:	03f90000 	mvnseq	r0, #0
     bb8:	da1b0000 	ble	6c0bc0 <__Stack_Size+0x6c07c0>
     bbc:	37080002 	strcc	r0, [r8, -r2]
     bc0:	cd00001a 	stcgt	0, cr0, [r0, #-104]	; 0xffffff98
     bc4:	1c00000b 	stcne	0, cr0, [r0], {11}
     bc8:	31015001 	tstcc	r1, r1
     bcc:	02ec1b00 	rsceq	r1, ip, #0, 22
     bd0:	1a370800 	bne	dc2bd8 <__Stack_Size+0xdc27d8>
     bd4:	0be10000 	bleq	ff840bdc <SCS_BASE+0x1f832bdc>
     bd8:	011c0000 	tsteq	ip, r0
     bdc:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
     be0:	02f62500 	rscseq	r2, r6, #0, 10
     be4:	1a370800 	bne	dc2bec <__Stack_Size+0xdc27ec>
     be8:	2a000000 	bcs	bf0 <__Stack_Size+0x7f0>
     bec:	00000512 	andeq	r0, r0, r2, lsl r5
     bf0:	5303c901 	movwpl	ip, #14593	; 0x3901
     bf4:	fc000000 	stc2	0, cr0, [r0], {-0}
     bf8:	2e080002 	cdpcs	0, 0, cr0, cr8, cr2, {0}
     bfc:	01000000 	mrseq	r0, (UNDEF: 0)
     c00:	000c449c 	muleq	ip, ip, r4
     c04:	70622200 	rsbvc	r2, r2, r0, lsl #4
     c08:	c9010041 	stmdbgt	r1, {r0, r6}
     c0c:	00091103 	andeq	r1, r9, r3, lsl #2
     c10:	00043400 	andeq	r3, r4, r0, lsl #8
     c14:	70622200 	rsbvc	r2, r2, r0, lsl #4
     c18:	c9010042 	stmdbgt	r1, {r1, r6}
     c1c:	00091103 	andeq	r1, r9, r3, lsl #2
     c20:	00045500 	andeq	r5, r4, r0, lsl #10
     c24:	01b62b00 			; <UNDEFINED> instruction: 0x01b62b00
     c28:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
     c2c:	0006c703 	andeq	ip, r6, r3, lsl #14
     c30:	24520100 	ldrbcs	r0, [r2], #-256	; 0x100
     c34:	00000011 	andeq	r0, r0, r1, lsl r0
     c38:	5303cb01 	movwpl	ip, #15105	; 0x3b01
     c3c:	76000000 	strvc	r0, [r0], -r0
     c40:	00000004 	andeq	r0, r0, r4
     c44:	000c9a2a 	andeq	r9, ip, sl, lsr #20
     c48:	03d70100 	bicseq	r0, r7, #0, 2
     c4c:	00000053 	andeq	r0, r0, r3, asr r0
     c50:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     c54:	00000024 	andeq	r0, r0, r4, lsr #32
     c58:	0c8f9c01 	stceq	12, cr9, [pc], {1}
     c5c:	76230000 	strtvc	r0, [r3], -r0
     c60:	01000005 	tsteq	r0, r5
     c64:	091103d7 	ldmdbeq	r1, {r0, r1, r2, r4, r6, r7, r8, r9}
     c68:	04af0000 	strteq	r0, [pc], #0	; c70 <__Stack_Size+0x870>
     c6c:	ca230000 	bgt	8c0c74 <__Stack_Size+0x8c0874>
     c70:	0100000b 	tsteq	r0, fp
     c74:	091103d7 	ldmdbeq	r1, {r0, r1, r2, r4, r6, r7, r8, r9}
     c78:	04cf0000 	strbeq	r0, [pc], #0	; c80 <__Stack_Size+0x880>
     c7c:	4b240000 	blmi	900c84 <__Stack_Size+0x900884>
     c80:	01000008 	tsteq	r0, r8
     c84:	005303d9 	ldrsbeq	r0, [r3], #-57	; 0xffffffc7
     c88:	04fd0000 	ldrbteq	r0, [sp], #0
     c8c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     c90:	000009f9 	strdeq	r0, [r0], -r9
     c94:	50041e01 	andpl	r1, r4, r1, lsl #28
     c98:	b8080003 	stmdalt	r8, {r0, r1}
     c9c:	01000000 	mrseq	r0, (UNDEF: 0)
     ca0:	000e319c 	muleq	lr, ip, r1
     ca4:	14322300 	ldrtne	r2, [r2], #-768	; 0x300
     ca8:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     cac:	00006504 	andeq	r6, r0, r4, lsl #10
     cb0:	00052c00 	andeq	r2, r5, r0, lsl #24
     cb4:	09b02300 	ldmibeq	r0!, {r8, r9, sp}
     cb8:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     cbc:	00004104 	andeq	r4, r0, r4, lsl #2
     cc0:	00054d00 	andeq	r4, r5, r0, lsl #26
     cc4:	04fe1a00 	ldrbteq	r1, [lr], #2560	; 0xa00
     cc8:	20010000 	andcs	r0, r1, r0
     ccc:	00062f04 	andeq	r2, r6, r4, lsl #30
     cd0:	60910200 	addsvs	r0, r1, r0, lsl #4
     cd4:	00035e1b 	andeq	r5, r3, fp, lsl lr
     cd8:	001a4808 	andseq	r4, sl, r8, lsl #16
     cdc:	000ce800 	andeq	lr, ip, r0, lsl #16
     ce0:	50011c00 	andpl	r1, r1, r0, lsl #24
     ce4:	00007d02 	andeq	r7, r0, r2, lsl #26
     ce8:	0003841b 	andeq	r8, r3, fp, lsl r4
     cec:	001a5f08 	andseq	r5, sl, r8, lsl #30
     cf0:	000cff00 	andeq	pc, ip, r0, lsl #30
     cf4:	50011c00 	andpl	r1, r1, r0, lsl #24
     cf8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     cfc:	1b004001 	blne	10d08 <__Stack_Size+0x10908>
     d00:	0800038a 	stmdaeq	r0, {r1, r3, r7, r8, r9}
     d04:	00000b94 	muleq	r0, r4, fp
     d08:	00000d12 	andeq	r0, r0, r2, lsl sp
     d0c:	0150011c 	cmpeq	r0, ip, lsl r1
     d10:	921b003a 	andsls	r0, fp, #58	; 0x3a
     d14:	70080003 	andvc	r0, r8, r3
     d18:	2f00001a 	svccs	0x0000001a
     d1c:	1c00000d 	stcne	0, cr0, [r0], {13}
     d20:	7d025101 	stfvcs	f5, [r2, #-4]
     d24:	50011c00 	andpl	r1, r1, r0, lsl #24
     d28:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     d2c:	1b004001 	blne	10d38 <__Stack_Size+0x10938>
     d30:	0800039e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9}
     d34:	00001a86 	andeq	r1, r0, r6, lsl #21
     d38:	00000d53 	andeq	r0, r0, r3, asr sp
     d3c:	0252011c 	subseq	r0, r2, #28, 2
     d40:	011c0074 	tsteq	ip, r4, ror r0
     d44:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     d48:	50011c05 	andpl	r1, r1, r5, lsl #24
     d4c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     d50:	1b004001 	blne	10d5c <__Stack_Size+0x1095c>
     d54:	080003ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9}
     d58:	00001a5f 	andeq	r1, r0, pc, asr sl
     d5c:	00000d6a 	andeq	r0, r0, sl, ror #26
     d60:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     d64:	0044000c 	subeq	r0, r4, ip
     d68:	b41b0040 	ldrlt	r0, [fp], #-64	; 0x40
     d6c:	94080003 	strls	r0, [r8], #-3
     d70:	7d00000b 	stcvc	0, cr0, [r0, #-44]	; 0xffffffd4
     d74:	1c00000d 	stcne	0, cr0, [r0], {13}
     d78:	3a015001 	bcc	54d84 <__Stack_Size+0x54984>
     d7c:	03bc1b00 			; <UNDEFINED> instruction: 0x03bc1b00
     d80:	1a700800 	bne	1c02d88 <__Stack_Size+0x1c02988>
     d84:	0d9a0000 	ldceq	0, cr0, [sl]
     d88:	011c0000 	tsteq	ip, r0
     d8c:	007d0251 	rsbseq	r0, sp, r1, asr r2
     d90:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     d94:	0044000c 	subeq	r0, r4, ip
     d98:	c81b0040 	ldmdagt	fp, {r6}
     d9c:	86080003 	strhi	r0, [r8], -r3
     da0:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
     da4:	1c00000d 	stcne	0, cr0, [r0], {13}
     da8:	31015201 	tstcc	r1, r1, lsl #4
     dac:	0351011c 	cmpeq	r1, #28, 2
     db0:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     db4:	0c055001 	stceq	0, cr5, [r5], {1}
     db8:	40004400 	andmi	r4, r0, r0, lsl #8
     dbc:	03d61b00 	bicseq	r1, r6, #0, 22
     dc0:	1a5f0800 	bne	17c2dc8 <__Stack_Size+0x17c29c8>
     dc4:	0dd40000 	ldcleq	0, cr0, [r4]
     dc8:	011c0000 	tsteq	ip, r0
     dcc:	000c0550 	andeq	r0, ip, r0, asr r5
     dd0:	00400048 	subeq	r0, r0, r8, asr #32
     dd4:	0003dc1b 	andeq	sp, r3, fp, lsl ip
     dd8:	000b9408 	andeq	r9, fp, r8, lsl #8
     ddc:	000de700 	andeq	lr, sp, r0, lsl #14
     de0:	50011c00 	andpl	r1, r1, r0, lsl #24
     de4:	1b003a01 	blne	f5f0 <__Stack_Size+0xf1f0>
     de8:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
     dec:	00001a70 	andeq	r1, r0, r0, ror sl
     df0:	00000e04 	andeq	r0, r0, r4, lsl #28
     df4:	0251011c 	subseq	r0, r1, #28, 2
     df8:	011c007d 	tsteq	ip, sp, ror r0
     dfc:	000c0550 	andeq	r0, ip, r0, asr r5
     e00:	00400048 	subeq	r0, r0, r8, asr #32
     e04:	0003f01b 	andeq	pc, r3, fp, lsl r0	; <UNPREDICTABLE>
     e08:	001a8608 	andseq	r8, sl, r8, lsl #12
     e0c:	000e2700 	andeq	r2, lr, r0, lsl #14
     e10:	52011c00 	andpl	r1, r1, #0, 24
     e14:	011c3101 	tsteq	ip, r1, lsl #2
     e18:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     e1c:	50011c05 	andpl	r1, r1, r5, lsl #24
     e20:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
     e24:	27004000 	strcs	r4, [r0, -r0]
     e28:	080003f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9}
     e2c:	00001aa1 	andeq	r1, r0, r1, lsr #21
     e30:	09641900 	stmdbeq	r4!, {r8, fp, ip}^
     e34:	0b010000 	bleq	40e3c <__Stack_Size+0x40a3c>
     e38:	00040802 	andeq	r0, r4, r2, lsl #16
     e3c:	0003fc08 	andeq	pc, r3, r8, lsl #24
     e40:	119c0100 	orrsne	r0, ip, r0, lsl #2
     e44:	2c000012 	stccs	0, cr0, [r0], {18}
     e48:	00000b4d 	andeq	r0, r0, sp, asr #22
     e4c:	53020d01 	movwpl	r0, #11521	; 0x2d01
     e50:	00000000 	andeq	r0, r0, r0
     e54:	000cbb24 	andeq	fp, ip, r4, lsr #22
     e58:	020e0100 	andeq	r0, lr, #0, 2
     e5c:	00000065 	andeq	r0, r0, r5, rrx
     e60:	00000579 	andeq	r0, r0, r9, ror r5
     e64:	0000ea1a 	andeq	lr, r0, sl, lsl sl
     e68:	020f0100 	andeq	r0, pc, #0, 2
     e6c:	00001211 	andeq	r1, r0, r1, lsl r2
     e70:	26489102 	strbcs	r9, [r8], -r2, lsl #2
     e74:	10010069 	andne	r0, r1, r9, rrx
     e78:	0006c702 	andeq	ip, r6, r2, lsl #14
     e7c:	0005a300 	andeq	sl, r5, r0, lsl #6
     e80:	04402c00 	strbeq	r2, [r0], #-3072	; 0xc00
     e84:	14010000 	strne	r0, [r1], #-0
     e88:	00006502 	andeq	r6, r0, r2, lsl #10
     e8c:	57240000 	strpl	r0, [r4, -r0]!
     e90:	01000005 	tsteq	r0, r5
     e94:	00650215 	rsbeq	r0, r5, r5, lsl r2
     e98:	05ef0000 	strbeq	r0, [pc, #0]!	; ea0 <__Stack_Size+0xaa0>
     e9c:	9c2d0000 	stcls	0, cr0, [sp], #-0
     ea0:	26080004 	strcs	r0, [r8], -r4
     ea4:	e4000001 	str	r0, [r0], #-1
     ea8:	2400000f 	strcs	r0, [r0], #-15
     eac:	00000433 	andeq	r0, r0, r3, lsr r4
     eb0:	41025101 	tstmi	r2, r1, lsl #2
     eb4:	0f000000 	svceq	0x00000000
     eb8:	1a000006 	bne	ed8 <__Stack_Size+0xad8>
     ebc:	00000448 	andeq	r0, r0, r8, asr #8
     ec0:	76025201 	strvc	r5, [r2], -r1, lsl #4
     ec4:	02000000 	andeq	r0, r0, #0
     ec8:	6b1a4091 	blvs	691114 <__Stack_Size+0x690d14>
     ecc:	01000003 	tsteq	r0, r3
     ed0:	12210254 	eorne	r0, r1, #84, 4	; 0x40000005
     ed4:	91030000 	mrsls	r0, (UNDEF: 3)
     ed8:	d51a7fbe 	ldrle	r7, [sl, #-4030]	; 0xfbe
     edc:	01000003 	tsteq	r0, r3
     ee0:	12260255 	eorne	r0, r6, #1342177285	; 0x50000005
     ee4:	91030000 	mrsls	r0, (UNDEF: 3)
     ee8:	131a7fbf 	tstne	sl, #764	; 0x2fc
     eec:	01000007 	tsteq	r0, r7
     ef0:	00760257 	rsbseq	r0, r6, r7, asr r2
     ef4:	91020000 	mrsls	r0, (UNDEF: 2)
     ef8:	06ce2e44 	strbeq	r2, [lr], r4, asr #28
     efc:	05720000 	ldrbeq	r0, [r2, #-0]!
     f00:	00040800 	andeq	r0, r4, r0, lsl #16
     f04:	ac010000 	stcge	0, cr0, [r1], {-0}
     f08:	04ca2702 	strbeq	r2, [sl], #1794	; 0x702
     f0c:	1ab70800 	bne	fedc2f14 <SCS_BASE+0x1edb4f14>
     f10:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
     f14:	be080004 	cdplt	0, 0, cr0, cr8, cr4, {0}
     f18:	2600001a 			; <UNDEFINED> instruction: 0x2600001a
     f1c:	1c00000f 	stcne	0, cr0, [r0], {15}
     f20:	08025001 	stmdaeq	r2, {r0, ip, lr}
     f24:	0a270035 	beq	9c1000 <__Stack_Size+0x9c0c00>
     f28:	cf080005 	svcgt	0x00080005
     f2c:	2700001a 	smladcs	r0, sl, r0, r0
     f30:	0800051e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl}
     f34:	000009ad 	andeq	r0, r0, sp, lsr #19
     f38:	0005241b 	andeq	r2, r5, fp, lsl r4
     f3c:	0008d308 	andeq	sp, r8, r8, lsl #6
     f40:	000f4f00 	andeq	r4, pc, r0, lsl #30
     f44:	50011c00 	andpl	r1, r1, r0, lsl #24
     f48:	27a60305 	strcs	r0, [r6, r5, lsl #6]!
     f4c:	27000800 	strcs	r0, [r0, -r0, lsl #16]
     f50:	08000532 	stmdaeq	r0, {r1, r4, r5, r8, sl}
     f54:	00001ae4 	andeq	r1, r0, r4, ror #21
     f58:	00053a1b 	andeq	r3, r5, fp, lsl sl
     f5c:	000a6308 	andeq	r6, sl, r8, lsl #6
     f60:	000f6f00 	andeq	r6, pc, r0, lsl #30
     f64:	50011c00 	andpl	r1, r1, r0, lsl #24
     f68:	27450305 	strbcs	r0, [r5, -r5, lsl #6]
     f6c:	1b000800 	blne	2f74 <__Stack_Size+0x2b74>
     f70:	08000546 	stmdaeq	r0, {r1, r2, r6, r8, sl}
     f74:	00001aeb 	andeq	r1, r0, fp, ror #21
     f78:	00000f89 	andeq	r0, r0, r9, lsl #31
     f7c:	0151011c 	cmpeq	r1, ip, lsl r1
     f80:	50011c31 	andpl	r1, r1, r1, lsr ip
     f84:	244a4003 	strbcs	r4, [sl], #-3
     f88:	054c1b00 	strbeq	r1, [ip, #-2816]	; 0xb00
     f8c:	0b940800 	bleq	fe502f94 <SCS_BASE+0x1e4f4f94>
     f90:	0f9d0000 	svceq	0x009d0000
     f94:	011c0000 	tsteq	ip, r0
     f98:	64080250 	strvs	r0, [r8], #-592	; 0x250
     f9c:	05602700 	strbeq	r2, [r0, #-1792]!	; 0x700
     fa0:	06e50800 	strbteq	r0, [r5], r0, lsl #16
     fa4:	7a1b0000 	bvc	6c0fac <__Stack_Size+0x6c0bac>
     fa8:	eb080005 	bl	200fc4 <__Stack_Size+0x200bc4>
     fac:	c100001a 	tstgt	r0, sl, lsl r0
     fb0:	1c00000f 	stcne	0, cr0, [r0], {15}
     fb4:	7a025101 	bvc	953c0 <__Stack_Size+0x94fc0>
     fb8:	50011c00 	andpl	r1, r1, r0, lsl #24
     fbc:	244a4003 	strbcs	r4, [sl], #-3
     fc0:	059a2700 	ldreq	r2, [sl, #1792]	; 0x700
     fc4:	1ae40800 	bne	ff902fcc <SCS_BASE+0x1f8f4fcc>
     fc8:	bc270000 	stclt	0, cr0, [r7], #-0
     fcc:	63080005 	movwvs	r0, #32773	; 0x8005
     fd0:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
     fd4:	080005c2 	stmdaeq	r0, {r1, r6, r7, r8, sl}
     fd8:	00000b94 	muleq	r0, r4, fp
     fdc:	0250011c 	subseq	r0, r0, #28, 2
     fe0:	00006408 	andeq	r6, r0, r8, lsl #8
     fe4:	0005d02d 	andeq	sp, r5, sp, lsr #32
     fe8:	00001208 	andeq	r1, r0, r8, lsl #4
     fec:	00103700 	andseq	r3, r0, r0, lsl #14
     ff0:	0a3a2400 	beq	e89ff8 <__Stack_Size+0xe89bf8>
     ff4:	d0010000 	andle	r0, r1, r0
     ff8:	00069202 	andeq	r9, r6, r2, lsl #4
     ffc:	00064600 	andeq	r4, r6, r0, lsl #12
    1000:	01632400 	cmneq	r3, r0, lsl #8
    1004:	d1010000 	mrsle	r0, (UNDEF: 1)
    1008:	00004102 	andeq	r4, r0, r2, lsl #2
    100c:	00066500 	andeq	r6, r6, r0, lsl #10
    1010:	05da2700 	ldrbeq	r2, [sl, #1792]	; 0x700
    1014:	1b020800 	blne	8301c <__Stack_Size+0x82c1c>
    1018:	e01b0000 	ands	r0, fp, r0
    101c:	94080005 	strls	r0, [r8], #-5
    1020:	2e00000b 	cdpcs	0, 0, cr0, cr0, cr11, {0}
    1024:	1c000010 	stcne	0, cr0, [r0], {16}
    1028:	08025001 	stmdaeq	r2, {r0, ip, lr}
    102c:	e22f0064 	eor	r0, pc, #100	; 0x64
    1030:	02080005 	andeq	r0, r8, #5
    1034:	30000079 	andcc	r0, r0, r9, ror r0
    1038:	0000069d 	muleq	r0, sp, r6
    103c:	0800065e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl}
    1040:	00000004 	andeq	r0, r0, r4
    1044:	5e030a01 	vmlapl.f32	s0, s6, s2
    1048:	1f000010 	svcne	0x00000010
    104c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    1050:	00000693 	muleq	r0, r3, r6
    1054:	0006ae1f 	andeq	sl, r6, pc, lsl lr
    1058:	0006a700 	andeq	sl, r6, r0, lsl #14
    105c:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
    1060:	09080004 	stmdbeq	r8, {r2}
    1064:	7500001b 	strvc	r0, [r0, #-27]
    1068:	1c000010 	stcne	0, cr0, [r0], {16}
    106c:	0c055001 	stceq	0, cr5, [r5], {1}
    1070:	40010c00 	andmi	r0, r1, r0, lsl #24
    1074:	04301b00 	ldrteq	r1, [r0], #-2816	; 0xb00
    1078:	1b250800 	blne	943080 <__Stack_Size+0x942c80>
    107c:	10920000 	addsne	r0, r2, r0
    1080:	011c0000 	tsteq	ip, r0
    1084:	20080251 	andcs	r0, r8, r1, asr r2
    1088:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    108c:	010c000c 	tsteq	ip, ip
    1090:	521b0040 	andspl	r0, fp, #64	; 0x40
    1094:	44080004 	strmi	r0, [r8], #-4
    1098:	a600000c 	strge	r0, [r0], -ip
    109c:	1c000010 	stcne	0, cr0, [r0], {16}
    10a0:	77025001 	strvc	r5, [r2, -r1]
    10a4:	961b0000 	ldrls	r0, [fp], -r0
    10a8:	eb080004 	bl	2010c0 <__Stack_Size+0x200cc0>
    10ac:	c800000b 	stmdagt	r0, {r0, r1, r3}
    10b0:	1c000010 	stcne	0, cr0, [r0], {16}
    10b4:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    10b8:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    10bc:	00273f03 	eoreq	r3, r7, r3, lsl #30
    10c0:	50011c08 	andpl	r1, r1, r8, lsl #24
    10c4:	00007702 	andeq	r7, r0, r2, lsl #14
    10c8:	0005ce1b 	andeq	ip, r5, fp, lsl lr
    10cc:	000beb08 	andeq	lr, fp, r8, lsl #22
    10d0:	0010ea00 	andseq	lr, r0, r0, lsl #20
    10d4:	52011c00 	andpl	r1, r1, #0, 24
    10d8:	011c3501 	tsteq	ip, r1, lsl #10
    10dc:	61030551 	tstvs	r3, r1, asr r5
    10e0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10e4:	77025001 	strvc	r5, [r2, -r1]
    10e8:	ee1b0000 	cdp	0, 1, cr0, cr11, cr0, {0}
    10ec:	eb080005 	bl	201108 <__Stack_Size+0x200d08>
    10f0:	0c00000b 	stceq	0, cr0, [r0], {11}
    10f4:	1c000011 	stcne	0, cr0, [r0], {17}
    10f8:	36015201 	strcc	r5, [r1], -r1, lsl #4
    10fc:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1100:	00276703 	eoreq	r6, r7, r3, lsl #14
    1104:	50011c08 	andpl	r1, r1, r8, lsl #24
    1108:	00007702 	andeq	r7, r0, r2, lsl #14
    110c:	0005f427 	andeq	pc, r5, r7, lsr #8
    1110:	001b3b08 	andseq	r3, fp, r8, lsl #22
    1114:	06001b00 	streq	r1, [r0], -r0, lsl #22
    1118:	0beb0800 	bleq	ffac3120 <SCS_BASE+0x1fab5120>
    111c:	11370000 	teqne	r7, r0
    1120:	011c0000 	tsteq	ip, r0
    1124:	1c370152 	ldfnes	f0, [r7], #-328	; 0xfffffeb8
    1128:	03055101 	movweq	r5, #20737	; 0x5101
    112c:	0800276e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp}
    1130:	0250011c 	subseq	r0, r0, #28, 2
    1134:	1b000077 	blne	1318 <__Stack_Size+0xf18>
    1138:	0800060c 	stmdaeq	r0, {r2, r3, r9, sl}
    113c:	00000a63 	andeq	r0, r0, r3, ror #20
    1140:	0000114e 	andeq	r1, r0, lr, asr #2
    1144:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1148:	00277603 	eoreq	r7, r7, r3, lsl #12
    114c:	88270008 	stmdahi	r7!, {r3}
    1150:	8f080006 	svchi	0x00080006
    1154:	1b00000c 	blne	118c <__Stack_Size+0xd8c>
    1158:	080006d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl}
    115c:	00001b25 	andeq	r1, r0, r5, lsr #22
    1160:	00001174 	andeq	r1, r0, r4, ror r1
    1164:	0251011c 	subseq	r0, r1, #28, 2
    1168:	011c2008 	tsteq	ip, r8
    116c:	000c0550 	andeq	r0, ip, r0, asr r5
    1170:	0040010c 	subeq	r0, r0, ip, lsl #2
    1174:	0006f01b 	andeq	pc, r6, fp, lsl r0	; <UNPREDICTABLE>
    1178:	0019f608 	andseq	pc, r9, r8, lsl #12
    117c:	00118b00 	andseq	r8, r1, r0, lsl #22
    1180:	50011c00 	andpl	r1, r1, r0, lsl #24
    1184:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1188:	1b004001 	blne	11194 <__Stack_Size+0x10d94>
    118c:	080006f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl}
    1190:	00001a0c 	andeq	r1, r0, ip, lsl #20
    1194:	000011a8 	andeq	r1, r0, r8, lsr #3
    1198:	0251011c 	subseq	r0, r1, #28, 2
    119c:	011c4008 	tsteq	ip, r8
    11a0:	000c0550 	andeq	r0, ip, r0, asr r5
    11a4:	00400138 	subeq	r0, r0, r8, lsr r1
    11a8:	0007701b 	andeq	r7, r7, fp, lsl r0
    11ac:	001b0908 	andseq	r0, fp, r8, lsl #18
    11b0:	0011c500 	andseq	ip, r1, r0, lsl #10
    11b4:	51011c00 	tstpl	r1, r0, lsl #24
    11b8:	1c200802 	stcne	8, cr0, [r0], #-8
    11bc:	0c055001 	stceq	0, cr5, [r5], {1}
    11c0:	40010c00 	andmi	r0, r1, r0, lsl #24
    11c4:	079c2700 	ldreq	r2, [ip, r0, lsl #14]
    11c8:	1a260800 	bne	9831d0 <__Stack_Size+0x982dd0>
    11cc:	b01b0000 	andslt	r0, fp, r0
    11d0:	eb080007 	bl	2011f4 <__Stack_Size+0x200df4>
    11d4:	f000000b 			; <UNDEFINED> instruction: 0xf000000b
    11d8:	1c000011 	stcne	0, cr0, [r0], {17}
    11dc:	37015201 	strcc	r5, [r1, -r1, lsl #4]
    11e0:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    11e4:	00278603 	eoreq	r8, r7, r3, lsl #12
    11e8:	50011c08 	andpl	r1, r1, r8, lsl #24
    11ec:	00007702 	andeq	r7, r0, r2, lsl #14
    11f0:	0007bc1b 	andeq	fp, r7, fp, lsl ip
    11f4:	0008d308 	andeq	sp, r8, r8, lsl #6
    11f8:	00120700 	andseq	r0, r2, r0, lsl #14
    11fc:	50011c00 	andpl	r1, r1, r0, lsl #24
    1200:	27960305 	ldrcs	r0, [r6, r5, lsl #6]
    1204:	27000800 	strcs	r0, [r0, -r0, lsl #16]
    1208:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
    120c:	00000a63 	andeq	r0, r0, r3, ror #20
    1210:	09173100 	ldmdbeq	r7, {r8, ip, sp}
    1214:	12210000 	eorne	r0, r1, #0
    1218:	16320000 	ldrtne	r0, [r2], -r0
    121c:	0f000001 	svceq	0x00000001
    1220:	049c0500 	ldreq	r0, [ip], #1280	; 0x500
    1224:	87050000 	strhi	r0, [r5, -r0]
    1228:	19000006 	stmdbne	r0, {r1, r2}
    122c:	00000601 	andeq	r0, r0, r1, lsl #12
    1230:	04048301 	streq	r8, [r4], #-769	; 0x301
    1234:	8c080008 	stchi	0, cr0, [r8], {8}
    1238:	01000000 	mrseq	r0, (UNDEF: 0)
    123c:	0013739c 	mulseq	r3, ip, r3
    1240:	080a2700 	stmdaeq	sl, {r8, r9, sl, sp}
    1244:	1b430800 	blne	10c324c <__Stack_Size+0x10c2e4c>
    1248:	121b0000 	andsne	r0, fp, #0
    124c:	4a080008 	bmi	201274 <__Stack_Size+0x200e74>
    1250:	5f00001b 	svcpl	0x0000001b
    1254:	1c000012 	stcne	0, cr0, [r0], {18}
    1258:	40035001 	andmi	r5, r3, r1
    125c:	2700243c 	smladxcs	r0, ip, r4, r2
    1260:	08000816 	stmdaeq	r0, {r1, r2, r4, fp}
    1264:	00001b5b 	andeq	r1, r0, fp, asr fp
    1268:	00082a1b 	andeq	r2, r8, fp, lsl sl
    126c:	001b6608 	andseq	r6, fp, r8, lsl #12
    1270:	00128200 	andseq	r8, r2, r0, lsl #4
    1274:	51011c00 	tstpl	r1, r0, lsl #24
    1278:	011c3101 	tsteq	ip, r1, lsl #2
    127c:	1d0a0350 	stcne	3, cr0, [sl, #-320]	; 0xfffffec0
    1280:	36330040 	ldrtcc	r0, [r3], -r0, asr #32
    1284:	7d080008 	stcvc	0, cr0, [r8, #-32]	; 0xffffffe0
    1288:	9e00001b 	mcrls	0, 0, r0, cr0, cr11, {0}
    128c:	1c000012 	stcne	0, cr0, [r0], {18}
    1290:	31015101 	tstcc	r1, r1, lsl #2
    1294:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1298:	8200010c 	andhi	r0, r0, #12, 2
    129c:	3c1b0010 	ldccc	0, cr0, [fp], {16}
    12a0:	94080008 	strls	r0, [r8], #-8
    12a4:	b100001b 	tstlt	r0, fp, lsl r0
    12a8:	1c000012 	stcne	0, cr0, [r0], {18}
    12ac:	40015001 	andmi	r5, r1, r1
    12b0:	08421b00 	stmdaeq	r2, {r8, r9, fp, ip}^
    12b4:	1ba50800 	blne	fe9432bc <SCS_BASE+0x1e9352bc>
    12b8:	12c40000 	sbcne	r0, r4, #0
    12bc:	011c0000 	tsteq	ip, r0
    12c0:	00320150 	eorseq	r0, r2, r0, asr r1
    12c4:	0008481b 	andeq	r4, r8, fp, lsl r8
    12c8:	001bb608 	andseq	fp, fp, r8, lsl #12
    12cc:	0012d700 	andseq	sp, r2, r0, lsl #14
    12d0:	50011c00 	andpl	r1, r1, r0, lsl #24
    12d4:	1b003001 	blne	d2e0 <__Stack_Size+0xcee0>
    12d8:	0800084e 	stmdaeq	r0, {r1, r2, r3, r6, fp}
    12dc:	00001bc8 	andeq	r1, r0, r8, asr #23
    12e0:	000012ea 	andeq	r1, r0, sl, ror #5
    12e4:	0150011c 	cmpeq	r0, ip, lsl r1
    12e8:	561b0030 			; <UNDEFINED> instruction: 0x561b0030
    12ec:	da080008 	ble	201314 <__Stack_Size+0x200f14>
    12f0:	ff00001b 			; <UNDEFINED> instruction: 0xff00001b
    12f4:	1c000012 	stcne	0, cr0, [r0], {18}
    12f8:	0a035001 	beq	d5304 <__Stack_Size+0xd4f04>
    12fc:	1b000400 	blne	2304 <__Stack_Size+0x1f04>
    1300:	08000862 	stmdaeq	r0, {r1, r5, r6, fp}
    1304:	00001bec 	andeq	r1, r0, ip, ror #23
    1308:	0000131b 	andeq	r1, r0, fp, lsl r3
    130c:	0351011c 	cmpeq	r1, #28, 2
    1310:	1c24404c 	stcne	0, cr4, [r4], #-304	; 0xfffffed0
    1314:	40035001 	andmi	r5, r3, r1
    1318:	1b00243c 	blne	a410 <__Stack_Size+0xa010>
    131c:	08000868 	stmdaeq	r0, {r3, r5, r6, fp}
    1320:	00001c03 	andeq	r1, r0, r3, lsl #24
    1324:	0000132f 	andeq	r1, r0, pc, lsr #6
    1328:	0250011c 	subseq	r0, r0, #28, 2
    132c:	1b000074 	blne	1504 <__Stack_Size+0x1104>
    1330:	0800086e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp}
    1334:	00001c15 	andeq	r1, r0, r5, lsl ip
    1338:	00001343 	andeq	r1, r0, r3, asr #6
    133c:	0250011c 	subseq	r0, r0, #28, 2
    1340:	1b003908 	blne	f768 <__Stack_Size+0xf368>
    1344:	08000878 	stmdaeq	r0, {r3, r4, r5, r6, fp}
    1348:	00001c2b 	andeq	r1, r0, fp, lsr #24
    134c:	00001356 	andeq	r1, r0, r6, asr r3
    1350:	0150011c 	cmpeq	r0, ip, lsl r1
    1354:	7e1b0032 	mrcvc	0, 0, r0, cr11, cr2, {1}
    1358:	3d080008 	stccc	0, cr0, [r8, #-32]	; 0xffffffe0
    135c:	6900001c 	stmdbvs	r0, {r2, r3, r4}
    1360:	1c000013 	stcne	0, cr0, [r0], {19}
    1364:	30015001 	andcc	r5, r1, r1
    1368:	08822700 	stmeq	r2, {r8, r9, sl, sp}
    136c:	1c4f0800 	mcrrne	8, 0, r0, pc, cr0
    1370:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1374:	00000adb 	ldrdeq	r0, [r0], -fp
    1378:	9004d401 	andls	sp, r4, r1, lsl #8
    137c:	08080008 	stmdaeq	r8, {r3}
    1380:	01000001 	tsteq	r0, r1
    1384:	0014f19c 	mulseq	r4, ip, r1
    1388:	06491a00 	strbeq	r1, [r9], -r0, lsl #20
    138c:	da010000 	ble	41394 <__Stack_Size+0x40f94>
    1390:	00053f04 	andeq	r3, r5, r4, lsl #30
    1394:	5c910200 	lfmpl	f0, 4, [r1], {0}
    1398:	0008b61b 	andeq	fp, r8, fp, lsl r6
    139c:	001c5b08 	andseq	r5, ip, r8, lsl #22
    13a0:	0013b200 	andseq	fp, r3, r0, lsl #4
    13a4:	51011c00 	tstpl	r1, r0, lsl #24
    13a8:	1c5c9102 	ldfnep	f1, [ip], {2}
    13ac:	74025001 	strvc	r5, [r2], #-1
    13b0:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    13b4:	5b080008 	blpl	2013dc <__Stack_Size+0x200fdc>
    13b8:	d200001c 	andle	r0, r0, #28
    13bc:	1c000013 	stcne	0, cr0, [r0], {19}
    13c0:	91085101 	tstls	r8, r1, lsl #2
    13c4:	22007800 	andcs	r7, r0, #0, 16
    13c8:	1c1c2808 	ldcne	8, cr2, [ip], {8}
    13cc:	75025001 	strvc	r5, [r2, #-1]
    13d0:	e41b0000 	ldr	r0, [fp], #-0
    13d4:	5b080008 	blpl	2013fc <__Stack_Size+0x200ffc>
    13d8:	f200001c 	vqadd.s8	d0, d0, d12
    13dc:	1c000013 	stcne	0, cr0, [r0], {19}
    13e0:	91085101 	tstls	r8, r1, lsl #2
    13e4:	22007800 	andcs	r7, r0, #0, 16
    13e8:	1c1c2808 	ldcne	8, cr2, [ip], {8}
    13ec:	75025001 	strvc	r5, [r2, #-1]
    13f0:	fa1b0000 	blx	6c13f8 <__Stack_Size+0x6c0ff8>
    13f4:	5b080008 	blpl	20141c <__Stack_Size+0x20101c>
    13f8:	1200001c 	andne	r0, r0, #28
    13fc:	1c000014 	stcne	0, cr0, [r0], {20}
    1400:	91085101 	tstls	r8, r1, lsl #2
    1404:	22007800 	andcs	r7, r0, #0, 16
    1408:	1c1c2808 	ldcne	8, cr2, [ip], {8}
    140c:	75025001 	strvc	r5, [r2, #-1]
    1410:	161b0000 	ldrne	r0, [fp], -r0
    1414:	5b080009 	blpl	201440 <__Stack_Size+0x201040>
    1418:	3500001c 	strcc	r0, [r0, #-28]
    141c:	1c000014 	stcne	0, cr0, [r0], {20}
    1420:	91085101 	tstls	r8, r1, lsl #2
    1424:	22007800 	andcs	r7, r0, #0, 16
    1428:	1c1c2808 	ldcne	8, cr2, [ip], {8}
    142c:	0c055001 	stceq	0, cr5, [r5], {1}
    1430:	40010800 	andmi	r0, r1, r0, lsl #16
    1434:	09321b00 	ldmdbeq	r2!, {r8, r9, fp, ip}
    1438:	1c5b0800 	mrrcne	8, 0, r0, fp, cr0
    143c:	14550000 	ldrbne	r0, [r5], #-0
    1440:	011c0000 	tsteq	ip, r0
    1444:	00910851 	addseq	r0, r1, r1, asr r8
    1448:	08220078 	stmdaeq	r2!, {r3, r4, r5, r6}
    144c:	011c1c28 	tsteq	ip, r8, lsr #24
    1450:	00740250 	rsbseq	r0, r4, r0, asr r2
    1454:	094c1b00 	stmdbeq	ip, {r8, r9, fp, ip}^
    1458:	1c5b0800 	mrrcne	8, 0, r0, fp, cr0
    145c:	146f0000 	strbtne	r0, [pc], #-0	; 1464 <__Stack_Size+0x1064>
    1460:	011c0000 	tsteq	ip, r0
    1464:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    1468:	0250011c 	subseq	r0, r0, #28, 2
    146c:	1b000074 	blne	1644 <__Stack_Size+0x1244>
    1470:	08000962 	stmdaeq	r0, {r1, r5, r6, r8, fp}
    1474:	00001c5b 	andeq	r1, r0, fp, asr ip
    1478:	00001489 	andeq	r1, r0, r9, lsl #9
    147c:	0251011c 	subseq	r0, r1, #28, 2
    1480:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    1484:	00790250 	rsbseq	r0, r9, r0, asr r2
    1488:	096a1b00 	stmdbeq	sl!, {r8, r9, fp, ip}^
    148c:	1b250800 	blne	943494 <__Stack_Size+0x943094>
    1490:	14a30000 	strtne	r0, [r3], #0
    1494:	011c0000 	tsteq	ip, r0
    1498:	00780251 	rsbseq	r0, r8, r1, asr r2
    149c:	0250011c 	subseq	r0, r0, #28, 2
    14a0:	1b000079 	blne	168c <__Stack_Size+0x128c>
    14a4:	08000972 	stmdaeq	r0, {r1, r4, r5, r6, r8, fp}
    14a8:	00001b25 	andeq	r1, r0, r5, lsr #22
    14ac:	000014bd 			; <UNDEFINED> instruction: 0x000014bd
    14b0:	0251011c 	subseq	r0, r1, #28, 2
    14b4:	011c0075 	tsteq	ip, r5, ror r0
    14b8:	00740250 	rsbseq	r0, r4, r0, asr r2
    14bc:	097a1b00 	ldmdbeq	sl!, {r8, r9, fp, ip}^
    14c0:	1b090800 	blne	2434c8 <__Stack_Size+0x2430c8>
    14c4:	14d70000 	ldrbne	r0, [r7], #0
    14c8:	011c0000 	tsteq	ip, r0
    14cc:	00770251 	rsbseq	r0, r7, r1, asr r2
    14d0:	0250011c 	subseq	r0, r0, #28, 2
    14d4:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    14d8:	08000982 	stmdaeq	r0, {r1, r7, r8, fp}
    14dc:	00001c77 	andeq	r1, r0, r7, ror ip
    14e0:	0251011c 	subseq	r0, r1, #28, 2
    14e4:	011c0076 	tsteq	ip, r6, ror r0
    14e8:	000c0550 	andeq	r0, ip, r0, asr r5
    14ec:	00003001 	andeq	r3, r0, r1
    14f0:	0a4e1900 	beq	13878f8 <__Stack_Size+0x13874f8>
    14f4:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    14f8:	00099805 	andeq	r9, r9, r5, lsl #16
    14fc:	00007c08 	andeq	r7, r0, r8, lsl #24
    1500:	929c0100 	addsls	r0, ip, #0, 2
    1504:	1a000015 	bne	1560 <__Stack_Size+0x1160>
    1508:	00000525 	andeq	r0, r0, r5, lsr #10
    150c:	83053b01 	movwhi	r3, #23297	; 0x5b01
    1510:	02000005 	andeq	r0, r0, #5
    1514:	a41b6c91 	ldrge	r6, [fp], #-3217	; 0xc91
    1518:	8d080009 	stchi	0, cr0, [r8, #-36]	; 0xffffffdc
    151c:	3000001c 	andcc	r0, r0, ip, lsl r0
    1520:	1c000015 	stcne	0, cr0, [r0], {21}
    1524:	30015101 	andcc	r5, r1, r1, lsl #2
    1528:	0350011c 	cmpeq	r0, #28, 2
    152c:	00244740 	eoreq	r4, r4, r0, asr #14
    1530:	0009ae1b 	andeq	sl, r9, fp, lsl lr
    1534:	001ca408 	andseq	sl, ip, r8, lsl #8
    1538:	00154500 	andseq	r4, r5, r0, lsl #10
    153c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1540:	05000a03 	streq	r0, [r0, #-2563]	; 0xa03
    1544:	09c81b00 	stmibeq	r8, {r8, r9, fp, ip}^
    1548:	1cb50800 	ldcne	8, cr0, [r5]
    154c:	15590000 	ldrbne	r0, [r9, #-0]
    1550:	011c0000 	tsteq	ip, r0
    1554:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    1558:	09e01b00 	stmibeq	r0!, {r8, r9, fp, ip}^
    155c:	1cb50800 	ldcne	8, cr0, [r5]
    1560:	156d0000 	strbne	r0, [sp, #-0]!
    1564:	011c0000 	tsteq	ip, r0
    1568:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    156c:	09f81b00 	ldmibeq	r8!, {r8, r9, fp, ip}^
    1570:	1cb50800 	ldcne	8, cr0, [r5]
    1574:	15810000 	strne	r0, [r1]
    1578:	011c0000 	tsteq	ip, r0
    157c:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    1580:	0a101d00 	beq	408988 <__Stack_Size+0x408588>
    1584:	1cb50800 	ldcne	8, cr0, [r5]
    1588:	011c0000 	tsteq	ip, r0
    158c:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    1590:	ec340000 	ldc	0, cr0, [r4], #-0
    1594:	0100000b 	tsteq	r0, fp
    1598:	0006c79c 	muleq	r6, ip, r7
    159c:	000a1400 	andeq	r1, sl, r0, lsl #8
    15a0:	0000e408 	andeq	lr, r0, r8, lsl #8
    15a4:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    15a8:	35000017 	strcc	r0, [r0, #-23]
    15ac:	00000315 	andeq	r0, r0, r5, lsl r3
    15b0:	0041d101 	subeq	sp, r1, r1, lsl #2
    15b4:	06bf0000 	ldrteq	r0, [pc], r0
    15b8:	3a350000 	bcc	d415c0 <__Stack_Size+0xd411c0>
    15bc:	0100000a 	tsteq	r0, sl
    15c0:	000692e7 	andeq	r9, r6, r7, ror #5
    15c4:	00070b00 	andeq	r0, r7, r0, lsl #22
    15c8:	01633500 	cmneq	r3, r0, lsl #10
    15cc:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    15d0:	00000041 	andeq	r0, r0, r1, asr #32
    15d4:	0000071e 	andeq	r0, r0, lr, lsl r7
    15d8:	000a1a27 	andeq	r1, sl, r7, lsr #20
    15dc:	00122b08 	andseq	r2, r2, r8, lsl #22
    15e0:	0a1e2700 	beq	78b1e8 <__Stack_Size+0x78ade8>
    15e4:	13730800 	cmnne	r3, #0, 16
    15e8:	22270000 	eorcs	r0, r7, #0
    15ec:	f108000a 	cps	#10
    15f0:	27000014 	smladcs	r0, r4, r0, r0
    15f4:	08000a26 	stmdaeq	r0, {r1, r2, r5, r9, fp}
    15f8:	0000070c 	andeq	r0, r0, ip, lsl #14
    15fc:	000a2e1b 	andeq	r2, sl, fp, lsl lr
    1600:	001ccd08 	andseq	ip, ip, r8, lsl #26
    1604:	00161100 	andseq	r1, r6, r0, lsl #2
    1608:	50011c00 	andpl	r1, r1, r0, lsl #24
    160c:	23280a03 	teqcs	r8, #12288	; 0x3000
    1610:	0a341b00 	beq	d08218 <__Stack_Size+0xd07e18>
    1614:	1cde0800 	ldclne	8, cr0, [lr], {0}
    1618:	16240000 	strtne	r0, [r4], -r0
    161c:	011c0000 	tsteq	ip, r0
    1620:	00310150 	eorseq	r0, r1, r0, asr r1
    1624:	000a3c1b 	andeq	r3, sl, fp, lsl ip
    1628:	001cef08 	andseq	lr, ip, r8, lsl #30
    162c:	00163900 	andseq	r3, r6, r0, lsl #18
    1630:	50011c00 	andpl	r1, r1, r0, lsl #24
    1634:	55550a03 	ldrbpl	r0, [r5, #-2563]	; 0xa03
    1638:	0a421b00 	beq	1088240 <__Stack_Size+0x1087e40>
    163c:	1d000800 	stcne	8, cr0, [r0, #-0]
    1640:	164c0000 	strbne	r0, [ip], -r0
    1644:	011c0000 	tsteq	ip, r0
    1648:	00300150 	eorseq	r0, r0, r0, asr r1
    164c:	000a481b 	andeq	r4, sl, fp, lsl r8
    1650:	001d1108 	andseq	r1, sp, r8, lsl #2
    1654:	00165f00 	andseq	r5, r6, r0, lsl #30
    1658:	50011c00 	andpl	r1, r1, r0, lsl #24
    165c:	1b003a01 	blne	fe68 <__Stack_Size+0xfa68>
    1660:	08000a52 	stmdaeq	r0, {r1, r4, r6, r9, fp}
    1664:	00000c8f 	andeq	r0, r0, pc, lsl #25
    1668:	0000167a 	andeq	r1, r0, sl, ror r6
    166c:	0451011c 	ldrbeq	r0, [r1], #-284	; 0x11c
    1670:	2439e108 	ldrtcs	lr, [r9], #-264	; 0x108
    1674:	0150011c 	cmpeq	r0, ip, lsl r1
    1678:	621b0031 	andsvs	r0, fp, #49	; 0x31
    167c:	9408000a 	strls	r0, [r8], #-10
    1680:	8e00000b 	cdphi	0, 0, cr0, cr0, cr11, {0}
    1684:	1c000016 	stcne	0, cr0, [r0], {22}
    1688:	08025001 	stmdaeq	r2, {r0, ip, lr}
    168c:	66270046 	strtvs	r0, [r7], -r6, asr #32
    1690:	2208000a 	andcs	r0, r8, #10
    1694:	1b00001d 	blne	1710 <__Stack_Size+0x1310>
    1698:	08000a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp}
    169c:	000008d3 	ldrdeq	r0, [r0], -r3
    16a0:	000016ae 	andeq	r1, r0, lr, lsr #13
    16a4:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    16a8:	0027ac03 	eoreq	sl, r7, r3, lsl #24
    16ac:	741b0008 	ldrvc	r0, [fp], #-8
    16b0:	2908000a 	stmdbcs	r8, {r1, r3}
    16b4:	ca00001d 	bgt	1730 <__Stack_Size+0x1330>
    16b8:	1c000016 	stcne	0, cr0, [r0], {22}
    16bc:	31015101 	tstcc	r1, r1, lsl #2
    16c0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    16c4:	010c000c 	tsteq	ip, ip
    16c8:	7e1b0040 	cdpvc	0, 1, cr0, cr11, cr0, {2}
    16cc:	d308000a 	movwle	r0, #32778	; 0x800a
    16d0:	e1000008 	tst	r0, r8
    16d4:	1c000016 	stcne	0, cr0, [r0], {22}
    16d8:	03055001 	movweq	r5, #20481	; 0x5001
    16dc:	080027c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, sl, sp}
    16e0:	0a881b00 	beq	fe2082e8 <SCS_BASE+0x1e1fa2e8>
    16e4:	1c150800 	ldcne	8, cr0, [r5], {-0}
    16e8:	16f50000 	ldrbtne	r0, [r5], r0
    16ec:	011c0000 	tsteq	ip, r0
    16f0:	7d080250 	sfmvc	f0, 4, [r8, #-320]	; 0xfffffec0
    16f4:	0a902700 	beq	fe40b2fc <SCS_BASE+0x1e3fd2fc>
    16f8:	1d430800 	stclne	8, cr0, [r3, #-0]
    16fc:	9a1b0000 	bls	6c1704 <__Stack_Size+0x6c1304>
    1700:	2908000a 	stmdbcs	r8, {r1, r3}
    1704:	1a00001d 	bne	1780 <__Stack_Size+0x1380>
    1708:	1c000017 	stcne	0, cr0, [r0], {23}
    170c:	31015101 	tstcc	r1, r1, lsl #2
    1710:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1714:	010c000c 	tsteq	ip, ip
    1718:	aa1b0040 	bge	6c1820 <__Stack_Size+0x6c1420>
    171c:	d308000a 	movwle	r0, #32778	; 0x800a
    1720:	31000008 	tstcc	r0, r8
    1724:	1c000017 	stcne	0, cr0, [r0], {23}
    1728:	03055001 	movweq	r5, #20481	; 0x5001
    172c:	080027e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, sp}
    1730:	0ab01b00 	beq	fec08338 <SCS_BASE+0x1ebfa338>
    1734:	09ad0800 	stmibeq	sp!, {fp}
    1738:	17450000 	strbne	r0, [r5, -r0]
    173c:	011c0000 	tsteq	ip, r0
    1740:	00750250 	rsbseq	r0, r5, r0, asr r2
    1744:	0ab61b00 	beq	fed8834c <SCS_BASE+0x1ed7a34c>
    1748:	08d30800 	ldmeq	r3, {fp}^
    174c:	175c0000 	ldrbne	r0, [ip, -r0]
    1750:	011c0000 	tsteq	ip, r0
    1754:	a5030550 	strge	r0, [r3, #-1360]	; 0x550
    1758:	00080027 	andeq	r0, r8, r7, lsr #32
    175c:	000ab82f 	andeq	fp, sl, pc, lsr #16
    1760:	00750208 	rsbseq	r0, r5, r8, lsl #4
    1764:	000aca1b 	andeq	ip, sl, fp, lsl sl
    1768:	0008d308 	andeq	sp, r8, r8, lsl #6
    176c:	00177b00 	andseq	r7, r7, r0, lsl #22
    1770:	50011c00 	andpl	r1, r1, r0, lsl #24
    1774:	27d10305 	ldrbcs	r0, [r1, r5, lsl #6]
    1778:	27000800 	strcs	r0, [r0, -r0, lsl #16]
    177c:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
    1780:	00000e31 	andeq	r0, r0, r1, lsr lr
    1784:	0c893600 	stceq	6, cr3, [r9], {0}
    1788:	3a010000 	bcc	41790 <__Stack_Size+0x41390>
    178c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1790:	01340305 	teqeq	r4, r5, lsl #6
    1794:	fe362000 	cdp2	0, 3, cr2, cr6, cr0, {0}
    1798:	01000004 	tsteq	r0, r4
    179c:	00062f3b 	andeq	r2, r6, fp, lsr pc
    17a0:	94030500 	strls	r0, [r3], #-1280	; 0x500
    17a4:	31200001 	teqcc	r0, r1
    17a8:	00000065 	andeq	r0, r0, r5, rrx
    17ac:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    17b0:	00011637 	andeq	r1, r1, r7, lsr r6
    17b4:	0003ff00 	andeq	pc, r3, r0, lsl #30
    17b8:	0000a536 	andeq	sl, r0, r6, lsr r5
    17bc:	c93d0100 	ldmdbgt	sp!, {r8}
    17c0:	05000017 	streq	r0, [r0, #-23]
    17c4:	0001a403 	andeq	sl, r1, r3, lsl #8
    17c8:	17a70520 	strne	r0, [r7, r0, lsr #10]!
    17cc:	8c360000 	ldchi	0, cr0, [r6], #-0
    17d0:	01000005 	tsteq	r0, r5
    17d4:	0017df3e 	andseq	sp, r7, lr, lsr pc
    17d8:	90030500 	andls	r0, r3, r0, lsl #10
    17dc:	05200001 	streq	r0, [r0, #-1]!
    17e0:	00000053 	andeq	r0, r0, r3, asr r0
    17e4:	0003e936 	andeq	lr, r3, r6, lsr r9
    17e8:	df3e0100 	svcle	0x003e0100
    17ec:	05000017 	streq	r0, [r0, #-23]
    17f0:	00013c03 	andeq	r3, r1, r3, lsl #24
    17f4:	09173120 	ldmdbeq	r7, {r5, r8, ip, sp}
    17f8:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    17fc:	16320000 	ldrtne	r0, [r2], -r0
    1800:	50000001 	andpl	r0, r0, r1
    1804:	03493600 	movteq	r3, #38400	; 0x9600
    1808:	40010000 	andmi	r0, r1, r0
    180c:	000017f5 	strdeq	r1, [r0], -r5
    1810:	013e0305 	teqeq	lr, r5, lsl #6
    1814:	05362000 	ldreq	r2, [r6, #-0]!
    1818:	01000002 	tsteq	r0, r2
    181c:	00007642 	andeq	r7, r0, r2, asr #12
    1820:	38030500 	stmdacc	r3, {r8, sl}
    1824:	36200001 	strtcc	r0, [r0], -r1
    1828:	000005d3 	ldrdeq	r0, [r0], -r3
    182c:	00414401 	subeq	r4, r1, r1, lsl #8
    1830:	03050000 	movweq	r0, #20480	; 0x5000
    1834:	20000108 	andcs	r0, r0, r8, lsl #2
    1838:	0000bf36 	andeq	fp, r0, r6, lsr pc
    183c:	76700100 	ldrbtvc	r0, [r0], -r0, lsl #2
    1840:	05000000 	streq	r0, [r0, #-0]
    1844:	0000e403 	andeq	lr, r0, r3, lsl #8
    1848:	06133620 	ldreq	r3, [r3], -r0, lsr #12
    184c:	71010000 	mrsvc	r0, (UNDEF: 1)
    1850:	00000076 	andeq	r0, r0, r6, ror r0
    1854:	00e80305 	rsceq	r0, r8, r5, lsl #6
    1858:	72362000 	eorsvc	r2, r6, #0
    185c:	01000009 	tsteq	r0, r9
    1860:	00186b77 	andseq	r6, r8, r7, ror fp
    1864:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    1868:	05200006 	streq	r0, [r0, #-6]!
    186c:	00000065 	andeq	r0, r0, r5, rrx
    1870:	000c6136 	andeq	r6, ip, r6, lsr r1
    1874:	6b780100 	blvs	1e01c7c <__Stack_Size+0x1e0187c>
    1878:	05000018 	streq	r0, [r0, #-24]
    187c:	00013503 	andeq	r3, r1, r3, lsl #10
    1880:	00653120 	rsbeq	r3, r5, r0, lsr #2
    1884:	18910000 	ldmne	r1, {}	; <UNPREDICTABLE>
    1888:	16320000 	ldrtne	r0, [r2], -r0
    188c:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    1890:	06de3600 	ldrbeq	r3, [lr], r0, lsl #12
    1894:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    1898:	000018a2 	andeq	r1, r0, r2, lsr #17
    189c:	05a40305 	streq	r0, [r4, #773]!	; 0x305
    18a0:	81052000 	mrshi	r2, (UNDEF: 5)
    18a4:	36000018 			; <UNDEFINED> instruction: 0x36000018
    18a8:	00000304 	andeq	r0, r0, r4, lsl #6
    18ac:	00767d01 	rsbseq	r7, r6, r1, lsl #26
    18b0:	03050000 	movweq	r0, #20480	; 0x5000
    18b4:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    18b8:	00018e36 	andeq	r8, r1, r6, lsr lr
    18bc:	767d0100 	ldrbtvc	r0, [sp], -r0, lsl #2
    18c0:	05000000 	streq	r0, [r0, #-0]
    18c4:	0000fc03 	andeq	pc, r0, r3, lsl #24
    18c8:	08a83620 	stmiaeq	r8!, {r5, r9, sl, ip, sp}
    18cc:	7d010000 	stcvc	0, cr0, [r1, #-0]
    18d0:	00000076 	andeq	r0, r0, r6, ror r0
    18d4:	01040305 	tsteq	r4, r5, lsl #6
    18d8:	91362000 	teqls	r6, r0
    18dc:	0100000b 	tsteq	r0, fp
    18e0:	0000767e 	andeq	r7, r0, lr, ror r6
    18e4:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    18e8:	36200000 	strtcc	r0, [r0], -r0
    18ec:	00000874 	andeq	r0, r0, r4, ror r8
    18f0:	00767f01 	rsbseq	r7, r6, r1, lsl #30
    18f4:	03050000 	movweq	r0, #20480	; 0x5000
    18f8:	200000f4 	strdcs	r0, [r0], -r4
    18fc:	0004d236 	andeq	sp, r4, r6, lsr r2
    1900:	ab890100 	blge	fe241d08 <SCS_BASE+0x1e233d08>
    1904:	05000000 	streq	r0, [r0, #-0]
    1908:	00010003 	andeq	r0, r1, r3
    190c:	063b3620 	ldrteq	r3, [fp], -r0, lsr #12
    1910:	8f010000 	svchi	0x00010000
    1914:	000000ab 	andeq	r0, r0, fp, lsr #1
    1918:	00000305 	andeq	r0, r0, r5, lsl #6
    191c:	ba382000 	blt	e09924 <__Stack_Size+0xe09524>
    1920:	01000003 	tsteq	r0, r3
    1924:	00192991 	mulseq	r9, r1, r9
    1928:	00410500 	subeq	r0, r1, r0, lsl #10
    192c:	4a390000 	bmi	e41934 <__Stack_Size+0xe41534>
    1930:	01000008 	tsteq	r0, r8
    1934:	00650207 	rsbeq	r0, r5, r7, lsl #4
    1938:	03050000 	movweq	r0, #20480	; 0x5000
    193c:	200000ec 	andcs	r0, r0, ip, ror #1
    1940:	0008f13a 	andeq	pc, r8, sl, lsr r1	; <UNPREDICTABLE>
    1944:	02090100 	andeq	r0, r9, #0, 2
    1948:	000017df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    194c:	00006531 	andeq	r6, r0, r1, lsr r5
    1950:	00195c00 	andseq	r5, r9, r0, lsl #24
    1954:	01163200 	tsteq	r6, r0, lsl #4
    1958:	003f0000 	eorseq	r0, pc, r0
    195c:	000b3f3a 	andeq	r3, fp, sl, lsr pc
    1960:	020a0100 	andeq	r0, sl, #0, 2
    1964:	0000194c 	andeq	r1, r0, ip, asr #18
    1968:	000c783b 	andeq	r7, ip, fp, lsr r8
    196c:	02a40700 	adceq	r0, r4, #0, 14
    1970:	0000197f 	andeq	r1, r0, pc, ror r9
    1974:	00197f3c 	andseq	r7, r9, ip, lsr pc
    1978:	19853c00 	stmibne	r5, {sl, fp, ip, sp}
    197c:	10000000 	andne	r0, r0, r0
    1980:	00039f04 	andeq	r9, r3, r4, lsl #30
    1984:	d3041000 	movwle	r1, #16384	; 0x4000
    1988:	3b000005 	blcc	19a4 <__Stack_Size+0x15a4>
    198c:	00000c4d 	andeq	r0, r0, sp, asr #24
    1990:	a702c007 	strge	ip, [r2, -r7]
    1994:	3c000019 	stccc	0, cr0, [r0], {25}
    1998:	0000197f 	andeq	r1, r0, pc, ror r9
    199c:	0000533c 	andeq	r5, r0, ip, lsr r3
    19a0:	00533c00 	subseq	r3, r3, r0, lsl #24
    19a4:	3b000000 	blcc	19ac <__Stack_Size+0x15ac>
    19a8:	000002a0 	andeq	r0, r0, r0, lsr #5
    19ac:	be02fc07 	cdplt	12, 0, cr15, cr2, cr7, {0}
    19b0:	3c000019 	stccc	0, cr0, [r0], {25}
    19b4:	0000197f 	andeq	r1, r0, pc, ror r9
    19b8:	0000533c 	andeq	r5, r0, ip, lsr r3
    19bc:	883b0000 	ldmdahi	fp!, {}	; <UNPREDICTABLE>
    19c0:	07000008 	streq	r0, [r0, -r8]
    19c4:	19da02b2 	ldmibne	sl, {r1, r4, r5, r7, r9}^
    19c8:	7f3c0000 	svcvc	0x003c0000
    19cc:	3c000019 	stccc	0, cr0, [r0], {25}
    19d0:	00000053 	andeq	r0, r0, r3, asr r0
    19d4:	0000eb3c 	andeq	lr, r0, ip, lsr fp
    19d8:	c33d0000 	teqgt	sp, #0
    19dc:	08000008 	stmdaeq	r0, {r3}
    19e0:	0019f0f7 	ldrsheq	pc, [r9], -r7	; <UNPREDICTABLE>
    19e4:	19f03c00 	ldmibne	r0!, {sl, fp, ip, sp}^
    19e8:	533c0000 	teqpl	ip, #0
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	04690410 	strbteq	r0, [r9], #-1040	; 0x410
    19f4:	303d0000 	eorscc	r0, sp, r0
    19f8:	08000003 	stmdaeq	r0, {r0, r1}
    19fc:	001a0cec 	andseq	r0, sl, ip, ror #25
    1a00:	19f03c00 	ldmibne	r0!, {sl, fp, ip, sp}^
    1a04:	533c0000 	teqpl	ip, #0
    1a08:	00000000 	andeq	r0, r0, r0
    1a0c:	00038b3e 	andeq	r8, r3, lr, lsr fp
    1a10:	cbf60800 	blgt	ffd83a18 <SCS_BASE+0x1fd75a18>
    1a14:	26000000 	strcs	r0, [r0], -r0
    1a18:	3c00001a 	stccc	0, cr0, [r0], {26}
    1a1c:	000019f0 	strdeq	r1, [r0], -r0
    1a20:	0000533c 	andeq	r5, r0, ip, lsr r3
    1a24:	583d0000 	ldmdapl	sp!, {}	; <UNPREDICTABLE>
    1a28:	0100000b 	tsteq	r0, fp
    1a2c:	001a3766 	andseq	r3, sl, r6, ror #14
    1a30:	00653c00 	rsbeq	r3, r5, r0, lsl #24
    1a34:	3d000000 	stccc	0, cr0, [r0, #-0]
    1a38:	00000895 	muleq	r0, r5, r8
    1a3c:	1a483909 	bne	120fe68 <__Stack_Size+0x120fa68>
    1a40:	413c0000 	teqmi	ip, r0
    1a44:	00000000 	andeq	r0, r0, r0
    1a48:	000ca53d 	andeq	sl, ip, sp, lsr r5
    1a4c:	59e10800 	stmibpl	r1!, {fp}^
    1a50:	3c00001a 	stccc	0, cr0, [r0], {26}
    1a54:	00001a59 	andeq	r1, r0, r9, asr sl
    1a58:	2f041000 	svccs	0x00041000
    1a5c:	3d000006 	stccc	0, cr0, [r0, #-24]	; 0xffffffe8
    1a60:	00000a2d 	andeq	r0, r0, sp, lsr #20
    1a64:	1a70df08 	bne	1c3968c <__Stack_Size+0x1c3928c>
    1a68:	f03c0000 			; <UNDEFINED> instruction: 0xf03c0000
    1a6c:	00000019 	andeq	r0, r0, r9, lsl r0
    1a70:	00014c3d 	andeq	r4, r1, sp, lsr ip
    1a74:	86e00800 	strbthi	r0, [r0], r0, lsl #16
    1a78:	3c00001a 	stccc	0, cr0, [r0], {26}
    1a7c:	000019f0 	strdeq	r1, [r0], -r0
    1a80:	001a593c 	andseq	r5, sl, ip, lsr r9
    1a84:	5f3d0000 	svcpl	0x003d0000
    1a88:	08000008 	stmdaeq	r0, {r3}
    1a8c:	001aa1e5 	andseq	sl, sl, r5, ror #3
    1a90:	19f03c00 	ldmibne	r0!, {sl, fp, ip, sp}^
    1a94:	533c0000 	teqpl	ip, #0
    1a98:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a9c:	000000eb 	andeq	r0, r0, fp, ror #1
    1aa0:	02633d00 	rsbeq	r3, r3, #0, 26
    1aa4:	e4080000 	str	r0, [r8], #-0
    1aa8:	00001ab7 			; <UNDEFINED> instruction: 0x00001ab7
    1aac:	0019f03c 	andseq	pc, r9, ip, lsr r0	; <UNPREDICTABLE>
    1ab0:	00eb3c00 	rsceq	r3, fp, r0, lsl #24
    1ab4:	3f000000 	svccc	0x00000000
    1ab8:	00000481 	andeq	r0, r0, r1, lsl #9
    1abc:	2c3db804 	ldccs	8, cr11, [sp], #-16
    1ac0:	04000002 	streq	r0, [r0], #-2
    1ac4:	001acfc9 	andseq	ip, sl, r9, asr #31
    1ac8:	00533c00 	subseq	r3, r3, r0, lsl #24
    1acc:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1ad0:	00000bf1 	strdeq	r0, [r0], -r1
    1ad4:	049cba04 	ldreq	fp, [ip], #2564	; 0xa04
    1ad8:	1ae40000 	bne	ff901ae0 <SCS_BASE+0x1f8f3ae0>
    1adc:	413c0000 	teqmi	ip, r0
    1ae0:	00000000 	andeq	r0, r0, r0
    1ae4:	0005f13f 	andeq	pc, r5, pc, lsr r1	; <UNPREDICTABLE>
    1ae8:	3bb90400 	blcc	fee42af0 <SCS_BASE+0x1ee34af0>
    1aec:	000004e7 	andeq	r0, r0, r7, ror #9
    1af0:	0202b007 	andeq	fp, r2, #7
    1af4:	3c00001b 	stccc	0, cr0, [r0], {27}
    1af8:	0000197f 	andeq	r1, r0, pc, ror r9
    1afc:	0000eb3c 	andeq	lr, r0, ip, lsr fp
    1b00:	453f0000 	ldrmi	r0, [pc, #-0]!	; 1b08 <__Stack_Size+0x1708>
    1b04:	0a000009 	beq	1b30 <__Stack_Size+0x1730>
    1b08:	071e3d48 	ldreq	r3, [lr, -r8, asr #26]
    1b0c:	e2050000 	and	r0, r5, #0
    1b10:	00001b1f 	andeq	r1, r0, pc, lsl fp
    1b14:	001b1f3c 	andseq	r1, fp, ip, lsr pc
    1b18:	00533c00 	subseq	r3, r3, r0, lsl #24
    1b1c:	10000000 	andne	r0, r0, r0
    1b20:	00018204 	andeq	r8, r1, r4, lsl #4
    1b24:	03553d00 	cmpeq	r5, #0, 26
    1b28:	e1050000 	mrs	r0, (UNDEF: 5)
    1b2c:	00001b3b 	andeq	r1, r0, fp, lsr fp
    1b30:	001b1f3c 	andseq	r1, fp, ip, lsr pc
    1b34:	00533c00 	subseq	r3, r3, r0, lsl #24
    1b38:	40000000 	andmi	r0, r0, r0
    1b3c:	0000019d 	muleq	r0, sp, r1
    1b40:	3f011006 	svccc	0x00011006
    1b44:	000000b4 	strheq	r0, [r0], -r4
    1b48:	ab3dfd0b 	blge	f80f7c <__Stack_Size+0xf80b7c>
    1b4c:	0b000005 	bleq	1b68 <__Stack_Size+0x1768>
    1b50:	001b5bfe 			; <UNDEFINED> instruction: 0x001b5bfe
    1b54:	00413c00 	subeq	r3, r1, r0, lsl #24
    1b58:	41000000 	mrsmi	r0, (UNDEF: 0)
    1b5c:	00000241 	andeq	r0, r0, r1, asr #4
    1b60:	010bff0b 	tsteq	fp, fp, lsl #30
    1b64:	283b0000 	ldmdacs	fp!, {}	; <UNPREDICTABLE>
    1b68:	0b00000b 	bleq	1b9c <__Stack_Size+0x179c>
    1b6c:	1b7d0112 	blne	1f41fbc <__Stack_Size+0x1f41bbc>
    1b70:	413c0000 	teqmi	ip, r0
    1b74:	3c000000 	stccc	0, cr0, [r0], {-0}
    1b78:	000000eb 	andeq	r0, r0, fp, ror #1
    1b7c:	05403b00 	strbeq	r3, [r0, #-2816]	; 0xb00
    1b80:	130b0000 	movwne	r0, #45056	; 0xb000
    1b84:	001b9401 	andseq	r9, fp, r1, lsl #8
    1b88:	00413c00 	subeq	r3, r1, r0, lsl #24
    1b8c:	eb3c0000 	bl	f01b94 <__Stack_Size+0xf01794>
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	0001cb3d 	andeq	ip, r1, sp, lsr fp
    1b98:	a5b50400 	ldrge	r0, [r5, #1024]!	; 0x400
    1b9c:	3c00001b 	stccc	0, cr0, [r0], {27}
    1ba0:	00000041 	andeq	r0, r0, r1, asr #32
    1ba4:	07403d00 	strbeq	r3, [r0, -r0, lsl #26]
    1ba8:	b3040000 	movwlt	r0, #16384	; 0x4000
    1bac:	00001bb6 			; <UNDEFINED> instruction: 0x00001bb6
    1bb0:	0000413c 	andeq	r4, r0, ip, lsr r1
    1bb4:	8d3b0000 	ldchi	0, cr0, [fp, #-0]
    1bb8:	0b000006 	bleq	1bd8 <__Stack_Size+0x17d8>
    1bbc:	1bc80106 	blne	ff201fdc <SCS_BASE+0x1f1f3fdc>
    1bc0:	413c0000 	teqmi	ip, r0
    1bc4:	00000000 	andeq	r0, r0, r0
    1bc8:	0001f53b 	andeq	pc, r1, fp, lsr r5	; <UNPREDICTABLE>
    1bcc:	01080b00 	tsteq	r8, r0, lsl #22
    1bd0:	00001bda 	ldrdeq	r1, [r0], -sl
    1bd4:	0000413c 	andeq	r4, r0, ip, lsr r1
    1bd8:	bd3b0000 	ldclt	0, cr0, [fp, #-0]
    1bdc:	0b000006 	bleq	1bfc <__Stack_Size+0x17fc>
    1be0:	1bec0107 	blne	ffb02004 <SCS_BASE+0x1faf4004>
    1be4:	413c0000 	teqmi	ip, r0
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	00016f3b 	andeq	r6, r1, fp, lsr pc
    1bf0:	01020b00 	tsteq	r2, r0, lsl #22
    1bf4:	00001c03 	andeq	r1, r0, r3, lsl #24
    1bf8:	0000413c 	andeq	r4, r0, ip, lsr r1
    1bfc:	00413c00 	subeq	r3, r1, r0, lsl #24
    1c00:	3b000000 	blcc	1c08 <__Stack_Size+0x1808>
    1c04:	00000b64 	andeq	r0, r0, r4, ror #22
    1c08:	1501030b 	strne	r0, [r1, #-779]	; 0x30b
    1c0c:	3c00001c 	stccc	0, cr0, [r0], {28}
    1c10:	000000eb 	andeq	r0, r0, fp, ror #1
    1c14:	07804200 	streq	r4, [r0, r0, lsl #4]
    1c18:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    1c1c:	0000cb01 	andeq	ip, r0, r1, lsl #22
    1c20:	001c2b00 	andseq	r2, ip, r0, lsl #22
    1c24:	00653c00 	rsbeq	r3, r5, r0, lsl #24
    1c28:	3b000000 	blcc	1c30 <__Stack_Size+0x1830>
    1c2c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c30:	3d01040b 	cfstrscc	mvf0, [r1, #-44]	; 0xffffffd4
    1c34:	3c00001c 	stccc	0, cr0, [r0], {28}
    1c38:	00000041 	andeq	r0, r0, r1, asr #32
    1c3c:	076f3b00 	strbeq	r3, [pc, -r0, lsl #22]!
    1c40:	0a0b0000 	beq	2c1c48 <__Stack_Size+0x2c1848>
    1c44:	001c4f01 	andseq	r4, ip, r1, lsl #30
    1c48:	00413c00 	subeq	r3, r1, r0, lsl #24
    1c4c:	43000000 	movwmi	r0, #0
    1c50:	000008fc 	strdeq	r0, [r0], -ip
    1c54:	6501050b 	strvs	r0, [r1, #-1291]	; 0x50b
    1c58:	3d000000 	stccc	0, cr0, [r0, #-0]
    1c5c:	000001eb 	andeq	r0, r0, fp, ror #3
    1c60:	1c71db05 	ldclne	11, cr13, [r1], #-20	; 0xffffffec
    1c64:	1f3c0000 	svcne	0x003c0000
    1c68:	3c00001b 	stccc	0, cr0, [r0], {27}
    1c6c:	00001c71 	andeq	r1, r0, r1, ror ip
    1c70:	3f041000 	svccc	0x00041000
    1c74:	3d000005 	stccc	0, cr0, [r0, #-20]	; 0xffffffec
    1c78:	00000377 	andeq	r0, r0, r7, ror r3
    1c7c:	1c8de805 	stcne	8, cr14, [sp], {5}
    1c80:	413c0000 	teqmi	ip, r0
    1c84:	3c000000 	stccc	0, cr0, [r0], {-0}
    1c88:	000000eb 	andeq	r0, r0, fp, ror #1
    1c8c:	05623b00 	strbeq	r3, [r2, #-2816]!	; 0xb00
    1c90:	0f060000 	svceq	0x00060000
    1c94:	001ca401 	andseq	sl, ip, r1, lsl #8
    1c98:	00413c00 	subeq	r3, r1, r0, lsl #24
    1c9c:	413c0000 	teqmi	ip, r0
    1ca0:	00000000 	andeq	r0, r0, r0
    1ca4:	000ba63d 	andeq	sl, fp, sp, lsr r6
    1ca8:	b5ff0600 	ldrblt	r0, [pc, #1536]!	; 22b0 <__Stack_Size+0x1eb0>
    1cac:	3c00001c 	stccc	0, cr0, [r0], {28}
    1cb0:	00000041 	andeq	r0, r0, r1, asr #32
    1cb4:	06cd3b00 	strbeq	r3, [sp], r0, lsl #22
    1cb8:	00060000 	andeq	r0, r6, r0
    1cbc:	001cc701 	andseq	ip, ip, r1, lsl #14
    1cc0:	1cc73c00 	stclne	12, cr3, [r7], {0}
    1cc4:	10000000 	andne	r0, r0, r0
    1cc8:	00058304 	andeq	r8, r5, r4, lsl #6
    1ccc:	0a0d3d00 	beq	3510d4 <__Stack_Size+0x350cd4>
    1cd0:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
    1cd4:	00001cde 	ldrdeq	r1, [r0], -lr
    1cd8:	0000413c 	andeq	r4, r0, ip, lsr r1
    1cdc:	5e3d0000 	cdppl	0, 3, cr0, cr13, cr0, {0}
    1ce0:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1ce4:	001cef3a 	andseq	lr, ip, sl, lsr pc
    1ce8:	00eb3c00 	rsceq	r3, fp, r0, lsl #24
    1cec:	3d000000 	stccc	0, cr0, [r0, #-0]
    1cf0:	0000031c 	andeq	r0, r0, ip, lsl r3
    1cf4:	1d003c0c 	stcne	12, cr3, [r0, #-48]	; 0xffffffd0
    1cf8:	533c0000 	teqpl	ip, #0
    1cfc:	00000000 	andeq	r0, r0, r0
    1d00:	00065c3d 	andeq	r5, r6, sp, lsr ip
    1d04:	113d0c00 	teqne	sp, r0, lsl #24
    1d08:	3c00001d 	stccc	0, cr0, [r0], {29}
    1d0c:	00000065 	andeq	r0, r0, r5, rrx
    1d10:	062c3d00 	strteq	r3, [ip], -r0, lsl #26
    1d14:	3e0c0000 	cdpcc	0, 0, cr0, cr12, cr0, {0}
    1d18:	00001d22 	andeq	r1, r0, r2, lsr #26
    1d1c:	0000533c 	andeq	r5, r0, ip, lsr r3
    1d20:	623f0000 	eorsvs	r0, pc, #0
    1d24:	0d000003 	stceq	0, cr0, [r0, #-12]
    1d28:	048e3e19 	streq	r3, [lr], #3609	; 0xe19
    1d2c:	dd050000 	stcle	0, cr0, [r5, #-0]
    1d30:	00000065 	andeq	r0, r0, r5, rrx
    1d34:	00001d43 	andeq	r1, r0, r3, asr #26
    1d38:	001b1f3c 	andseq	r1, fp, ip, lsr pc
    1d3c:	00533c00 	subseq	r3, r3, r0, lsl #24
    1d40:	40000000 	andmi	r0, r0, r0
    1d44:	00000956 	andeq	r0, r0, r6, asr r9
    1d48:	00011a0b 	andeq	r1, r1, fp, lsl #20
    1d4c:	000009c1 	andeq	r0, r0, r1, asr #19
    1d50:	03f10004 	mvnseq	r0, #4
    1d54:	01040000 	mrseq	r0, (UNDEF: 4)
    1d58:	00000029 	andeq	r0, r0, r9, lsr #32
    1d5c:	000cf501 	andeq	pc, ip, r1, lsl #10
    1d60:	00039f00 	andeq	r9, r3, r0, lsl #30
    1d64:	0000f800 	andeq	pc, r0, r0, lsl #16
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	00059b00 	andeq	r9, r5, r0, lsl #22
    1d70:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1d74:	00000826 	andeq	r0, r0, r6, lsr #16
    1d78:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    1d7c:	02000007 	andeq	r0, r0, #7
    1d80:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    1d84:	75030000 	strvc	r0, [r3, #-0]
    1d88:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1d8c:	00004527 	andeq	r4, r0, r7, lsr #10
    1d90:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1d94:	00000933 	andeq	r0, r0, r3, lsr r9
    1d98:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1d9c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1da0:	02000000 	andeq	r0, r0, #0
    1da4:	0bd00702 	bleq	ff4039b4 <SCS_BASE+0x1f3f59b4>
    1da8:	75030000 	strvc	r0, [r3, #-0]
    1dac:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1db0:	00000068 	andeq	r0, r0, r8, rrx
    1db4:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    1db8:	04000009 	streq	r0, [r0], #-9
    1dbc:	00000452 	andeq	r0, r0, r2, asr r4
    1dc0:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1dc4:	45050000 	strmi	r0, [r5, #-0]
    1dc8:	04000000 	streq	r0, [r0], #-0
    1dcc:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    1dd0:	008a3002 	addeq	r3, sl, r2
    1dd4:	57050000 	strpl	r0, [r5, -r0]
    1dd8:	06000000 	streq	r0, [r0], -r0
    1ddc:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    1de0:	07000000 	streq	r0, [r0, -r0]
    1de4:	00001ec3 	andeq	r1, r0, r3, asr #29
    1de8:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    1dec:	00010054 	andeq	r0, r1, r4, asr r0
    1df0:	00251b04 	eoreq	r1, r5, r4, lsl #22
    1df4:	8f3c0200 	svchi	0x003c0200
    1df8:	02000000 	andeq	r0, r0, #0
    1dfc:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    1e00:	50090000 	andpl	r0, r9, r0
    1e04:	c7020b03 	strgt	r0, [r2, -r3, lsl #22]
    1e08:	0a000002 	beq	1e18 <__Stack_Size+0x1a18>
    1e0c:	00315243 	eorseq	r5, r1, r3, asr #4
    1e10:	7f020d03 	svcvc	0x00020d03
    1e14:	00000000 	andeq	r0, r0, r0
    1e18:	0007b20b 	andeq	fp, r7, fp, lsl #4
    1e1c:	020e0300 	andeq	r0, lr, #0, 6
    1e20:	0000004c 	andeq	r0, r0, ip, asr #32
    1e24:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    1e28:	0f030032 	svceq	0x00030032
    1e2c:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e30:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
    1e34:	03000007 	movweq	r0, #7
    1e38:	004c0210 	subeq	r0, ip, r0, lsl r2
    1e3c:	0b060000 	bleq	181e44 <__Stack_Size+0x181a44>
    1e40:	000005a6 	andeq	r0, r0, r6, lsr #11
    1e44:	7f021103 	svcvc	0x00021103
    1e48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e4c:	0007c60b 	andeq	ip, r7, fp, lsl #12
    1e50:	02120300 	andseq	r0, r2, #0, 6
    1e54:	0000004c 	andeq	r0, r0, ip, asr #32
    1e58:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
    1e5c:	13030000 	movwne	r0, #12288	; 0x3000
    1e60:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e64:	d00b0c00 	andle	r0, fp, r0, lsl #24
    1e68:	03000007 	movweq	r0, #7
    1e6c:	004c0214 	subeq	r0, ip, r4, lsl r2
    1e70:	0a0e0000 	beq	381e78 <__Stack_Size+0x381a78>
    1e74:	03005253 	movweq	r5, #595	; 0x253
    1e78:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    1e7c:	0b100000 	bleq	401e84 <__Stack_Size+0x401a84>
    1e80:	000007da 	ldrdeq	r0, [r0], -sl
    1e84:	4c021603 	stcmi	6, cr1, [r2], {3}
    1e88:	12000000 	andne	r0, r0, #0
    1e8c:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    1e90:	02170300 	andseq	r0, r7, #0, 6
    1e94:	0000007f 	andeq	r0, r0, pc, ror r0
    1e98:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
    1e9c:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    1ea0:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ea4:	e70b1600 	str	r1, [fp, -r0, lsl #12]
    1ea8:	03000002 	movweq	r0, #2
    1eac:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    1eb0:	0b180000 	bleq	601eb8 <__Stack_Size+0x601ab8>
    1eb4:	000007ee 	andeq	r0, r0, lr, ror #15
    1eb8:	4c021a03 	stcmi	10, cr1, [r2], {3}
    1ebc:	1a000000 	bne	1ec4 <__Stack_Size+0x1ac4>
    1ec0:	0002ed0b 	andeq	lr, r2, fp, lsl #26
    1ec4:	021b0300 	andseq	r0, fp, #0, 6
    1ec8:	0000007f 	andeq	r0, r0, pc, ror r0
    1ecc:	0c430b1c 	vmoveq	d12, r0, r3
    1ed0:	1c030000 	stcne	0, cr0, [r3], {-0}
    1ed4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ed8:	200b1e00 	andcs	r1, fp, r0, lsl #28
    1edc:	03000005 	movweq	r0, #5
    1ee0:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    1ee4:	0b200000 	bleq	801eec <__Stack_Size+0x801aec>
    1ee8:	00000802 	andeq	r0, r0, r2, lsl #16
    1eec:	4c021e03 	stcmi	14, cr1, [r2], {3}
    1ef0:	22000000 	andcs	r0, r0, #0
    1ef4:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    1ef8:	021f0300 	andseq	r0, pc, #0, 6
    1efc:	0000007f 	andeq	r0, r0, pc, ror r0
    1f00:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
    1f04:	20030000 	andcs	r0, r3, r0
    1f08:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f0c:	500a2600 	andpl	r2, sl, r0, lsl #12
    1f10:	03004353 	movweq	r4, #851	; 0x353
    1f14:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    1f18:	0b280000 	bleq	a01f20 <__Stack_Size+0xa01b20>
    1f1c:	00000a6d 	andeq	r0, r0, sp, ror #20
    1f20:	4c022203 	sfmmi	f2, 4, [r2], {3}
    1f24:	2a000000 	bcs	1f2c <__Stack_Size+0x1b2c>
    1f28:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    1f2c:	02230300 	eoreq	r0, r3, #0, 6
    1f30:	0000007f 	andeq	r0, r0, pc, ror r0
    1f34:	0a780b2c 	beq	1e04bec <__Stack_Size+0x1e047ec>
    1f38:	24030000 	strcs	r0, [r3], #-0
    1f3c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f40:	520a2e00 	andpl	r2, sl, #0, 28
    1f44:	03005243 	movweq	r5, #579	; 0x243
    1f48:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    1f4c:	0b300000 	bleq	c01f54 <__Stack_Size+0xc01b54>
    1f50:	00000a83 	andeq	r0, r0, r3, lsl #21
    1f54:	4c022603 	stcmi	6, cr2, [r2], {3}
    1f58:	32000000 	andcc	r0, r0, #0
    1f5c:	0002d30b 	andeq	sp, r2, fp, lsl #6
    1f60:	02270300 	eoreq	r0, r7, #0, 6
    1f64:	0000007f 	andeq	r0, r0, pc, ror r0
    1f68:	0a8e0b34 	beq	fe384c40 <SCS_BASE+0x1e376c40>
    1f6c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    1f70:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f74:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
    1f78:	03000002 	movweq	r0, #2
    1f7c:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    1f80:	0b380000 	bleq	e01f88 <__Stack_Size+0xe01b88>
    1f84:	00000a99 	muleq	r0, r9, sl
    1f88:	4c022a03 	stcmi	10, cr2, [r2], {3}
    1f8c:	3a000000 	bcc	1f94 <__Stack_Size+0x1b94>
    1f90:	0002dd0b 	andeq	sp, r2, fp, lsl #26
    1f94:	022b0300 	eoreq	r0, fp, #0, 6
    1f98:	0000007f 	andeq	r0, r0, pc, ror r0
    1f9c:	0aa40b3c 	beq	fe904c94 <SCS_BASE+0x1e8f6c94>
    1fa0:	2c030000 	stccs	0, cr0, [r3], {-0}
    1fa4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fa8:	e20b3e00 	and	r3, fp, #0, 28
    1fac:	03000002 	movweq	r0, #2
    1fb0:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    1fb4:	0b400000 	bleq	1001fbc <__Stack_Size+0x1001bbc>
    1fb8:	00000aaf 	andeq	r0, r0, pc, lsr #21
    1fbc:	4c022e03 	stcmi	14, cr2, [r2], {3}
    1fc0:	42000000 	andmi	r0, r0, #0
    1fc4:	0002ae0b 	andeq	sl, r2, fp, lsl #28
    1fc8:	022f0300 	eoreq	r0, pc, #0, 6
    1fcc:	0000007f 	andeq	r0, r0, pc, ror r0
    1fd0:	0aba0b44 	beq	fee84ce8 <SCS_BASE+0x1ee76ce8>
    1fd4:	30030000 	andcc	r0, r3, r0
    1fd8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fdc:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    1fe0:	03005243 	movweq	r5, #579	; 0x243
    1fe4:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    1fe8:	0b480000 	bleq	1201ff0 <__Stack_Size+0x1201bf0>
    1fec:	00000ac5 	andeq	r0, r0, r5, asr #21
    1ff0:	4c023203 	sfmmi	f3, 4, [r2], {3}
    1ff4:	4a000000 	bmi	1ffc <__Stack_Size+0x1bfc>
    1ff8:	00082f0b 	andeq	r2, r8, fp, lsl #30
    1ffc:	02330300 	eorseq	r0, r3, #0, 6
    2000:	0000007f 	andeq	r0, r0, pc, ror r0
    2004:	0ad00b4c 	beq	ff404d3c <SCS_BASE+0x1f3f6d3c>
    2008:	34030000 	strcc	r0, [r3], #-0
    200c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2010:	0c004e00 	stceq	14, cr4, [r0], {-0}
    2014:	00000257 	andeq	r0, r0, r7, asr r2
    2018:	b6023503 	strlt	r3, [r2], -r3, lsl #10
    201c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2020:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    2024:	00000391 	muleq	r0, r1, r3
    2028:	0052530a 	subseq	r5, r2, sl, lsl #6
    202c:	7f023a03 	svcvc	0x00023a03
    2030:	00000000 	andeq	r0, r0, r0
    2034:	0007b20b 	andeq	fp, r7, fp, lsl #4
    2038:	023b0300 	eorseq	r0, fp, #0, 6
    203c:	0000004c 	andeq	r0, r0, ip, asr #32
    2040:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    2044:	023c0300 	eorseq	r0, ip, #0, 6
    2048:	0000007f 	andeq	r0, r0, pc, ror r0
    204c:	07bc0b04 	ldreq	r0, [ip, r4, lsl #22]!
    2050:	3d030000 	stccc	0, cr0, [r3, #-0]
    2054:	00004c02 	andeq	r4, r0, r2, lsl #24
    2058:	420a0600 	andmi	r0, sl, #0, 12
    205c:	03005252 	movweq	r5, #594	; 0x252
    2060:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    2064:	0b080000 	bleq	20206c <__Stack_Size+0x201c6c>
    2068:	000007c6 	andeq	r0, r0, r6, asr #15
    206c:	4c023f03 	stcmi	15, cr3, [r2], {3}
    2070:	0a000000 	beq	2078 <__Stack_Size+0x1c78>
    2074:	3152430a 	cmpcc	r2, sl, lsl #6
    2078:	02400300 	subeq	r0, r0, #0, 6
    207c:	0000007f 	andeq	r0, r0, pc, ror r0
    2080:	07d00b0c 	ldrbeq	r0, [r0, ip, lsl #22]
    2084:	41030000 	mrsmi	r0, (UNDEF: 3)
    2088:	00004c02 	andeq	r4, r0, r2, lsl #24
    208c:	430a0e00 	movwmi	r0, #44544	; 0xae00
    2090:	03003252 	movweq	r3, #594	; 0x252
    2094:	007f0242 	rsbseq	r0, pc, r2, asr #4
    2098:	0b100000 	bleq	4020a0 <__Stack_Size+0x401ca0>
    209c:	000007da 	ldrdeq	r0, [r0], -sl
    20a0:	4c024303 	stcmi	3, cr4, [r2], {3}
    20a4:	12000000 	andne	r0, r0, #0
    20a8:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    20ac:	02440300 	subeq	r0, r4, #0, 6
    20b0:	0000007f 	andeq	r0, r0, pc, ror r0
    20b4:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
    20b8:	45030000 	strmi	r0, [r3, #-0]
    20bc:	00004c02 	andeq	r4, r0, r2, lsl #24
    20c0:	3c0b1600 	stccc	6, cr1, [fp], {-0}
    20c4:	03000002 	movweq	r0, #2
    20c8:	007f0246 	rsbseq	r0, pc, r6, asr #4
    20cc:	0b180000 	bleq	6020d4 <__Stack_Size+0x601cd4>
    20d0:	000007ee 	andeq	r0, r0, lr, ror #15
    20d4:	4c024703 	stcmi	7, cr4, [r2], {3}
    20d8:	1a000000 	bne	20e0 <__Stack_Size+0x1ce0>
    20dc:	04a40c00 	strteq	r0, [r4], #3072	; 0xc00
    20e0:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    20e4:	0002d302 	andeq	sp, r2, r2, lsl #6
    20e8:	0f4b0d00 	svceq	0x004b0d00
    20ec:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    20f0:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
    20f4:	00000002 	andeq	r0, r0, r2
    20f8:	180d9c01 	stmdane	sp, {r0, sl, fp, ip, pc}
    20fc:	0100000f 	tsteq	r0, pc
    2100:	000afa35 	andeq	pc, sl, r5, lsr sl	; <UNPREDICTABLE>
    2104:	00000208 	andeq	r0, r0, r8, lsl #4
    2108:	0d9c0100 	ldfeqs	f0, [ip]
    210c:	000011ef 	andeq	r1, r0, pc, ror #3
    2110:	0afc4401 	beq	fff1311c <SCS_BASE+0x1ff0511c>
    2114:	00020800 	andeq	r0, r2, r0, lsl #16
    2118:	9c010000 	stcls	0, cr0, [r1], {-0}
    211c:	000f710d 	andeq	r7, pc, sp, lsl #2
    2120:	fe510100 	cdp2	1, 5, cr0, cr1, cr0, {0}
    2124:	0208000a 	andeq	r0, r8, #10
    2128:	01000000 	mrseq	r0, (UNDEF: 0)
    212c:	0ea80d9c 	mcreq	13, 5, r0, cr8, cr12, {4}
    2130:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    2134:	08000b00 	stmdaeq	r0, {r8, r9, fp}
    2138:	00000002 	andeq	r0, r0, r2
    213c:	780d9c01 	stmdavc	sp, {r0, sl, fp, ip, pc}
    2140:	01000010 	tsteq	r0, r0, lsl r0
    2144:	000b026b 	andeq	r0, fp, fp, ror #4
    2148:	00000208 	andeq	r0, r0, r8, lsl #4
    214c:	0d9c0100 	ldfeqs	f0, [ip]
    2150:	00001119 	andeq	r1, r0, r9, lsl r1
    2154:	0b047601 	bleq	11f960 <__Stack_Size+0x11f560>
    2158:	00020800 	andeq	r0, r2, r0, lsl #16
    215c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2160:	000ced0d 	andeq	lr, ip, sp, lsl #26
    2164:	06810100 	streq	r0, [r1], r0, lsl #2
    2168:	0208000b 	andeq	r0, r8, #11
    216c:	01000000 	mrseq	r0, (UNDEF: 0)
    2170:	0f090d9c 	svceq	0x00090d9c
    2174:	8c010000 	stchi	0, cr0, [r1], {-0}
    2178:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	3b0d9c01 	blcc	36918c <__Stack_Size+0x368d8c>
    2184:	0100000f 	tsteq	r0, pc
    2188:	000b1c9f 	muleq	fp, pc, ip	; <UNPREDICTABLE>
    218c:	00000208 	andeq	r0, r0, r8, lsl #4
    2190:	0d9c0100 	ldfeqs	f0, [ip]
    2194:	00001212 	andeq	r1, r0, r2, lsl r2
    2198:	0b1eaa01 	bleq	7ac9a4 <__Stack_Size+0x7ac5a4>
    219c:	00020800 	andeq	r0, r2, r0, lsl #16
    21a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    21a4:	000fe30d 	andeq	lr, pc, sp, lsl #6
    21a8:	20b50100 	adcscs	r0, r5, r0, lsl #2
    21ac:	0208000b 	andeq	r0, r8, #11
    21b0:	01000000 	mrseq	r0, (UNDEF: 0)
    21b4:	10850d9c 	umullne	r0, r5, ip, sp
    21b8:	c0010000 	andgt	r0, r1, r0
    21bc:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
    21c0:	00000002 	andeq	r0, r0, r2
    21c4:	e20d9c01 	and	r9, sp, #256	; 0x100
    21c8:	01000010 	tsteq	r0, r0, lsl r0
    21cc:	000b24cb 	andeq	r2, fp, fp, asr #9
    21d0:	00000208 	andeq	r0, r0, r8, lsl #4
    21d4:	0d9c0100 	ldfeqs	f0, [ip]
    21d8:	0000116a 	andeq	r1, r0, sl, ror #2
    21dc:	0b26d601 	bleq	9b79e8 <__Stack_Size+0x9b75e8>
    21e0:	00020800 	andeq	r0, r2, r0, lsl #16
    21e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    21e8:	000d800d 	andeq	r8, sp, sp
    21ec:	28e10100 	stmiacs	r1!, {r8}^
    21f0:	0208000b 	andeq	r0, r8, #11
    21f4:	01000000 	mrseq	r0, (UNDEF: 0)
    21f8:	103d0d9c 	mlasne	sp, ip, sp, r0
    21fc:	ec010000 	stc	0, cr0, [r1], {-0}
    2200:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
    2204:	00000002 	andeq	r0, r0, r2
    2208:	920d9c01 	andls	r9, sp, #256	; 0x100
    220c:	01000011 	tsteq	r0, r1, lsl r0
    2210:	000b2cf7 	strdeq	r2, [fp], -r7
    2214:	00000208 	andeq	r0, r0, r8, lsl #4
    2218:	0e9c0100 	fmleqe	f0, f4, f0
    221c:	00000e38 	andeq	r0, r0, r8, lsr lr
    2220:	2e010201 	cdpcs	2, 0, cr0, cr1, cr1, {0}
    2224:	0208000b 	andeq	r0, r8, #11
    2228:	01000000 	mrseq	r0, (UNDEF: 0)
    222c:	100d0e9c 	mulne	sp, ip, lr
    2230:	0d010000 	stceq	0, cr0, [r1, #-0]
    2234:	000b3001 	andeq	r3, fp, r1
    2238:	00000208 	andeq	r0, r0, r8, lsl #4
    223c:	0e9c0100 	fmleqe	f0, f4, f0
    2240:	00001179 	andeq	r1, r0, r9, ror r1
    2244:	00011801 	andeq	r1, r1, r1, lsl #16
    2248:	02000000 	andeq	r0, r0, #0
    224c:	01000000 	mrseq	r0, (UNDEF: 0)
    2250:	0deb0e9c 	stcleq	14, cr0, [fp, #624]!	; 0x270
    2254:	23010000 	movwcs	r0, #4096	; 0x1000
    2258:	00000001 	andeq	r0, r0, r1
    225c:	00000200 	andeq	r0, r0, r0, lsl #4
    2260:	0e9c0100 	fmleqe	f0, f4, f0
    2264:	00000fa9 	andeq	r0, r0, r9, lsr #31
    2268:	00012e01 	andeq	r2, r1, r1, lsl #28
    226c:	02000000 	andeq	r0, r0, #0
    2270:	01000000 	mrseq	r0, (UNDEF: 0)
    2274:	11510e9c 			; <UNDEFINED> instruction: 0x11510e9c
    2278:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    227c:	00000001 	andeq	r0, r0, r1
    2280:	00000200 	andeq	r0, r0, r0, lsl #4
    2284:	0e9c0100 	fmleqe	f0, f4, f0
    2288:	00000dd2 	ldrdeq	r0, [r0], -r2
    228c:	00014401 	andeq	r4, r1, r1, lsl #8
    2290:	02000000 	andeq	r0, r0, #0
    2294:	01000000 	mrseq	r0, (UNDEF: 0)
    2298:	10940e9c 	umullsne	r0, r4, ip, lr
    229c:	4f010000 	svcmi	0x00010000
    22a0:	00000001 	andeq	r0, r0, r1
    22a4:	00000200 	andeq	r0, r0, r0, lsl #4
    22a8:	0e9c0100 	fmleqe	f0, f4, f0
    22ac:	000011c6 	andeq	r1, r0, r6, asr #3
    22b0:	00015a01 	andeq	r5, r1, r1, lsl #20
    22b4:	02000000 	andeq	r0, r0, #0
    22b8:	01000000 	mrseq	r0, (UNDEF: 0)
    22bc:	0e040e9c 	mcreq	14, 0, r0, cr4, cr12, {4}
    22c0:	65010000 	strvs	r0, [r1, #-0]
    22c4:	000b3201 	andeq	r3, fp, r1, lsl #4
    22c8:	00000208 	andeq	r0, r0, r8, lsl #4
    22cc:	0e9c0100 	fmleqe	f0, f4, f0
    22d0:	00000e8f 	andeq	r0, r0, pc, lsl #29
    22d4:	34017101 	strcc	r7, [r1], #-257	; 0x101
    22d8:	0208000b 	andeq	r0, r8, #11
    22dc:	01000000 	mrseq	r0, (UNDEF: 0)
    22e0:	105e0f9c 			; <UNDEFINED> instruction: 0x105e0f9c
    22e4:	7d010000 	stcvc	0, cr0, [r1, #-0]
    22e8:	000b3601 	andeq	r3, fp, r1, lsl #12
    22ec:	00000408 	andeq	r0, r0, r8, lsl #8
    22f0:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    22f4:	10000005 	andne	r0, r0, r5
    22f8:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
    22fc:	00000967 	andeq	r0, r0, r7, ror #18
    2300:	11060e00 	tstne	r6, r0, lsl #28
    2304:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2308:	000b3a01 	andeq	r3, fp, r1, lsl #20
    230c:	00000208 	andeq	r0, r0, r8, lsl #4
    2310:	0e9c0100 	fmleqe	f0, f4, f0
    2314:	00000ece 	andeq	r0, r0, lr, asr #29
    2318:	3c019401 	cfstrscc	mvf9, [r1], {1}
    231c:	0208000b 	andeq	r0, r8, #11
    2320:	01000000 	mrseq	r0, (UNDEF: 0)
    2324:	0cda0e9c 	ldcleq	14, cr0, [sl], {156}	; 0x9c
    2328:	9f010000 	svcls	0x00010000
    232c:	000b3e01 	andeq	r3, fp, r1, lsl #28
    2330:	00000208 	andeq	r0, r0, r8, lsl #4
    2334:	0e9c0100 	fmleqe	f0, f4, f0
    2338:	00000d34 	andeq	r0, r0, r4, lsr sp
    233c:	4001aa01 	andmi	sl, r1, r1, lsl #20
    2340:	0208000b 	andeq	r0, r8, #11
    2344:	01000000 	mrseq	r0, (UNDEF: 0)
    2348:	11b30e9c 			; <UNDEFINED> instruction: 0x11b30e9c
    234c:	b6010000 	strlt	r0, [r1], -r0
    2350:	000b4201 	andeq	r4, fp, r1, lsl #4
    2354:	00000208 	andeq	r0, r0, r8, lsl #4
    2358:	0e9c0100 	fmleqe	f0, f4, f0
    235c:	00000ff5 	strdeq	r0, [r0], -r5
    2360:	4401c201 	strmi	ip, [r1], #-513	; 0x201
    2364:	0208000b 	andeq	r0, r8, #11
    2368:	01000000 	mrseq	r0, (UNDEF: 0)
    236c:	0f960e9c 	svceq	0x00960e9c
    2370:	cd010000 	stcgt	0, cr0, [r1, #-0]
    2374:	000b4601 	andeq	r4, fp, r1, lsl #12
    2378:	00000208 	andeq	r0, r0, r8, lsl #4
    237c:	0f9c0100 	svceq	0x009c0100
    2380:	00001202 	andeq	r1, r0, r2, lsl #4
    2384:	4801dc01 	stmdami	r1, {r0, sl, fp, ip, lr, pc}
    2388:	1408000b 	strne	r0, [r8], #-11
    238c:	01000000 	mrseq	r0, (UNDEF: 0)
    2390:	00066d9c 	muleq	r6, ip, sp
    2394:	0b541100 	bleq	150679c <__Stack_Size+0x150639c>
    2398:	096e0800 	stmdbeq	lr!, {fp}^
    239c:	06630000 	strbteq	r0, [r3], -r0
    23a0:	01120000 	tsteq	r2, r0
    23a4:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    23a8:	40035001 	andmi	r5, r3, r1
    23ac:	1000244a 	andne	r2, r0, sl, asr #8
    23b0:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
    23b4:	0000098b 	andeq	r0, r0, fp, lsl #19
    23b8:	0e7f0e00 	cdpeq	14, 7, cr0, cr15, cr0, {0}
    23bc:	ef010000 	svc	0x00010000
    23c0:	000b5c01 	andeq	r5, fp, r1, lsl #24
    23c4:	00000208 	andeq	r0, r0, r8, lsl #4
    23c8:	0e9c0100 	fmleqe	f0, f4, f0
    23cc:	000010ad 	andeq	r1, r0, sp, lsr #1
    23d0:	5e01fa01 	vmlapl.f32	s30, s2, s2
    23d4:	0208000b 	andeq	r0, r8, #11
    23d8:	01000000 	mrseq	r0, (UNDEF: 0)
    23dc:	0daa0e9c 	stceq	14, cr0, [sl, #624]!	; 0x270
    23e0:	05010000 	streq	r0, [r1, #-0]
    23e4:	000b6002 	andeq	r6, fp, r2
    23e8:	00000208 	andeq	r0, r0, r8, lsl #4
    23ec:	0e9c0100 	fmleqe	f0, f4, f0
    23f0:	000010f3 	strdeq	r1, [r0], -r3
    23f4:	62021001 	andvs	r1, r2, #1
    23f8:	0208000b 	andeq	r0, r8, #11
    23fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2400:	0cc70e9c 	stcleq	14, cr0, [r7], {156}	; 0x9c
    2404:	1b010000 	blne	4240c <__Stack_Size+0x4200c>
    2408:	000b6402 	andeq	r6, fp, r2, lsl #8
    240c:	00000208 	andeq	r0, r0, r8, lsl #4
    2410:	0e9c0100 	fmleqe	f0, f4, f0
    2414:	000010bd 	strheq	r1, [r0], -sp
    2418:	66022601 	strvs	r2, [r2], -r1, lsl #12
    241c:	0208000b 	andeq	r0, r8, #11
    2420:	01000000 	mrseq	r0, (UNDEF: 0)
    2424:	104e0e9c 	umaalne	r0, lr, ip, lr
    2428:	31010000 	mrscc	r0, (UNDEF: 1)
    242c:	000b6802 	andeq	r6, fp, r2, lsl #16
    2430:	00000208 	andeq	r0, r0, r8, lsl #4
    2434:	0e9c0100 	fmleqe	f0, f4, f0
    2438:	000011a3 	andeq	r1, r0, r3, lsr #3
    243c:	6a023c01 	bvs	91448 <__Stack_Size+0x91048>
    2440:	0208000b 	andeq	r0, r8, #11
    2444:	01000000 	mrseq	r0, (UNDEF: 0)
    2448:	10d00f9c 	smullsne	r0, r0, ip, pc	; <UNPREDICTABLE>
    244c:	4d010000 	stcmi	0, cr0, [r1, #-0]
    2450:	000b6c02 	andeq	r6, fp, r2, lsl #24
    2454:	00003408 	andeq	r3, r0, r8, lsl #8
    2458:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    245c:	11000007 	tstne	r0, r7
    2460:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
    2464:	00000993 	muleq	r0, r3, r9
    2468:	00000731 	andeq	r0, r0, r1, lsr r7
    246c:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    2470:	1205250a 	andne	r2, r5, #41943040	; 0x2800000
    2474:	0c055001 	stceq	0, cr5, [r5], {1}
    2478:	40013800 	andmi	r3, r1, r0, lsl #16
    247c:	0b8c1300 	bleq	fe307084 <SCS_BASE+0x1e2f9084>
    2480:	09b30800 	ldmibeq	r3!, {fp}
    2484:	01120000 	tsteq	r2, r0
    2488:	000c0550 	andeq	r0, ip, r0, asr r5
    248c:	00400138 	subeq	r0, r0, r8, lsr r1
    2490:	12210f00 	eorne	r0, r1, #0, 30
    2494:	5d010000 	stcpl	0, cr0, [r1, #-0]
    2498:	000ba002 	andeq	sl, fp, r2
    249c:	00003c08 	andeq	r3, r0, r8, lsl #24
    24a0:	7d9c0100 	ldfvcs	f0, [ip]
    24a4:	14000007 	strne	r0, [r0], #-7
    24a8:	01007273 	tsteq	r0, r3, ror r2
    24ac:	003a0262 	eorseq	r0, sl, r2, ror #4
    24b0:	03050000 	movweq	r0, #20480	; 0x5000
    24b4:	2000010c 	andcs	r0, r0, ip, lsl #2
    24b8:	000bba13 	andeq	fp, fp, r3, lsl sl
    24bc:	0009b308 	andeq	fp, r9, r8, lsl #6
    24c0:	50011200 	andpl	r1, r1, r0, lsl #4
    24c4:	00007502 	andeq	r7, r0, r2, lsl #10
    24c8:	0ebc0e00 	cdpeq	14, 11, cr0, cr12, cr0, {0}
    24cc:	73010000 	movwvc	r0, #4096	; 0x1000
    24d0:	000bdc02 	andeq	sp, fp, r2, lsl #24
    24d4:	00000208 	andeq	r0, r0, r8, lsl #4
    24d8:	0e9c0100 	fmleqe	f0, f4, f0
    24dc:	00000d1f 	andeq	r0, r0, pc, lsl sp
    24e0:	de027f01 	cdple	15, 0, cr7, cr2, cr1, {0}
    24e4:	0208000b 	andeq	r0, r8, #11
    24e8:	01000000 	mrseq	r0, (UNDEF: 0)
    24ec:	0d590e9c 	ldcleq	14, cr0, [r9, #-624]	; 0xfffffd90
    24f0:	8a010000 	bhi	424f8 <__Stack_Size+0x420f8>
    24f4:	000be002 	andeq	lr, fp, r2
    24f8:	00000208 	andeq	r0, r0, r8, lsl #4
    24fc:	0e9c0100 	fmleqe	f0, f4, f0
    2500:	00000dbd 			; <UNDEFINED> instruction: 0x00000dbd
    2504:	e2029501 	and	r9, r2, #4194304	; 0x400000
    2508:	0208000b 	andeq	r0, r8, #11
    250c:	01000000 	mrseq	r0, (UNDEF: 0)
    2510:	11240e9c 			; <UNDEFINED> instruction: 0x11240e9c
    2514:	a0010000 	andge	r0, r1, r0
    2518:	000be402 	andeq	lr, fp, r2, lsl #8
    251c:	00000208 	andeq	r0, r0, r8, lsl #4
    2520:	0e9c0100 	fmleqe	f0, f4, f0
    2524:	00000f83 	andeq	r0, r0, r3, lsl #31
    2528:	e602ac01 	str	sl, [r2], -r1, lsl #24
    252c:	0208000b 	andeq	r0, r8, #11
    2530:	01000000 	mrseq	r0, (UNDEF: 0)
    2534:	0ee10e9c 	mcreq	14, 7, r0, cr1, cr12, {4}
    2538:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    253c:	000be802 	andeq	lr, fp, r2, lsl #16
    2540:	00000208 	andeq	r0, r0, r8, lsl #4
    2544:	0e9c0100 	fmleqe	f0, f4, f0
    2548:	00000d6d 	andeq	r0, r0, sp, ror #26
    254c:	ea02c301 	b	b3158 <__Stack_Size+0xb2d58>
    2550:	0208000b 	andeq	r0, r8, #11
    2554:	01000000 	mrseq	r0, (UNDEF: 0)
    2558:	0f2b0e9c 	svceq	0x002b0e9c
    255c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2560:	000bec02 	andeq	lr, fp, r2, lsl #24
    2564:	00000208 	andeq	r0, r0, r8, lsl #4
    2568:	0e9c0100 	fmleqe	f0, f4, f0
    256c:	00000fc2 	andeq	r0, r0, r2, asr #31
    2570:	ee02d901 	cdp	9, 0, cr13, cr2, cr1, {0}
    2574:	0208000b 	andeq	r0, r8, #11
    2578:	01000000 	mrseq	r0, (UNDEF: 0)
    257c:	0e160e9c 	mrceq	14, 0, r0, cr6, cr12, {4}
    2580:	e4010000 	str	r0, [r1], #-0
    2584:	000bf002 	andeq	pc, fp, r2
    2588:	00000208 	andeq	r0, r0, r8, lsl #4
    258c:	0e9c0100 	fmleqe	f0, f4, f0
    2590:	000011df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    2594:	f202ef01 	vmax.f32	d14, d2, d1
    2598:	0208000b 	andeq	r0, r8, #11
    259c:	01000000 	mrseq	r0, (UNDEF: 0)
    25a0:	0e490e9c 	mcreq	14, 2, r0, cr9, cr12, {4}
    25a4:	fa010000 	blx	425ac <__Stack_Size+0x421ac>
    25a8:	000bf402 	andeq	pc, fp, r2, lsl #8
    25ac:	00000208 	andeq	r0, r0, r8, lsl #4
    25b0:	0e9c0100 	fmleqe	f0, f4, f0
    25b4:	00000d48 	andeq	r0, r0, r8, asr #26
    25b8:	f6030501 			; <UNDEFINED> instruction: 0xf6030501
    25bc:	0208000b 	andeq	r0, r8, #11
    25c0:	01000000 	mrseq	r0, (UNDEF: 0)
    25c4:	0fd20e9c 	svceq	0x00d20e9c
    25c8:	10010000 	andne	r0, r1, r0
    25cc:	000bf803 	andeq	pc, fp, r3, lsl #16
    25d0:	00000208 	andeq	r0, r0, r8, lsl #4
    25d4:	0e9c0100 	fmleqe	f0, f4, f0
    25d8:	00000ef9 	strdeq	r0, [r0], -r9
    25dc:	fa031b01 	blx	c91e8 <__Stack_Size+0xc8de8>
    25e0:	0208000b 	andeq	r0, r8, #11
    25e4:	01000000 	mrseq	r0, (UNDEF: 0)
    25e8:	0e6f0e9c 	mcreq	14, 3, r0, cr15, cr12, {4}
    25ec:	26010000 	strcs	r0, [r1], -r0
    25f0:	000bfc03 	andeq	pc, fp, r3, lsl #24
    25f4:	00000208 	andeq	r0, r0, r8, lsl #4
    25f8:	0e9c0100 	fmleqe	f0, f4, f0
    25fc:	00000f58 	andeq	r0, r0, r8, asr pc
    2600:	fe033101 	cdp2	1, 0, cr3, cr3, cr1, {0}
    2604:	0208000b 	andeq	r0, r8, #11
    2608:	01000000 	mrseq	r0, (UNDEF: 0)
    260c:	11380e9c 			; <UNDEFINED> instruction: 0x11380e9c
    2610:	3c010000 	stccc	0, cr0, [r1], {-0}
    2614:	000c0003 	andeq	r0, ip, r3
    2618:	00000208 	andeq	r0, r0, r8, lsl #4
    261c:	0e9c0100 	fmleqe	f0, f4, f0
    2620:	00000d91 	muleq	r0, r1, sp
    2624:	02034701 	andeq	r4, r3, #262144	; 0x40000
    2628:	0208000c 	andeq	r0, r8, #12
    262c:	01000000 	mrseq	r0, (UNDEF: 0)
    2630:	0d040e9c 	stceq	14, cr0, [r4, #-624]	; 0xfffffd90
    2634:	53010000 	movwpl	r0, #4096	; 0x1000
    2638:	000c0403 	andeq	r0, ip, r3, lsl #8
    263c:	00000208 	andeq	r0, r0, r8, lsl #4
    2640:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    2644:	00000205 	andeq	r0, r0, r5, lsl #4
    2648:	006f1d01 	rsbeq	r1, pc, r1, lsl #26
    264c:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    2650:	13000000 	movwne	r0, #0
    2654:	17000009 	strne	r0, [r0, -r9]
    2658:	000000af 	andeq	r0, r0, pc, lsr #1
    265c:	180003ff 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}
    2660:	000000a5 	andeq	r0, r0, r5, lsr #1
    2664:	1f024701 	svcne	0x00024701
    2668:	05000009 	streq	r0, [r0, #-9]
    266c:	00000902 	andeq	r0, r0, r2, lsl #18
    2670:	0003e918 	andeq	lr, r3, r8, lsl r9
    2674:	02480100 	subeq	r0, r8, #0, 2
    2678:	00000930 	andeq	r0, r0, r0, lsr r9
    267c:	00004c05 	andeq	r4, r0, r5, lsl #24
    2680:	09721800 	ldmdbeq	r2!, {fp, ip}^
    2684:	4a010000 	bmi	4268c <__Stack_Size+0x4228c>
    2688:	00094102 	andeq	r4, r9, r2, lsl #2
    268c:	005e0500 	subseq	r0, lr, r0, lsl #10
    2690:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    2694:	56000000 	strpl	r0, [r0], -r0
    2698:	19000009 	stmdbne	r0, {r0, r3}
    269c:	000000af 	andeq	r0, r0, pc, lsr #1
    26a0:	de1800ff 	mrcle	0, 0, r0, cr8, cr15, {7}
    26a4:	01000006 	tsteq	r0, r6
    26a8:	0962024b 	stmdbeq	r2!, {r0, r1, r3, r6, r9}^
    26ac:	46050000 	strmi	r0, [r5], -r0
    26b0:	1a000009 	bne	26dc <__Stack_Size+0x22dc>
    26b4:	00001030 	andeq	r1, r0, r0, lsr r0
    26b8:	591b1501 	ldmdbpl	fp, {r0, r8, sl, ip}
    26bc:	0400000e 	streq	r0, [r0], #-14
    26c0:	098502fe 	stmibeq	r5, {r1, r2, r3, r4, r5, r6, r7, r9}
    26c4:	851c0000 	ldrhi	r0, [ip, #-0]
    26c8:	1c000009 	stcne	0, cr0, [r0], {9}
    26cc:	0000004c 	andeq	r0, r0, ip, asr #32
    26d0:	c7041d00 	strgt	r1, [r4, -r0, lsl #26]
    26d4:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    26d8:	00000680 	andeq	r0, r0, r0, lsl #13
    26dc:	1f01d901 	svcne	0x0001d901
    26e0:	0000101e 	andeq	r1, r0, lr, lsl r0
    26e4:	00a4f805 	adceq	pc, r4, r5, lsl #16
    26e8:	09ad0000 	stmibeq	sp!, {}	; <UNPREDICTABLE>
    26ec:	ad1c0000 	ldcge	0, cr0, [ip, #-0]
    26f0:	1c000009 	stcne	0, cr0, [r0], {9}
    26f4:	0000004c 	andeq	r0, r0, ip, asr #32
    26f8:	91041d00 	tstls	r4, r0, lsl #26
    26fc:	20000003 	andcs	r0, r0, r3
    2700:	00000e26 	andeq	r0, r0, r6, lsr #28
    2704:	004ced05 	subeq	lr, ip, r5, lsl #26
    2708:	ad1c0000 	ldcge	0, cr0, [ip, #-0]
    270c:	00000009 	andeq	r0, r0, r9
    2710:	00012400 	andeq	r2, r1, r0, lsl #8
    2714:	bd000400 	cfstrslt	mvf0, [r0, #-0]
    2718:	04000005 	streq	r0, [r0], #-5
    271c:	00002901 	andeq	r2, r0, r1, lsl #18
    2720:	12330100 	eorsne	r0, r3, #0, 2
    2724:	039f0000 	orrseq	r0, pc, #0
    2728:	0a7f0000 	beq	1fc2730 <__Stack_Size+0x1fc2330>
    272c:	04020000 	streq	r0, [r2], #-0
    2730:	00082605 	andeq	r2, r8, r5, lsl #12
    2734:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2738:	000007f8 	strdeq	r0, [r0], -r8
    273c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    2740:	02000009 	andeq	r0, r0, #9
    2744:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    2748:	02020000 	andeq	r0, r2, #0
    274c:	000bd007 	andeq	sp, fp, r7
    2750:	38750300 	ldmdacc	r5!, {r8, r9}^
    2754:	4a290200 	bmi	a42f5c <__Stack_Size+0xa42b5c>
    2758:	02000000 	andeq	r0, r0, #0
    275c:	09d50801 	ldmibeq	r5, {r0, fp}^
    2760:	04020000 	streq	r0, [r2], #-0
    2764:	00092a07 	andeq	r2, r9, r7, lsl #20
    2768:	00400400 	subeq	r0, r0, r0, lsl #8
    276c:	00680000 	rsbeq	r0, r8, r0
    2770:	51050000 	mrspl	r0, (UNDEF: 5)
    2774:	11000000 	mrsne	r0, (UNDEF: 0)
    2778:	127a0600 	rsbsne	r0, sl, #0, 12
    277c:	16010000 	strne	r0, [r1], -r0
    2780:	00000079 	andeq	r0, r0, r9, ror r0
    2784:	27190305 	ldrcs	r0, [r9, -r5, lsl #6]
    2788:	58070800 	stmdapl	r7, {fp}
    278c:	04000000 	streq	r0, [r0], #-0
    2790:	00000040 	andeq	r0, r0, r0, asr #32
    2794:	0000008e 	andeq	r0, r0, lr, lsl #1
    2798:	00005105 	andeq	r5, r0, r5, lsl #2
    279c:	06004200 	streq	r4, [r0], -r0, lsl #4
    27a0:	000012d9 	ldrdeq	r1, [r0], -r9
    27a4:	009f3001 	addseq	r3, pc, r1
    27a8:	03050000 	movweq	r0, #20480	; 0x5000
    27ac:	080026d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, sp}
    27b0:	00007e07 	andeq	r7, r0, r7, lsl #28
    27b4:	00400400 	subeq	r0, r0, r0, lsl #8
    27b8:	00b40000 	adcseq	r0, r4, r0
    27bc:	51050000 	mrspl	r0, (UNDEF: 5)
    27c0:	03000000 	movweq	r0, #0
    27c4:	129c0600 	addsne	r0, ip, #0, 12
    27c8:	83010000 	movwhi	r0, #4096	; 0x1000
    27cc:	000000c5 	andeq	r0, r0, r5, asr #1
    27d0:	26d20305 	ldrbcs	r0, [r2], r5, lsl #6
    27d4:	a4070800 	strge	r0, [r7], #-2048	; 0x800
    27d8:	06000000 	streq	r0, [r0], -r0
    27dc:	0000125c 	andeq	r1, r0, ip, asr r2
    27e0:	00db8b01 	sbcseq	r8, fp, r1, lsl #22
    27e4:	03050000 	movweq	r0, #20480	; 0x5000
    27e8:	080026c0 	stmdaeq	r0, {r6, r7, r9, sl, sp}
    27ec:	00005807 	andeq	r5, r0, r7, lsl #16
    27f0:	00400400 	subeq	r0, r0, r0, lsl #8
    27f4:	00f00000 	rscseq	r0, r0, r0
    27f8:	51050000 	mrspl	r0, (UNDEF: 5)
    27fc:	33000000 	movwcc	r0, #0
    2800:	12ba0600 	adcsne	r0, sl, #0, 12
    2804:	9d010000 	stcls	0, cr0, [r1, #-0]
    2808:	00000101 	andeq	r0, r0, r1, lsl #2
    280c:	268c0305 	strcs	r0, [ip], r5, lsl #6
    2810:	e0070800 	and	r0, r7, r0, lsl #16
    2814:	04000000 	streq	r0, [r0], #-0
    2818:	00000040 	andeq	r0, r0, r0, asr #32
    281c:	00000116 	andeq	r0, r0, r6, lsl r1
    2820:	00005105 	andeq	r5, r0, r5, lsl #2
    2824:	06001900 	streq	r1, [r0], -r0, lsl #18
    2828:	0000123e 	andeq	r1, r0, lr, lsr r2
    282c:	0106b701 	tsteq	r6, r1, lsl #14
    2830:	03050000 	movweq	r0, #20480	; 0x5000
    2834:	20000001 	andcs	r0, r0, r1
    2838:	00038600 	andeq	r8, r3, r0, lsl #12
    283c:	0f000400 	svceq	0x00000400
    2840:	04000006 	streq	r0, [r0], #-6
    2844:	00002901 	andeq	r2, r0, r1, lsl #18
    2848:	130c0100 	movwne	r0, #49408	; 0xc100
    284c:	039f0000 	orrseq	r0, pc, #0
    2850:	03480000 	movteq	r0, #32768	; 0x8000
    2854:	00000000 	andeq	r0, r0, r0
    2858:	0ac60000 	beq	ff182860 <SCS_BASE+0x1f174860>
    285c:	04020000 	streq	r0, [r2], #-0
    2860:	00082605 	andeq	r2, r8, r5, lsl #12
    2864:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2868:	000007f8 	strdeq	r0, [r0], -r8
    286c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    2870:	03000009 	movweq	r0, #9
    2874:	00323375 	eorseq	r3, r2, r5, ror r3
    2878:	00452702 	subeq	r2, r5, r2, lsl #14
    287c:	04020000 	streq	r0, [r2], #-0
    2880:	00093307 	andeq	r3, r9, r7, lsl #6
    2884:	31750300 	cmncc	r5, r0, lsl #6
    2888:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    288c:	00000057 	andeq	r0, r0, r7, asr r0
    2890:	d0070202 	andle	r0, r7, r2, lsl #4
    2894:	0300000b 	movweq	r0, #11
    2898:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    289c:	00006829 	andeq	r6, r0, r9, lsr #16
    28a0:	08010200 	stmdaeq	r1, {r9}
    28a4:	000009d5 	ldrdeq	r0, [r0], -r5
    28a8:	00045204 	andeq	r5, r4, r4, lsl #4
    28ac:	7a2f0200 	bvc	bc30b4 <__Stack_Size+0xbc2cb4>
    28b0:	05000000 	streq	r0, [r0, #-0]
    28b4:	00000045 	andeq	r0, r0, r5, asr #32
    28b8:	3a020106 	bcc	82cd8 <__Stack_Size+0x828d8>
    28bc:	00000094 	muleq	r0, r4, r0
    28c0:	00086e07 	andeq	r6, r8, r7, lsl #28
    28c4:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    28c8:	01000002 	tsteq	r0, r2
    28cc:	05fc0400 	ldrbeq	r0, [ip, #1024]!	; 0x400
    28d0:	3a020000 	bcc	828d8 <__Stack_Size+0x824d8>
    28d4:	0000007f 	andeq	r0, r0, pc, ror r0
    28d8:	2a070402 	bcs	1c38e8 <__Stack_Size+0x1c34e8>
    28dc:	06000009 	streq	r0, [r0], -r9
    28e0:	cd1c0301 	ldcgt	3, cr0, [ip, #-4]
    28e4:	07000000 	streq	r0, [r0, -r0]
    28e8:	00000465 	andeq	r0, r0, r5, ror #8
    28ec:	08340701 	ldmdaeq	r4!, {r0, r8, r9, sl}
    28f0:	07020000 	streq	r0, [r2, -r0]
    28f4:	00000132 	andeq	r0, r0, r2, lsr r1
    28f8:	04ef0703 	strbteq	r0, [pc], #1795	; 2900 <__Stack_Size+0x2500>
    28fc:	07040000 	streq	r0, [r4, -r0]
    2900:	00000407 	andeq	r0, r0, r7, lsl #8
    2904:	51040005 	tstpl	r4, r5
    2908:	03000007 	movweq	r0, #7
    290c:	0000a622 	andeq	sl, r0, r2, lsr #12
    2910:	5e040800 	cdppl	8, 0, cr0, cr4, cr0, {0}
    2914:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2918:	00000a1f 	andeq	r0, r0, pc, lsl sl
    291c:	0f300501 	svceq	0x00300501
    2920:	07000001 	streq	r0, [r0, -r1]
    2924:	00000a61 	andeq	r0, r0, r1, ror #20
    2928:	0be30700 	bleq	ff8c4530 <SCS_BASE+0x1f8b6530>
    292c:	07010000 	streq	r0, [r1, -r0]
    2930:	000005e9 	andeq	r0, r0, r9, ror #11
    2934:	0c230702 	stceq	7, cr0, [r3], #-8
    2938:	07030000 	streq	r0, [r3, -r0]
    293c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    2940:	09b90704 	ldmibeq	r9!, {r2, r8, r9, sl}
    2944:	00050000 	andeq	r0, r5, r0
    2948:	00135c0a 	andseq	r5, r3, sl, lsl #24
    294c:	08410100 	stmdaeq	r1, {r8}^
    2950:	0c08000c 	stceq	0, cr0, [r8], {12}
    2954:	01000000 	mrseq	r0, (UNDEF: 0)
    2958:	13350b9c 	teqne	r5, #156, 22	; 0x27000
    295c:	76010000 	strvc	r0, [r1], -r0
    2960:	00000094 	muleq	r0, r4, r0
    2964:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
    2968:	00000104 	andeq	r0, r0, r4, lsl #2
    296c:	01b79c01 			; <UNDEFINED> instruction: 0x01b79c01
    2970:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    2974:	01000003 	tsteq	r0, r3
    2978:	0000d876 	andeq	sp, r0, r6, ror r8
    297c:	00073100 	andeq	r3, r7, r0, lsl #2
    2980:	3c6f0c00 	stclcc	12, cr0, [pc], #-0	; 2988 <__Stack_Size+0x2588>
    2984:	76010000 	strvc	r0, [r1], -r0
    2988:	0000004c 	andeq	r0, r0, ip, asr #32
    298c:	0000075d 	andeq	r0, r0, sp, asr r7
    2990:	0013170d 	andseq	r1, r3, sp, lsl #14
    2994:	4c780100 	ldfmie	f0, [r8], #-0
    2998:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    299c:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
    29a0:	00001391 	muleq	r0, r1, r3
    29a4:	005e7901 	subseq	r7, lr, r1, lsl #18
    29a8:	07a80000 	streq	r0, [r8, r0]!
    29ac:	6b0e0000 	blvs	3829b4 <__Stack_Size+0x3825b4>
    29b0:	01000003 	tsteq	r0, r3
    29b4:	0001b77a 	andeq	fp, r1, sl, ror r7
    29b8:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
    29bc:	0003280f 	andeq	r2, r3, pc, lsl #16
    29c0:	35540d00 	ldrbcc	r0, [r4, #-3328]	; 0xd00
    29c4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    29c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    29cc:	000007c7 	andeq	r0, r0, r7, asr #15
    29d0:	000c6e10 	andeq	r6, ip, r0, lsl lr
    29d4:	00031808 	andeq	r1, r3, r8, lsl #16
    29d8:	0001ac00 	andeq	sl, r1, r0, lsl #24
    29dc:	51011100 	mrspl	r1, (UNDEF: 17)
    29e0:	06007d03 	streq	r7, [r0], -r3, lsl #26
    29e4:	0c901200 	lfmeq	f1, 4, [r0], {0}
    29e8:	03320800 	teqeq	r2, #0, 16
    29ec:	00000000 	andeq	r0, r0, r0
    29f0:	0000cd05 	andeq	ip, r0, r5, lsl #26
    29f4:	12fb1300 	rscsne	r1, fp, #0, 6
    29f8:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    29fc:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
    2a00:	0000005c 	andeq	r0, r0, ip, asr r0
    2a04:	02359c01 	eorseq	r9, r5, #256	; 0x100
    2a08:	32140000 	andscc	r0, r4, #0
    2a0c:	0e08000d 	cdpeq	0, 0, cr0, cr8, cr13, {0}
    2a10:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2a14:	15000002 	strne	r0, [r0, #-2]
    2a18:	0000072d 	andeq	r0, r0, sp, lsr #14
    2a1c:	02356701 	eorseq	r6, r5, #262144	; 0x40000
    2a20:	01ef0000 	mvneq	r0, r0
    2a24:	00160000 	andseq	r0, r6, r0
    2a28:	000d3612 	andeq	r3, sp, r2, lsl r6
    2a2c:	00035008 	andeq	r5, r3, r8
    2a30:	0d401700 	stcleq	7, cr1, [r0, #-0]
    2a34:	01200800 	teqeq	r0, r0, lsl #16
    2a38:	01110000 	tsteq	r1, r0
    2a3c:	00740250 	rsbseq	r0, r4, r0, asr r2
    2a40:	22100000 	andscs	r0, r0, #0
    2a44:	6108000d 	tstvs	r8, sp
    2a48:	25000003 	strcs	r0, [r0, #-3]
    2a4c:	11000002 	tstne	r0, r2
    2a50:	03055101 	movweq	r5, #20737	; 0x5101
    2a54:	200006a5 	andcs	r0, r0, r5, lsr #13
    2a58:	01500111 	cmpeq	r0, r1, lsl r1
    2a5c:	60180033 	andsvs	r0, r8, r3, lsr r0
    2a60:	7b08000d 	blvc	202a9c <__Stack_Size+0x20269c>
    2a64:	11000003 	tstne	r0, r3
    2a68:	33015001 	movwcc	r5, #4097	; 0x1001
    2a6c:	04190000 	ldreq	r0, [r9], #-0
    2a70:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2a74:	136c1300 	cmnne	ip, #0, 6
    2a78:	bd010000 	stclt	0, cr0, [r1, #-0]
    2a7c:	00000000 	andeq	r0, r0, r0
    2a80:	00000020 	andeq	r0, r0, r0, lsr #32
    2a84:	02639c01 	rsbeq	r9, r3, #256	; 0x100
    2a88:	790e0000 	stmdbvc	lr, {}	; <UNPREDICTABLE>
    2a8c:	01000013 	tsteq	r0, r3, lsl r0
    2a90:	00003ac0 	andeq	r3, r0, r0, asr #21
    2a94:	14030500 	strne	r0, [r3], #-1280	; 0x500
    2a98:	00200001 	eoreq	r0, r0, r1
    2a9c:	00005e1a 	andeq	r5, r0, sl, lsl lr
    2aa0:	00027300 	andeq	r7, r2, r0, lsl #6
    2aa4:	009f1b00 	addseq	r1, pc, r0, lsl #22
    2aa8:	003f0000 	eorseq	r0, pc, r0
    2aac:	000b3f1c 	andeq	r3, fp, ip, lsl pc
    2ab0:	63210100 	teqvs	r1, #0, 2
    2ab4:	05000002 	streq	r0, [r0, #-2]
    2ab8:	0006a503 	andeq	sl, r6, r3, lsl #10
    2abc:	005e1a20 	subseq	r1, lr, r0, lsr #20
    2ac0:	028f0000 	addeq	r0, pc, #0
    2ac4:	001d0000 	andseq	r0, sp, r0
    2ac8:	0000a51e 	andeq	sl, r0, lr, lsl r5
    2acc:	9a240100 	bls	902ed4 <__Stack_Size+0x902ad4>
    2ad0:	05000002 	streq	r0, [r0, #-2]
    2ad4:	00000284 	andeq	r0, r0, r4, lsl #5
    2ad8:	0003e91e 	andeq	lr, r3, lr, lsl r9
    2adc:	aa250100 	bge	942ee4 <__Stack_Size+0x942ae4>
    2ae0:	05000002 	streq	r0, [r0, #-2]
    2ae4:	0000004c 	andeq	r0, r0, ip, asr #32
    2ae8:	0003041e 	andeq	r0, r3, lr, lsl r4
    2aec:	6f270100 	svcvs	0x00270100
    2af0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2af4:	00000b91 	muleq	r0, r1, fp
    2af8:	006f2701 	rsbeq	r2, pc, r1, lsl #14
    2afc:	8e1e0000 	cdphi	0, 1, cr0, cr14, cr0, {0}
    2b00:	01000001 	tsteq	r0, r1
    2b04:	00006f27 	andeq	r6, r0, r7, lsr #30
    2b08:	04d21e00 	ldrbeq	r1, [r2], #3584	; 0xe00
    2b0c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    2b10:	0000005e 	andeq	r0, r0, lr, asr r0
    2b14:	00063b1e 	andeq	r3, r6, lr, lsl fp
    2b18:	94290100 	strtls	r0, [r9], #-256	; 0x100
    2b1c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b20:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    2b24:	02f12a01 	rscseq	r2, r1, #4096	; 0x1000
    2b28:	3a050000 	bcc	142b30 <__Stack_Size+0x142730>
    2b2c:	1c000000 	stcne	0, cr0, [r0], {-0}
    2b30:	00001342 	andeq	r1, r0, r2, asr #6
    2b34:	005e3801 	subseq	r3, lr, r1, lsl #16
    2b38:	03050000 	movweq	r0, #20480	; 0x5000
    2b3c:	20000110 	andcs	r0, r0, r0, lsl r1
    2b40:	0008f11c 	andeq	pc, r8, ip, lsl r1	; <UNPREDICTABLE>
    2b44:	aa580100 	bge	1602f4c <__Stack_Size+0x1602b4c>
    2b48:	05000002 	streq	r0, [r0, #-2]
    2b4c:	00011203 	andeq	r1, r1, r3, lsl #4
    2b50:	13231f20 	teqne	r3, #32, 30	; 0x80
    2b54:	bd030000 	stclt	0, cr0, [r3, #-0]
    2b58:	000000cd 	andeq	r0, r0, sp, asr #1
    2b5c:	00000332 	andeq	r0, r0, r2, lsr r3
    2b60:	00003a20 	andeq	r3, r0, r0, lsr #20
    2b64:	003a2000 	eorseq	r2, sl, r0
    2b68:	21000000 	mrscs	r0, (UNDEF: 0)
    2b6c:	00000984 	andeq	r0, r0, r4, lsl #19
    2b70:	03433301 	movteq	r3, #13057	; 0x3301
    2b74:	43200000 	teqmi	r0, #0
    2b78:	00000003 	andeq	r0, r0, r3
    2b7c:	03490408 	movteq	r0, #37896	; 0x9408
    2b80:	01020000 	mrseq	r0, (UNDEF: 2)
    2b84:	0009de08 	andeq	sp, r9, r8, lsl #28
    2b88:	072d1500 	streq	r1, [sp, -r0, lsl #10]!
    2b8c:	67010000 	strvs	r0, [r1, -r0]
    2b90:	00000235 	andeq	r0, r0, r5, lsr r2
    2b94:	00000361 	andeq	r0, r0, r1, ror #6
    2b98:	4f1f0016 	svcmi	0x001f0016
    2b9c:	04000013 	streq	r0, [r0], #-19
    2ba0:	00003a1e 	andeq	r3, r0, lr, lsl sl
    2ba4:	00037b00 	andeq	r7, r3, r0, lsl #22
    2ba8:	005e2000 	subseq	r2, lr, r0
    2bac:	d8200000 	stmdale	r0!, {}	; <UNPREDICTABLE>
    2bb0:	00000000 	andeq	r0, r0, r0
    2bb4:	00138422 	andseq	r8, r3, r2, lsr #8
    2bb8:	02720600 	rsbseq	r0, r2, #0, 12
    2bbc:	00005e20 	andeq	r5, r0, r0, lsr #28
    2bc0:	22000000 	andcs	r0, r0, #0
    2bc4:	04000002 	streq	r0, [r0], #-2
    2bc8:	0007e300 	andeq	lr, r7, r0, lsl #6
    2bcc:	29010400 	stmdbcs	r1, {sl}
    2bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2bd4:	00001437 	andeq	r1, r0, r7, lsr r4
    2bd8:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2bdc:	00000370 	andeq	r0, r0, r0, ror r3
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	00000c2b 	andeq	r0, r0, fp, lsr #24
    2be8:	26050402 	strcs	r0, [r5], -r2, lsl #8
    2bec:	02000008 	andeq	r0, r0, #8
    2bf0:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    2bf4:	01020000 	mrseq	r0, (UNDEF: 2)
    2bf8:	0009d706 	andeq	sp, r9, r6, lsl #14
    2bfc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2c00:	00000933 	andeq	r0, r0, r3, lsr r9
    2c04:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2c08:	4c280200 	sfmmi	f0, 4, [r8], #-0
    2c0c:	02000000 	andeq	r0, r0, #0
    2c10:	0bd00702 	bleq	ff404820 <SCS_BASE+0x1f3f6820>
    2c14:	75030000 	strvc	r0, [r3, #-0]
    2c18:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2c1c:	0000005d 	andeq	r0, r0, sp, asr r0
    2c20:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    2c24:	02000009 	andeq	r0, r0, #9
    2c28:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    2c2c:	04040000 	streq	r0, [r4], #-0
    2c30:	00000053 	andeq	r0, r0, r3, asr r0
    2c34:	0013ec05 	andseq	lr, r3, r5, lsl #24
    2c38:	30030100 	andcc	r0, r3, r0, lsl #2
    2c3c:	00000096 	muleq	r0, r6, r0
    2c40:	00140006 	andseq	r0, r4, r6
    2c44:	96060000 	strls	r0, [r6], -r0
    2c48:	01000014 	tsteq	r0, r4, lsl r0
    2c4c:	00142906 	andseq	r2, r4, r6, lsl #18
    2c50:	88060200 	stmdahi	r6, {r9}
    2c54:	03000014 	movweq	r0, #20
    2c58:	13ed0700 	mvnne	r0, #0, 14
    2c5c:	37030000 	strcc	r0, [r3, -r0]
    2c60:	00000071 	andeq	r0, r0, r1, ror r0
    2c64:	00006b08 	andeq	r6, r0, r8, lsl #22
    2c68:	0000b000 	andeq	fp, r0, r0
    2c6c:	00410900 	subeq	r0, r1, r0, lsl #18
    2c70:	04000000 	streq	r0, [r0], #-0
    2c74:	0000a104 	andeq	sl, r0, r4, lsl #2
    2c78:	139f0a00 	orrsne	r0, pc, #0, 20
    2c7c:	03300000 	teqeq	r0, #0
    2c80:	0001537f 	andeq	r5, r1, pc, ror r3
    2c84:	29650b00 	stmdbcs	r5!, {r8, r9, fp}^
    2c88:	81030000 	mrshi	r0, (UNDEF: 3)
    2c8c:	00000154 	andeq	r0, r0, r4, asr r1
    2c90:	16cc0b00 	strbne	r0, [ip], r0, lsl #22
    2c94:	82030000 	andhi	r0, r3, #0
    2c98:	00000154 	andeq	r0, r0, r4, asr r1
    2c9c:	146f0b04 	strbtne	r0, [pc], #-2820	; 2ca4 <__Stack_Size+0x28a4>
    2ca0:	85030000 	strhi	r0, [r3, #-0]
    2ca4:	00000154 	andeq	r0, r0, r4, asr r1
    2ca8:	140c0b08 	strne	r0, [ip], #-2824	; 0xb08
    2cac:	86030000 	strhi	r0, [r3], -r0
    2cb0:	00000154 	andeq	r0, r0, r4, asr r1
    2cb4:	14420b0c 	strbne	r0, [r2], #-2828	; 0xb0c
    2cb8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    2cbc:	00000169 	andeq	r0, r0, r9, ror #2
    2cc0:	13c30b10 	bicne	r0, r3, #16, 22	; 0x4000
    2cc4:	a3030000 	movwge	r0, #12288	; 0x3000
    2cc8:	00000169 	andeq	r0, r0, r9, ror #2
    2ccc:	14530b14 	ldrbne	r0, [r3], #-2836	; 0xb14
    2cd0:	ad030000 	stcge	0, cr0, [r3, #-0]
    2cd4:	00000183 	andeq	r0, r0, r3, lsl #3
    2cd8:	16980b18 			; <UNDEFINED> instruction: 0x16980b18
    2cdc:	af030000 	svcge	0x00030000
    2ce0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ce4:	19db0b1c 	ldmibne	fp, {r2, r3, r4, r8, r9, fp}^
    2ce8:	b0030000 	andlt	r0, r3, r0
    2cec:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2cf0:	18d90b20 	ldmne	r9, {r5, r8, r9, fp}^
    2cf4:	b1030000 	mrslt	r0, (UNDEF: 3)
    2cf8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2cfc:	13ac0b24 			; <UNDEFINED> instruction: 0x13ac0b24
    2d00:	b5030000 	strlt	r0, [r3, #-0]
    2d04:	00000189 	andeq	r0, r0, r9, lsl #3
    2d08:	37430b28 	strbcc	r0, [r3, -r8, lsr #22]
    2d0c:	b7030000 	strlt	r0, [r3, -r0]
    2d10:	00000053 	andeq	r0, r0, r3, asr r0
    2d14:	040c002c 	streq	r0, [ip], #-44	; 0x2c
    2d18:	00015304 	andeq	r5, r1, r4, lsl #6
    2d1c:	00960800 	addseq	r0, r6, r0, lsl #16
    2d20:	01690000 	cmneq	r9, r0
    2d24:	53090000 	movwpl	r0, #36864	; 0x9000
    2d28:	00000000 	andeq	r0, r0, r0
    2d2c:	015a0404 	cmpeq	sl, r4, lsl #8
    2d30:	96080000 	strls	r0, [r8], -r0
    2d34:	83000000 	movwhi	r0, #0
    2d38:	09000001 	stmdbeq	r0, {r0}
    2d3c:	00000053 	andeq	r0, r0, r3, asr r0
    2d40:	00005309 	andeq	r5, r0, r9, lsl #6
    2d44:	04040000 	streq	r0, [r4], #-0
    2d48:	0000016f 	andeq	r0, r0, pc, ror #2
    2d4c:	a007040d 	andge	r0, r7, sp, lsl #8
    2d50:	03000013 	movweq	r0, #19
    2d54:	0000b6b9 			; <UNDEFINED> instruction: 0x0000b6b9
    2d58:	10300e00 	eorsne	r0, r0, r0, lsl #28
    2d5c:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    2d60:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
    2d64:	0000006c 	andeq	r0, r0, ip, rrx
    2d68:	01b59c01 			; <UNDEFINED> instruction: 0x01b59c01
    2d6c:	a20f0000 	andge	r0, pc, #0
    2d70:	1e08000d 	cdpne	0, 0, cr0, cr8, cr13, {0}
    2d74:	00000002 	andeq	r0, r0, r2
    2d78:	0013e610 	andseq	lr, r3, r0, lsl r6
    2d7c:	c61a0100 	ldrgt	r0, [sl], -r0, lsl #2
    2d80:	05000001 	streq	r0, [r0, #-1]
    2d84:	0006e603 	andeq	lr, r6, r3, lsl #12
    2d88:	00411120 	subeq	r1, r1, r0, lsr #2
    2d8c:	d6120000 	ldrle	r0, [r2], -r0
    2d90:	03000013 	movweq	r0, #19
    2d94:	00018bee 	andeq	r8, r1, lr, ror #23
    2d98:	13f41000 	mvnsne	r1, #0
    2d9c:	1b010000 	blne	42da4 <__Stack_Size+0x429a4>
    2da0:	000001e7 	andeq	r0, r0, r7, ror #3
    2da4:	01180305 	tsteq	r8, r5, lsl #6
    2da8:	53112000 	tstpl	r1, #0
    2dac:	13000000 	movwne	r0, #0
    2db0:	00000154 	andeq	r0, r0, r4, asr r1
    2db4:	000001fc 	strdeq	r0, [r0], -ip
    2db8:	00006414 	andeq	r6, r0, r4, lsl r4
    2dbc:	10000600 	andne	r0, r0, r0, lsl #12
    2dc0:	0000141f 	andeq	r1, r0, pc, lsl r4
    2dc4:	01ec2501 	mvneq	r2, r1, lsl #10
    2dc8:	03050000 	movweq	r0, #20480	; 0x5000
    2dcc:	20000038 	andcs	r0, r0, r8, lsr r0
    2dd0:	0013b810 	andseq	fp, r3, r0, lsl r8
    2dd4:	ec300100 	ldfs	f0, [r0], #-0
    2dd8:	05000001 	streq	r0, [r0, #-1]
    2ddc:	00001c03 	andeq	r1, r0, r3, lsl #24
    2de0:	14811520 	strne	r1, [r1], #1312	; 0x520
    2de4:	1a040000 	bne	102dec <__Stack_Size+0x1029ec>
    2de8:	000b5500 	andeq	r5, fp, r0, lsl #10
    2dec:	ec000400 	cfstrs	mvf0, [r0], {-0}
    2df0:	04000008 	streq	r0, [r0], #-8
    2df4:	00002901 	andeq	r2, r0, r1, lsl #18
    2df8:	153e0100 	ldrne	r0, [lr, #-256]!	; 0x100
    2dfc:	039f0000 	orrseq	r0, pc, #0
    2e00:	03800000 	orreq	r0, r0, #0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	0cbd0000 	ldceq	0, cr0, [sp]
    2e0c:	04020000 	streq	r0, [r2], #-0
    2e10:	00082605 	andeq	r2, r8, r5, lsl #12
    2e14:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2e18:	000007f8 	strdeq	r0, [r0], -r8
    2e1c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    2e20:	03000009 	movweq	r0, #9
    2e24:	00323375 	eorseq	r3, r2, r5, ror r3
    2e28:	00452702 	subeq	r2, r5, r2, lsl #14
    2e2c:	04020000 	streq	r0, [r2], #-0
    2e30:	00093307 	andeq	r3, r9, r7, lsl #6
    2e34:	31750300 	cmncc	r5, r0, lsl #6
    2e38:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2e3c:	00000057 	andeq	r0, r0, r7, asr r0
    2e40:	d0070202 	andle	r0, r7, r2, lsl #4
    2e44:	0300000b 	movweq	r0, #11
    2e48:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2e4c:	00006829 	andeq	r6, r0, r9, lsr #16
    2e50:	08010200 	stmdaeq	r1, {r9}
    2e54:	000009d5 	ldrdeq	r0, [r0], -r5
    2e58:	2a070402 	bcs	1c3e68 <__Stack_Size+0x1c3a68>
    2e5c:	04000009 	streq	r0, [r0], #-9
    2e60:	00001600 	andeq	r1, r0, r0, lsl #12
    2e64:	9b160401 	blls	583e70 <__Stack_Size+0x583a70>
    2e68:	05000000 	streq	r0, [r0, #-0]
    2e6c:	0000177e 	andeq	r1, r0, lr, ror r7
    2e70:	18990500 	ldmne	r9, {r8, sl}
    2e74:	05010000 	streq	r0, [r1, #-0]
    2e78:	0000158b 	andeq	r1, r0, fp, lsl #11
    2e7c:	19ef0502 	stmibne	pc!, {r1, r8, sl}^	; <UNPREDICTABLE>
    2e80:	00030000 	andeq	r0, r3, r0
    2e84:	0014d806 	andseq	sp, r4, r6, lsl #16
    2e88:	27030800 	strcs	r0, [r3, -r0, lsl #16]
    2e8c:	000000c0 	andeq	r0, r0, r0, asr #1
    2e90:	00174707 	andseq	r4, r7, r7, lsl #14
    2e94:	c0290300 	eorgt	r0, r9, r0, lsl #6
    2e98:	00000000 	andeq	r0, r0, r0
    2e9c:	0016d207 	andseq	sp, r6, r7, lsl #4
    2ea0:	4c2a0300 	stcmi	3, cr0, [sl], #-0
    2ea4:	04000000 	streq	r0, [r0], #-0
    2ea8:	5e040800 	cdppl	8, 0, cr0, cr4, cr0, {0}
    2eac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2eb0:	000017c9 	andeq	r1, r0, r9, asr #15
    2eb4:	009b2c03 	addseq	r2, fp, r3, lsl #24
    2eb8:	c8090000 	stmdagt	r9, {}	; <UNPREDICTABLE>
    2ebc:	03000017 	movweq	r0, #23
    2ec0:	0000dc2c 	andeq	sp, r0, ip, lsr #24
    2ec4:	9b040800 	blls	104ecc <__Stack_Size+0x104acc>
    2ec8:	04000000 	streq	r0, [r0], #-0
    2ecc:	000013ec 	andeq	r1, r0, ip, ror #7
    2ed0:	07300301 	ldreq	r0, [r0, -r1, lsl #6]!
    2ed4:	05000001 	streq	r0, [r0, #-1]
    2ed8:	00001400 	andeq	r1, r0, r0, lsl #8
    2edc:	14960500 	ldrne	r0, [r6], #1280	; 0x500
    2ee0:	05010000 	streq	r0, [r1, #-0]
    2ee4:	00001429 	andeq	r1, r0, r9, lsr #8
    2ee8:	14880502 	strne	r0, [r8], #1282	; 0x502
    2eec:	00030000 	andeq	r0, r3, r0
    2ef0:	0013ed09 	andseq	lr, r3, r9, lsl #26
    2ef4:	e2370300 	eors	r0, r7, #0, 6
    2ef8:	06000000 	streq	r0, [r0], -r0
    2efc:	0000183e 	andeq	r1, r0, lr, lsr r8
    2f00:	4f3b030c 	svcmi	0x003b030c
    2f04:	07000001 	streq	r0, [r0, -r1]
    2f08:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    2f0c:	004c5303 	subeq	r5, ip, r3, lsl #6
    2f10:	07000000 	streq	r0, [r0, -r0]
    2f14:	0000198a 	andeq	r1, r0, sl, lsl #19
    2f18:	004c5403 	subeq	r5, ip, r3, lsl #8
    2f1c:	07020000 	streq	r0, [r2, -r0]
    2f20:	00003746 	andeq	r3, r0, r6, asr #14
    2f24:	004c5503 	subeq	r5, ip, r3, lsl #10
    2f28:	07040000 	streq	r0, [r4, -r0]
    2f2c:	000018ad 	andeq	r1, r0, sp, lsr #17
    2f30:	015e5603 	cmpeq	lr, r3, lsl #12
    2f34:	00080000 	andeq	r0, r8, r0
    2f38:	0000c00a 	andeq	ip, r0, sl
    2f3c:	00015e00 	andeq	r5, r1, r0, lsl #28
    2f40:	004c0b00 	subeq	r0, ip, r0, lsl #22
    2f44:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2f48:	00014f04 	andeq	r4, r1, r4, lsl #30
    2f4c:	183f0900 	ldmdane	pc!, {r8, fp}	; <UNPREDICTABLE>
    2f50:	57030000 	strpl	r0, [r3, -r0]
    2f54:	00000112 	andeq	r0, r0, r2, lsl r1
    2f58:	00188406 	andseq	r8, r8, r6, lsl #8
    2f5c:	5b030200 	blpl	c3764 <__Stack_Size+0xc3364>
    2f60:	00000194 	muleq	r0, r4, r1
    2f64:	0016ac07 	andseq	sl, r6, r7, lsl #24
    2f68:	5e5d0300 	cdppl	3, 5, cr0, cr13, cr0, {0}
    2f6c:	00000000 	andeq	r0, r0, r0
    2f70:	0017d807 	andseq	sp, r7, r7, lsl #16
    2f74:	5e5e0300 	cdppl	3, 5, cr0, cr14, cr0, {0}
    2f78:	01000000 	mrseq	r0, (UNDEF: 0)
    2f7c:	18850900 	stmne	r5, {r8, fp}
    2f80:	60030000 	andvs	r0, r3, r0
    2f84:	0000016f 	andeq	r0, r0, pc, ror #2
    2f88:	0057420c 	subseq	r4, r7, ip, lsl #4
    2f8c:	c3650302 	cmngt	r5, #134217728	; 0x8000000
    2f90:	0d000001 	stceq	0, cr0, [r0, #-4]
    2f94:	00316262 	eorseq	r6, r1, r2, ror #4
    2f98:	005e6703 	subseq	r6, lr, r3, lsl #14
    2f9c:	0d000000 	stceq	0, cr0, [r0, #-0]
    2fa0:	00306262 	eorseq	r6, r0, r2, ror #4
    2fa4:	005e6803 	subseq	r6, lr, r3, lsl #16
    2fa8:	00010000 	andeq	r0, r1, r0
    2fac:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    2fb0:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2fb4:	0300770f 	movweq	r7, #1807	; 0x70f
    2fb8:	00004c64 	andeq	r4, r0, r4, ror #24
    2fbc:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    2fc0:	9f6a0300 	svcls	0x006a0300
    2fc4:	00000001 	andeq	r0, r0, r1
    2fc8:	0019ff09 	andseq	pc, r9, r9, lsl #30
    2fcc:	c36b0300 	cmngt	fp, #0, 6
    2fd0:	06000001 	streq	r0, [r0], -r1
    2fd4:	00001531 	andeq	r1, r0, r1, lsr r5
    2fd8:	7b6d031c 	blvc	1b43c50 <__Stack_Size+0x1b43850>
    2fdc:	07000002 	streq	r0, [r0, -r2]
    2fe0:	000018ed 	andeq	r1, r0, sp, ror #17
    2fe4:	005e6f03 	subseq	r6, lr, r3, lsl #30
    2fe8:	07000000 	streq	r0, [r0, -r0]
    2fec:	000014a0 	andeq	r1, r0, r0, lsr #9
    2ff0:	005e7003 	subseq	r7, lr, r3
    2ff4:	07010000 	streq	r0, [r1, -r0]
    2ff8:	0000167c 	andeq	r1, r0, ip, ror r6
    2ffc:	01df7103 	bicseq	r7, pc, r3, lsl #2
    3000:	07020000 	streq	r0, [r2, -r0]
    3004:	00001557 	andeq	r1, r0, r7, asr r5
    3008:	01df7203 	bicseq	r7, pc, r3, lsl #4
    300c:	07040000 	streq	r0, [r4, -r0]
    3010:	0000175c 	andeq	r1, r0, ip, asr r7
    3014:	01df7303 	bicseq	r7, pc, r3, lsl #6
    3018:	07060000 	streq	r0, [r6, -r0]
    301c:	0000188c 	andeq	r1, r0, ip, lsl #17
    3020:	005e7503 	subseq	r7, lr, r3, lsl #10
    3024:	07080000 	streq	r0, [r8, -r0]
    3028:	0000197a 	andeq	r1, r0, sl, ror r9
    302c:	005e7603 	subseq	r7, lr, r3, lsl #12
    3030:	07090000 	streq	r0, [r9, -r0]
    3034:	00001768 	andeq	r1, r0, r8, ror #14
    3038:	005e7703 	subseq	r7, lr, r3, lsl #14
    303c:	070a0000 	streq	r0, [sl, -r0]
    3040:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    3044:	005e7803 	subseq	r7, lr, r3, lsl #16
    3048:	070b0000 	streq	r0, [fp, -r0]
    304c:	00001825 	andeq	r1, r0, r5, lsr #16
    3050:	005e7903 	subseq	r7, lr, r3, lsl #18
    3054:	070c0000 	streq	r0, [ip, -r0]
    3058:	0000195e 	andeq	r1, r0, lr, asr r9
    305c:	01647c03 	cmneq	r4, r3, lsl #24
    3060:	00100000 	andseq	r0, r0, r0
    3064:	00153209 	andseq	r3, r5, r9, lsl #4
    3068:	ea7d0300 	b	1f43c70 <__Stack_Size+0x1f43870>
    306c:	06000001 	streq	r0, [r0], -r1
    3070:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    3074:	237f0330 	cmncs	pc, #48, 6	; 0xc0000000
    3078:	07000003 	streq	r0, [r0, -r3]
    307c:	00002965 	andeq	r2, r0, r5, ror #18
    3080:	03248103 	teqeq	r4, #-1073741824	; 0xc0000000
    3084:	07000000 	streq	r0, [r0, -r0]
    3088:	000016cc 	andeq	r1, r0, ip, asr #13
    308c:	03248203 	teqeq	r4, #805306368	; 0x30000000
    3090:	07040000 	streq	r0, [r4, -r0]
    3094:	0000146f 	andeq	r1, r0, pc, ror #8
    3098:	03248503 	teqeq	r4, #12582912	; 0xc00000
    309c:	07080000 	streq	r0, [r8, -r0]
    30a0:	0000140c 	andeq	r1, r0, ip, lsl #8
    30a4:	03248603 	teqeq	r4, #3145728	; 0x300000
    30a8:	070c0000 	streq	r0, [ip, -r0]
    30ac:	00001442 	andeq	r1, r0, r2, asr #8
    30b0:	03399803 	teqeq	r9, #196608	; 0x30000
    30b4:	07100000 	ldreq	r0, [r0, -r0]
    30b8:	000013c3 	andeq	r1, r0, r3, asr #7
    30bc:	0339a303 	teqeq	r9, #201326592	; 0xc000000
    30c0:	07140000 	ldreq	r0, [r4, -r0]
    30c4:	00001453 	andeq	r1, r0, r3, asr r4
    30c8:	0353ad03 	cmpeq	r3, #3, 26	; 0xc0
    30cc:	07180000 	ldreq	r0, [r8, -r0]
    30d0:	00001698 	muleq	r0, r8, r6
    30d4:	015eaf03 	cmpeq	lr, r3, lsl #30
    30d8:	071c0000 	ldreq	r0, [ip, -r0]
    30dc:	000019db 	ldrdeq	r1, [r0], -fp
    30e0:	015eb003 	cmpeq	lr, r3
    30e4:	07200000 	streq	r0, [r0, -r0]!
    30e8:	000018d9 	ldrdeq	r1, [r0], -r9
    30ec:	015eb103 	cmpeq	lr, r3, lsl #2
    30f0:	07240000 	streq	r0, [r4, -r0]!
    30f4:	000013ac 	andeq	r1, r0, ip, lsr #7
    30f8:	0359b503 	cmpeq	r9, #12582912	; 0xc00000
    30fc:	07280000 	streq	r0, [r8, -r0]!
    3100:	00003743 	andeq	r3, r0, r3, asr #14
    3104:	005eb703 	subseq	fp, lr, r3, lsl #14
    3108:	002c0000 	eoreq	r0, ip, r0
    310c:	23040810 	movwcs	r0, #18448	; 0x4810
    3110:	0a000003 	beq	3124 <__Stack_Size+0x2d24>
    3114:	00000107 	andeq	r0, r0, r7, lsl #2
    3118:	00000339 	andeq	r0, r0, r9, lsr r3
    311c:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3120:	04080000 	streq	r0, [r8], #-0
    3124:	0000032a 	andeq	r0, r0, sl, lsr #6
    3128:	0001070a 	andeq	r0, r1, sl, lsl #14
    312c:	00035300 	andeq	r5, r3, r0, lsl #6
    3130:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3134:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3138:	00000000 	andeq	r0, r0, r0
    313c:	033f0408 	teqeq	pc, #8, 8	; 0x8000000
    3140:	04110000 	ldreq	r0, [r1], #-0
    3144:	0013a009 	andseq	sl, r3, r9
    3148:	86b90300 	ldrthi	r0, [r9], r0, lsl #6
    314c:	06000002 	streq	r0, [r0], -r2
    3150:	000014f2 	strdeq	r1, [r0], -r2
    3154:	dfbb0324 	svcle	0x00bb0324
    3158:	07000003 	streq	r0, [r0, -r3]
    315c:	000017f4 	strdeq	r1, [r0], -r4
    3160:	0324bd03 	teqeq	r4, #3, 26	; 0xc0
    3164:	07000000 	streq	r0, [r0, -r0]
    3168:	000016f0 	strdeq	r1, [r0], -r0
    316c:	0324be03 	teqeq	r4, #3, 28	; 0x30
    3170:	07040000 	streq	r0, [r4, -r0]
    3174:	00001654 	andeq	r1, r0, r4, asr r6
    3178:	0324bf03 	teqeq	r4, #3, 30
    317c:	07080000 	streq	r0, [r8, -r0]
    3180:	00001706 	andeq	r1, r0, r6, lsl #14
    3184:	0324c003 	teqeq	r4, #3
    3188:	070c0000 	streq	r0, [ip, -r0]
    318c:	0000150a 	andeq	r1, r0, sl, lsl #10
    3190:	0324c103 	teqeq	r4, #-1073741824	; 0xc0000000
    3194:	07100000 	ldreq	r0, [r0, -r0]
    3198:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    319c:	0324c203 	teqeq	r4, #805306368	; 0x30000000
    31a0:	07140000 	ldreq	r0, [r4, -r0]
    31a4:	00001996 	muleq	r0, r6, r9
    31a8:	0324c303 	teqeq	r4, #201326592	; 0xc000000
    31ac:	07180000 	ldreq	r0, [r8, -r0]
    31b0:	0000159e 	muleq	r0, lr, r5
    31b4:	0324c403 	teqeq	r4, #50331648	; 0x3000000
    31b8:	071c0000 	ldreq	r0, [ip, -r0]
    31bc:	00001666 	andeq	r1, r0, r6, ror #12
    31c0:	0324c503 	teqeq	r4, #12582912	; 0xc00000
    31c4:	00200000 	eoreq	r0, r0, r0
    31c8:	0014f309 	andseq	pc, r4, r9, lsl #6
    31cc:	66c70300 	strbvs	r0, [r7], r0, lsl #6
    31d0:	12000003 	andne	r0, r0, #3
    31d4:	23160508 	tstcs	r6, #8, 10	; 0x2000000
    31d8:	07000004 	streq	r0, [r0, -r4]
    31dc:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    31e0:	003a1805 	eorseq	r1, sl, r5, lsl #16
    31e4:	07000000 	streq	r0, [r0, -r0]
    31e8:	000014b9 			; <UNDEFINED> instruction: 0x000014b9
    31ec:	005e1905 	subseq	r1, lr, r5, lsl #18
    31f0:	07040000 	streq	r0, [r4, -r0]
    31f4:	00001519 	andeq	r1, r0, r9, lsl r5
    31f8:	005e1a05 	subseq	r1, lr, r5, lsl #20
    31fc:	07050000 	streq	r0, [r5, -r0]
    3200:	0000187b 	andeq	r1, r0, fp, ror r8
    3204:	005e1b05 	subseq	r1, lr, r5, lsl #22
    3208:	00060000 	andeq	r0, r6, r0
    320c:	001a1c09 	andseq	r1, sl, r9, lsl #24
    3210:	ea1c0500 	b	704618 <__Stack_Size+0x704218>
    3214:	04000003 	streq	r0, [r0], #-3
    3218:	00000a1f 	andeq	r0, r0, pc, lsl sl
    321c:	5f300601 	svcpl	0x00300601
    3220:	05000004 	streq	r0, [r0, #-4]
    3224:	00000a61 	andeq	r0, r0, r1, ror #20
    3228:	0be30500 	bleq	ff8c4630 <SCS_BASE+0x1f8b6630>
    322c:	05010000 	streq	r0, [r1, #-0]
    3230:	000005e9 	andeq	r0, r0, r9, ror #11
    3234:	0c230502 	cfstr32eq	mvfx0, [r3], #-8
    3238:	05030000 	streq	r0, [r3, #-0]
    323c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    3240:	09b90504 	ldmibeq	r9!, {r2, r8, sl}
    3244:	00050000 	andeq	r0, r5, r0
    3248:	00184d13 	andseq	r4, r8, r3, lsl sp
    324c:	e0c90100 	sbc	r0, r9, r0, lsl #2
    3250:	1808000d 	stmdane	r8, {r0, r2, r3}
    3254:	01000000 	mrseq	r0, (UNDEF: 0)
    3258:	0004809c 	muleq	r4, ip, r0
    325c:	17181400 	ldrne	r1, [r8, -r0, lsl #8]
    3260:	cb010000 	blgt	43268 <__Stack_Size+0x42e68>
    3264:	00000480 	andeq	r0, r0, r0, lsl #9
    3268:	7b040800 	blvc	105270 <__Stack_Size+0x104e70>
    326c:	15000002 	strne	r0, [r0, #-2]
    3270:	0000171e 	andeq	r1, r0, lr, lsl r7
    3274:	0df8db01 	ldcleq	11, cr13, [r8, #4]!
    3278:	000c0800 	andeq	r0, ip, r0, lsl #16
    327c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3280:	00180a15 	andseq	r0, r8, r5, lsl sl
    3284:	04e80100 	strbteq	r0, [r8], #256	; 0x100
    3288:	1408000e 	strne	r0, [r8], #-14
    328c:	01000000 	mrseq	r0, (UNDEF: 0)
    3290:	18fe159c 	ldmne	lr!, {r2, r3, r4, r7, r8, sl, ip}^
    3294:	fb010000 	blx	4329e <__Stack_Size+0x42e9e>
    3298:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
    329c:	00000002 	andeq	r0, r0, r2
    32a0:	ae169c01 	cdpge	12, 1, cr9, cr6, cr1, {0}
    32a4:	01000019 	tsteq	r0, r9, lsl r0
    32a8:	01070108 	tsteq	r7, r8, lsl #2
    32ac:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    32b0:	005c0800 	subseq	r0, ip, r0, lsl #16
    32b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    32b8:	00000500 	andeq	r0, r0, r0, lsl #10
    32bc:	00175217 	andseq	r5, r7, r7, lsl r2
    32c0:	01080100 	mrseq	r0, (UNDEF: 24)
    32c4:	0000005e 	andeq	r0, r0, lr, asr r0
    32c8:	000007e6 	andeq	r0, r0, r6, ror #15
    32cc:	00186f18 	andseq	r6, r8, r8, lsl pc
    32d0:	010d0100 	mrseq	r0, (UNDEF: 29)
    32d4:	0000015e 	andeq	r0, r0, lr, asr r1
    32d8:	00000820 	andeq	r0, r0, r0, lsr #16
    32dc:	000e6219 	andeq	r6, lr, r9, lsl r2
    32e0:	50011a08 	andpl	r1, r1, r8, lsl #20
    32e4:	00007402 	andeq	r7, r0, r2, lsl #8
    32e8:	156d1600 	strbne	r1, [sp, #-1536]!	; 0x600
    32ec:	34010000 	strcc	r0, [r1], #-0
    32f0:	00010701 	andeq	r0, r1, r1, lsl #14
    32f4:	000e7800 	andeq	r7, lr, r0, lsl #16
    32f8:	00002408 	andeq	r2, r0, r8, lsl #8
    32fc:	2b9c0100 	blcs	fe703704 <SCS_BASE+0x1e6f5704>
    3300:	17000005 	strne	r0, [r0, -r5]
    3304:	00001752 	andeq	r1, r0, r2, asr r7
    3308:	5e013401 	cdppl	4, 0, cr3, cr1, cr1, {0}
    330c:	62000000 	andvs	r0, r0, #0
    3310:	00000008 	andeq	r0, r0, r8
    3314:	00192b16 	andseq	r2, r9, r6, lsl fp
    3318:	018e0100 	orreq	r0, lr, r0, lsl #2
    331c:	00000107 	andeq	r0, r0, r7, lsl #2
    3320:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
    3324:	00000010 	andeq	r0, r0, r0, lsl r0
    3328:	05649c01 	strbeq	r9, [r4, #-3073]!	; 0xc01
    332c:	be170000 	cdplt	0, 1, cr0, cr7, cr0, {0}
    3330:	01000017 	tsteq	r0, r7, lsl r0
    3334:	005e018e 	subseq	r0, lr, lr, lsl #3
    3338:	089c0000 	ldmeq	ip, {}	; <UNPREDICTABLE>
    333c:	2d1b0000 	ldccs	0, cr0, [fp, #-0]
    3340:	01000018 	tsteq	r0, r8, lsl r0
    3344:	005e018e 	subseq	r0, lr, lr, lsl #3
    3348:	51010000 	mrspl	r0, (UNDEF: 1)
    334c:	162b1600 	strtne	r1, [fp], -r0, lsl #12
    3350:	a3010000 	movwge	r0, #4096	; 0x1000
    3354:	0000c001 	andeq	ip, r0, r1
    3358:	000eac00 	andeq	sl, lr, r0, lsl #24
    335c:	00001808 	andeq	r1, r0, r8, lsl #16
    3360:	8f9c0100 	svchi	0x009c0100
    3364:	17000005 	strne	r0, [r0, -r5]
    3368:	00003d32 	andeq	r3, r0, r2, lsr sp
    336c:	4c01a301 	stcmi	3, cr10, [r1], {1}
    3370:	d6000000 	strle	r0, [r0], -r0
    3374:	00000008 	andeq	r0, r0, r8
    3378:	00179716 	andseq	r9, r7, r6, lsl r7
    337c:	01c10100 	biceq	r0, r1, r0, lsl #2
    3380:	000000c0 	andeq	r0, r0, r0, asr #1
    3384:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
    3388:	0000002c 	andeq	r0, r0, ip, lsr #32
    338c:	05ba9c01 	ldreq	r9, [sl, #3073]!	; 0xc01
    3390:	32170000 	andscc	r0, r7, #0
    3394:	0100003d 	tsteq	r0, sp, lsr r0
    3398:	004c01c1 	subeq	r0, ip, r1, asr #3
    339c:	08f70000 	ldmeq	r7!, {}^	; <UNPREDICTABLE>
    33a0:	13000000 	movwne	r0, #0
    33a4:	00001a06 	andeq	r1, r0, r6, lsl #20
    33a8:	0ef06a01 	vmoveq.f32	s13, #1
    33ac:	00240800 	eoreq	r0, r4, r0, lsl #16
    33b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    33b4:	000005eb 	andeq	r0, r0, fp, ror #11
    33b8:	000ef61c 	andeq	pc, lr, ip, lsl r6	; <UNPREDICTABLE>
    33bc:	000a5408 	andeq	r5, sl, r8, lsl #8
    33c0:	0f021c00 	svceq	0x00021c00
    33c4:	0a5b0800 	beq	16c53cc <__Stack_Size+0x16c4fcc>
    33c8:	061c0000 	ldreq	r0, [ip], -r0
    33cc:	6608000f 	strvs	r0, [r8], -pc
    33d0:	0000000a 	andeq	r0, r0, sl
    33d4:	0016bb13 	andseq	fp, r6, r3, lsl fp
    33d8:	14840100 	strne	r0, [r4], #256	; 0x100
    33dc:	e008000f 	and	r0, r8, pc
    33e0:	01000000 	mrseq	r0, (UNDEF: 0)
    33e4:	0008129c 	muleq	r8, ip, r2
    33e8:	0f2c1d00 	svceq	0x002c1d00
    33ec:	0a710800 	beq	1c453f4 <__Stack_Size+0x1c44ff4>
    33f0:	06140000 	ldreq	r0, [r4], -r0
    33f4:	011a0000 	tsteq	sl, r0
    33f8:	00740250 	rsbseq	r0, r4, r0, asr r2
    33fc:	0f361d00 	svceq	0x00361d00
    3400:	0a830800 	beq	fe0c5408 <SCS_BASE+0x1e0b7408>
    3404:	062f0000 	strteq	r0, [pc], -r0
    3408:	011a0000 	tsteq	sl, r0
    340c:	000a0351 	andeq	r0, sl, r1, asr r3
    3410:	50011a02 	andpl	r1, r1, r2, lsl #20
    3414:	00007402 	andeq	r7, r0, r2, lsl #8
    3418:	000f3e1d 	andeq	r3, pc, sp, lsl lr	; <UNPREDICTABLE>
    341c:	000a9a08 	andeq	r9, sl, r8, lsl #20
    3420:	00064800 	andeq	r4, r6, r0, lsl #16
    3424:	51011a00 	tstpl	r1, r0, lsl #20
    3428:	011a4001 	tsteq	sl, r1
    342c:	00740250 	rsbseq	r0, r4, r0, asr r2
    3430:	0f461d00 	svceq	0x00461d00
    3434:	0ab10800 	beq	fec4543c <SCS_BASE+0x1ec3743c>
    3438:	06620000 	strbteq	r0, [r2], -r0
    343c:	011a0000 	tsteq	sl, r0
    3440:	40080251 	andmi	r0, r8, r1, asr r2
    3444:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3448:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    344c:	08000f4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, fp}
    3450:	00000ac8 	andeq	r0, r0, r8, asr #21
    3454:	0000067c 	andeq	r0, r0, ip, ror r6
    3458:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    345c:	011a8008 	tsteq	sl, r8
    3460:	00740250 	rsbseq	r0, r4, r0, asr r2
    3464:	0f541d00 	svceq	0x00541d00
    3468:	0adf0800 	beq	ff7c5470 <SCS_BASE+0x1f7b7470>
    346c:	06900000 	ldreq	r0, [r0], r0
    3470:	011a0000 	tsteq	sl, r0
    3474:	00740250 	rsbseq	r0, r4, r0, asr r2
    3478:	0f601d00 	svceq	0x00601d00
    347c:	0af10800 	beq	ffc45484 <SCS_BASE+0x1fc37484>
    3480:	06a40000 	strteq	r0, [r4], r0
    3484:	011a0000 	tsteq	sl, r0
    3488:	00740250 	rsbseq	r0, r4, r0, asr r2
    348c:	0f661d00 	svceq	0x00661d00
    3490:	0b080800 	bleq	205498 <__Stack_Size+0x205098>
    3494:	06b80000 	ldrteq	r0, [r8], r0
    3498:	011a0000 	tsteq	sl, r0
    349c:	00740250 	rsbseq	r0, r4, r0, asr r2
    34a0:	0f6e1d00 	svceq	0x006e1d00
    34a4:	0a830800 	beq	fe0c54ac <SCS_BASE+0x1e0b74ac>
    34a8:	06d10000 	ldrbeq	r0, [r1], r0
    34ac:	011a0000 	tsteq	sl, r0
    34b0:	00740251 	rsbseq	r0, r4, r1, asr r2
    34b4:	0150011a 	cmpeq	r0, sl, lsl r1
    34b8:	761d0031 			; <UNDEFINED> instruction: 0x761d0031
    34bc:	c808000f 	stmdagt	r8, {r0, r1, r2, r3}
    34c0:	ea00000a 	b	34f0 <__Stack_Size+0x30f0>
    34c4:	1a000006 	bne	34e4 <__Stack_Size+0x30e4>
    34c8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    34cc:	50011ac0 	andpl	r1, r1, r0, asr #21
    34d0:	1d003101 	stfnes	f3, [r0, #-4]
    34d4:	08000f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp}
    34d8:	00000a9a 	muleq	r0, sl, sl
    34dc:	00000703 	andeq	r0, r0, r3, lsl #14
    34e0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    34e4:	011a2008 	tsteq	sl, r8
    34e8:	00310150 	eorseq	r0, r1, r0, asr r1
    34ec:	000f861d 	andeq	r8, pc, sp, lsl r6	; <UNPREDICTABLE>
    34f0:	000b1a08 	andeq	r1, fp, r8, lsl #20
    34f4:	00071c00 	andeq	r1, r7, r0, lsl #24
    34f8:	51011a00 	tstpl	r1, r0, lsl #20
    34fc:	1a007402 	bne	2050c <__Stack_Size+0x2010c>
    3500:	31015001 	tstcc	r1, r1
    3504:	0f901d00 	svceq	0x00901d00
    3508:	0a830800 	beq	fe0c5510 <SCS_BASE+0x1e0b7510>
    350c:	07360000 	ldreq	r0, [r6, -r0]!
    3510:	011a0000 	tsteq	sl, r0
    3514:	000a0351 	andeq	r0, sl, r1, asr r3
    3518:	50011a06 	andpl	r1, r1, r6, lsl #20
    351c:	1d003201 	sfmne	f3, 4, [r0, #-4]
    3520:	08000f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp}
    3524:	00000ac8 	andeq	r0, r0, r8, asr #21
    3528:	00000750 	andeq	r0, r0, r0, asr r7
    352c:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3530:	1a01000a 	bne	43560 <__Stack_Size+0x43160>
    3534:	32015001 	andcc	r5, r1, #1
    3538:	0fa21d00 	svceq	0x00a21d00
    353c:	0b1a0800 	bleq	685544 <__Stack_Size+0x685144>
    3540:	07690000 	strbeq	r0, [r9, -r0]!
    3544:	011a0000 	tsteq	sl, r0
    3548:	00740251 	rsbseq	r0, r4, r1, asr r2
    354c:	0150011a 	cmpeq	r0, sl, lsl r1
    3550:	aa1d0032 	bge	743620 <__Stack_Size+0x743220>
    3554:	9a08000f 	bls	203598 <__Stack_Size+0x203198>
    3558:	8200000a 	andhi	r0, r0, #10
    355c:	1a000007 	bne	3580 <__Stack_Size+0x3180>
    3560:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3564:	50011a20 	andpl	r1, r1, r0, lsr #20
    3568:	1d003201 	sfmne	f3, 4, [r0, #-4]
    356c:	08000fb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, fp}
    3570:	00000a83 	andeq	r0, r0, r3, lsl #21
    3574:	0000079b 	muleq	r0, fp, r7
    3578:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    357c:	011a0074 	tsteq	sl, r4, ror r0
    3580:	00330150 	eorseq	r0, r3, r0, asr r1
    3584:	000fbc1d 	andeq	fp, pc, sp, lsl ip	; <UNPREDICTABLE>
    3588:	000ab108 	andeq	fp, sl, r8, lsl #2
    358c:	0007b500 	andeq	fp, r7, r0, lsl #10
    3590:	51011a00 	tstpl	r1, r0, lsl #20
    3594:	01100a03 	tsteq	r0, r3, lsl #20
    3598:	0150011a 	cmpeq	r0, sl, lsl r1
    359c:	c41d0033 	ldrgt	r0, [sp], #-51	; 0x33
    35a0:	f108000f 	cps	#15
    35a4:	ce00000a 	cdpgt	0, 0, cr0, cr0, cr10, {0}
    35a8:	1a000007 	bne	35cc <__Stack_Size+0x31cc>
    35ac:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    35b0:	50011a40 	andpl	r1, r1, r0, asr #20
    35b4:	1d003301 	stcne	3, cr3, [r0, #-4]
    35b8:	08000fce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp}
    35bc:	00000b1a 	andeq	r0, r0, sl, lsl fp
    35c0:	000007e8 	andeq	r0, r0, r8, ror #15
    35c4:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    35c8:	1a30000a 	bne	c035f8 <__Stack_Size+0xc031f8>
    35cc:	33015001 	movwcc	r5, #4097	; 0x1001
    35d0:	0fd61d00 	svceq	0x00d61d00
    35d4:	0a9a0800 	beq	fe6855dc <SCS_BASE+0x1e6775dc>
    35d8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    35dc:	011a0000 	tsteq	sl, r0
    35e0:	00740251 	rsbseq	r0, r4, r1, asr r2
    35e4:	0150011a 	cmpeq	r0, sl, lsl r1
    35e8:	dc1e0033 	ldcle	0, cr0, [lr], {51}	; 0x33
    35ec:	3108000f 	tstcc	r8, pc
    35f0:	1a00000b 	bne	3624 <__Stack_Size+0x3224>
    35f4:	74025001 	strvc	r5, [r2], #-1
    35f8:	16000000 	strne	r0, [r0], -r0
    35fc:	00001687 	andeq	r1, r0, r7, lsl #13
    3600:	c0015d01 	andgt	r5, r1, r1, lsl #26
    3604:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    3608:	0c08000f 	stceq	0, cr0, [r8], {15}
    360c:	01000000 	mrseq	r0, (UNDEF: 0)
    3610:	0008509c 	muleq	r8, ip, r0
    3614:	3d321700 	ldccc	7, cr1, [r2, #-0]
    3618:	5d010000 	stcpl	0, cr0, [r1, #-0]
    361c:	00004c01 	andeq	r4, r0, r1, lsl #24
    3620:	00091800 	andeq	r1, r9, r0, lsl #16
    3624:	0ffa1f00 	svceq	0x00fa1f00
    3628:	0b420800 	bleq	1085630 <__Stack_Size+0x1085230>
    362c:	011a0000 	tsteq	sl, r0
    3630:	8c030551 	cfstr32hi	mvfx0, [r3], {81}	; 0x51
    3634:	00200000 	eoreq	r0, r0, r0
    3638:	19ca1600 	stmibne	sl, {r9, sl, ip}^
    363c:	6a010000 	bvs	43644 <__Stack_Size+0x43244>
    3640:	0000c001 	andeq	ip, r0, r1
    3644:	00100000 	andseq	r0, r0, r0
    3648:	00000c08 	andeq	r0, r0, r8, lsl #24
    364c:	8e9c0100 	fmlhie	f0, f4, f0
    3650:	17000008 	strne	r0, [r0, -r8]
    3654:	00003d32 	andeq	r3, r0, r2, lsr sp
    3658:	4c016a01 	stcmi	10, cr6, [r1], {1}
    365c:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    3660:	1f000009 	svcne	0x00000009
    3664:	08001006 	stmdaeq	r0, {r1, r2, ip}
    3668:	00000b42 	andeq	r0, r0, r2, asr #22
    366c:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0x11a
    3670:	00009403 	andeq	r9, r0, r3, lsl #8
    3674:	16000020 	strne	r0, [r0], -r0, lsr #32
    3678:	000018c8 	andeq	r1, r0, r8, asr #17
    367c:	c0017701 	andgt	r7, r1, r1, lsl #14
    3680:	0c000000 	stceq	0, cr0, [r0], {-0}
    3684:	20080010 	andcs	r0, r8, r0, lsl r0
    3688:	01000000 	mrseq	r0, (UNDEF: 0)
    368c:	0008d29c 	muleq	r8, ip, r2
    3690:	3d321700 	ldccc	7, cr1, [r2, #-0]
    3694:	77010000 	strvc	r0, [r1, -r0]
    3698:	00004c01 	andeq	r4, r0, r1, lsl #24
    369c:	00095a00 	andeq	r5, r9, r0, lsl #20
    36a0:	178f1800 	strne	r1, [pc, r0, lsl #16]
    36a4:	7a010000 	bvc	436ac <__Stack_Size+0x432ac>
    36a8:	00005e01 	andeq	r5, r0, r1, lsl #28
    36ac:	00099400 	andeq	r9, r9, r0, lsl #8
    36b0:	10202000 	eorne	r2, r0, r0
    36b4:	0b420800 	bleq	10856bc <__Stack_Size+0x10852bc>
    36b8:	21000000 	mrscs	r0, (UNDEF: 0)
    36bc:	000013d6 	ldrdeq	r1, [r0], -r6
    36c0:	035b2e01 	cmpeq	fp, #1, 28
    36c4:	03050000 	movweq	r0, #20480	; 0x5000
    36c8:	2000005c 	andcs	r0, r0, ip, asr r0
    36cc:	00356421 	eorseq	r6, r5, r1, lsr #8
    36d0:	df3e0100 	svcle	0x003e0100
    36d4:	05000003 	streq	r0, [r0, #-3]
    36d8:	0000bc03 	andeq	fp, r0, r3, lsl #24
    36dc:	15e72120 	strbne	r2, [r7, #288]!	; 0x120
    36e0:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    36e4:	00000194 	muleq	r0, r4, r1
    36e8:	00e00305 	rsceq	r0, r0, r5, lsl #6
    36ec:	52222000 	eorpl	r2, r2, #0
    36f0:	03000019 	movweq	r0, #25
    36f4:	00027bf1 	strdeq	r7, [r2], -r1
    36f8:	15c02200 	strbne	r2, [r0, #512]	; 0x200
    36fc:	22070000 	andcs	r0, r7, #0
    3700:	00000480 	andeq	r0, r0, r0, lsl #9
    3704:	00005e23 	andeq	r5, r0, r3, lsr #28
    3708:	00092b00 	andeq	r2, r9, r0, lsl #22
    370c:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3710:	00110000 	andseq	r0, r1, r0
    3714:	00127a22 	andseq	r7, r2, r2, lsr #20
    3718:	36370800 	ldrtcc	r0, [r7], -r0, lsl #16
    371c:	25000009 	strcs	r0, [r0, #-9]
    3720:	0000091b 	andeq	r0, r0, fp, lsl r9
    3724:	00005e23 	andeq	r5, r0, r3, lsr #28
    3728:	00094b00 	andeq	r4, r9, r0, lsl #22
    372c:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3730:	00420000 	subeq	r0, r2, r0
    3734:	0012d922 	andseq	sp, r2, r2, lsr #18
    3738:	56380800 	ldrtpl	r0, [r8], -r0, lsl #16
    373c:	25000009 	strcs	r0, [r0, #-9]
    3740:	0000093b 	andeq	r0, r0, fp, lsr r9
    3744:	00005e23 	andeq	r5, r0, r3, lsr #28
    3748:	00096b00 	andeq	r6, r9, r0, lsl #22
    374c:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3750:	00030000 	andeq	r0, r3, r0
    3754:	00129c22 	andseq	r9, r2, r2, lsr #24
    3758:	763a0800 	ldrtvc	r0, [sl], -r0, lsl #16
    375c:	25000009 	strcs	r0, [r0, #-9]
    3760:	0000095b 	andeq	r0, r0, fp, asr r9
    3764:	00125c22 	andseq	r5, r2, r2, lsr #24
    3768:	863b0800 	ldrthi	r0, [fp], -r0, lsl #16
    376c:	25000009 	strcs	r0, [r0, #-9]
    3770:	0000091b 	andeq	r0, r0, fp, lsl r9
    3774:	00005e23 	andeq	r5, r0, r3, lsr #28
    3778:	00099b00 	andeq	r9, r9, r0, lsl #22
    377c:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3780:	00330000 	eorseq	r0, r3, r0
    3784:	0012ba22 	andseq	fp, r2, r2, lsr #20
    3788:	a63c0800 	ldrtge	r0, [ip], -r0, lsl #16
    378c:	25000009 	strcs	r0, [r0, #-9]
    3790:	0000098b 	andeq	r0, r0, fp, lsl #19
    3794:	00005e23 	andeq	r5, r0, r3, lsr #28
    3798:	0009bb00 	andeq	fp, r9, r0, lsl #22
    379c:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    37a0:	00190000 	andseq	r0, r9, r0
    37a4:	00123e22 	andseq	r3, r2, r2, lsr #28
    37a8:	ab3d0800 	blge	f457b0 <__Stack_Size+0xf453b0>
    37ac:	21000009 	tstcs	r0, r9
    37b0:	000014a4 	andeq	r1, r0, r4, lsr #9
    37b4:	005e1801 	subseq	r1, lr, r1, lsl #16
    37b8:	03050000 	movweq	r0, #20480	; 0x5000
    37bc:	2000011c 	andcs	r0, r0, ip, lsl r1
    37c0:	0003ba22 	andeq	fp, r3, r2, lsr #20
    37c4:	e21a0100 	ands	r0, sl, #0, 2
    37c8:	26000009 	strcs	r0, [r0], -r9
    37cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    37d0:	00156221 	andseq	r6, r5, r1, lsr #4
    37d4:	231c0100 	tstcs	ip, #0, 2
    37d8:	05000004 	streq	r0, [r0, #-4]
    37dc:	00005403 	andeq	r5, r0, r3, lsl #8
    37e0:	17402120 	strbne	r2, [r0, -r0, lsr #2]
    37e4:	4b010000 	blmi	437ec <__Stack_Size+0x433ec>
    37e8:	000000c6 	andeq	r0, r0, r6, asr #1
    37ec:	008c0305 	addeq	r0, ip, r5, lsl #6
    37f0:	68212000 	stmdavs	r1!, {sp}
    37f4:	01000019 	tsteq	r0, r9, lsl r0
    37f8:	0000c651 	andeq	ip, r0, r1, asr r6
    37fc:	94030500 	strls	r0, [r3], #-1280	; 0x500
    3800:	23200000 	teqcs	r0, #0
    3804:	000000c6 	andeq	r0, r0, r6, asr #1
    3808:	00000a2a 	andeq	r0, r0, sl, lsr #20
    380c:	00006f24 	andeq	r6, r0, r4, lsr #30
    3810:	21000300 	mrscs	r0, LR_irq
    3814:	000015cd 	andeq	r1, r0, sp, asr #11
    3818:	0a1a5701 	beq	699424 <__Stack_Size+0x699024>
    381c:	03050000 	movweq	r0, #20480	; 0x5000
    3820:	2000009c 	mulcs	r0, ip, r0
    3824:	0014ac27 	andseq	sl, r4, r7, lsr #24
    3828:	01070100 	mrseq	r0, (UNDEF: 23)
    382c:	00000a4d 	andeq	r0, r0, sp, asr #20
    3830:	01200305 	teqeq	r0, r5, lsl #6
    3834:	04282000 	strteq	r2, [r8], #-0
    3838:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    383c:	15492900 	strbne	r2, [r9, #-2304]	; 0x900
    3840:	54060000 	strpl	r0, [r6], #-0
    3844:	0017ec2a 	andseq	lr, r7, sl, lsr #24
    3848:	07440600 	strbeq	r0, [r4, -r0, lsl #12]
    384c:	2a000001 	bcs	3858 <__Stack_Size+0x3458>
    3850:	00001524 	andeq	r1, r0, r4, lsr #10
    3854:	003a1a09 	eorseq	r1, sl, r9, lsl #20
    3858:	4a2b0000 	bmi	ac3860 <__Stack_Size+0xac3460>
    385c:	0a000016 	beq	38bc <__Stack_Size+0x34bc>
    3860:	0a830262 	beq	fe0c41f0 <SCS_BASE+0x1e0b61f0>
    3864:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3868:	00000000 	andeq	r0, r0, r0
    386c:	0014ce2b 	andseq	ip, r4, fp, lsr #28
    3870:	026a0a00 	rsbeq	r0, sl, #0, 20
    3874:	00000a9a 	muleq	r0, sl, sl
    3878:	00005e0b 	andeq	r5, r0, fp, lsl #28
    387c:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3880:	2b000000 	blcs	3888 <__Stack_Size+0x3488>
    3884:	000014c0 	andeq	r1, r0, r0, asr #9
    3888:	b1026c0a 	tstlt	r2, sl, lsl #24
    388c:	0b00000a 	bleq	38bc <__Stack_Size+0x34bc>
    3890:	0000005e 	andeq	r0, r0, lr, asr r0
    3894:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3898:	e62b0000 	strt	r0, [fp], -r0
    389c:	0a000014 	beq	38f4 <__Stack_Size+0x34f4>
    38a0:	0ac80284 	beq	ff2042b8 <SCS_BASE+0x1f1f62b8>
    38a4:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    38a8:	0b000000 	bleq	38b0 <__Stack_Size+0x34b0>
    38ac:	0000004c 	andeq	r0, r0, ip, asr #32
    38b0:	15f42b00 	ldrbne	r2, [r4, #2816]!	; 0xb00
    38b4:	830a0000 	movwhi	r0, #40960	; 0xa000
    38b8:	000adf02 	andeq	sp, sl, r2, lsl #30
    38bc:	005e0b00 	subseq	r0, lr, r0, lsl #22
    38c0:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    38c4:	00000000 	andeq	r0, r0, r0
    38c8:	00191a2b 	andseq	r1, r9, fp, lsr #20
    38cc:	02780a00 	rsbseq	r0, r8, #0, 20
    38d0:	00000af1 	strdeq	r0, [r0], -r1
    38d4:	00005e0b 	andeq	r5, r0, fp, lsl #28
    38d8:	282b0000 	stmdacs	fp!, {}	; <UNPREDICTABLE>
    38dc:	0a00001a 	beq	394c <__Stack_Size+0x354c>
    38e0:	0b080289 	bleq	20430c <__Stack_Size+0x203f0c>
    38e4:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    38e8:	0b000000 	bleq	38f0 <__Stack_Size+0x34f0>
    38ec:	0000004c 	andeq	r0, r0, ip, asr #32
    38f0:	13842b00 	orrne	r2, r4, #0, 22
    38f4:	720a0000 	andvc	r0, sl, #0
    38f8:	000b1a02 	andeq	r1, fp, r2, lsl #20
    38fc:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3900:	2b000000 	blcs	3908 <__Stack_Size+0x3508>
    3904:	000016e2 	andeq	r1, r0, r2, ror #13
    3908:	31026d0a 	tstcc	r2, sl, lsl #26
    390c:	0b00000b 	bleq	3940 <__Stack_Size+0x3540>
    3910:	0000005e 	andeq	r0, r0, lr, asr r0
    3914:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3918:	6b2c0000 	blvs	b03920 <__Stack_Size+0xb03520>
    391c:	03000016 	movweq	r0, #22
    3920:	000b42eb 	andeq	r4, fp, fp, ror #5
    3924:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3928:	2d000000 	stccs	0, cr0, [r0, #-0]
    392c:	00001610 	andeq	r1, r0, r0, lsl r6
    3930:	00c0e703 	sbceq	lr, r0, r3, lsl #14
    3934:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3938:	0b000000 	bleq	3940 <__Stack_Size+0x3540>
    393c:	000000d1 	ldrdeq	r0, [r0], -r1
    3940:	05000000 	streq	r0, [r0, #-0]
    3944:	00040000 	andeq	r0, r4, r0
    3948:	00000b60 	andeq	r0, r0, r0, ror #22
    394c:	00290104 	eoreq	r0, r9, r4, lsl #2
    3950:	4b010000 	blmi	43958 <__Stack_Size+0x43558>
    3954:	9f00001a 	svcls	0x0000001a
    3958:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    395c:	00000003 	andeq	r0, r0, r3
    3960:	d0000000 	andle	r0, r0, r0
    3964:	0200000e 	andeq	r0, r0, #14
    3968:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    396c:	02020000 	andeq	r0, r2, #0
    3970:	0007f805 	andeq	pc, r7, r5, lsl #16
    3974:	06010200 	streq	r0, [r1], -r0, lsl #4
    3978:	000009d7 	ldrdeq	r0, [r0], -r7
    397c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3980:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    3984:	02000000 	andeq	r0, r0, #0
    3988:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    398c:	75030000 	strvc	r0, [r3, #-0]
    3990:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3994:	00005728 	andeq	r5, r0, r8, lsr #14
    3998:	07020200 	streq	r0, [r2, -r0, lsl #4]
    399c:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    39a0:	00387503 	eorseq	r7, r8, r3, lsl #10
    39a4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    39a8:	01020000 	mrseq	r0, (UNDEF: 2)
    39ac:	0009d508 	andeq	sp, r9, r8, lsl #10
    39b0:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    39b4:	2f020000 	svccs	0x00020000
    39b8:	0000007a 	andeq	r0, r0, sl, ror r0
    39bc:	00004505 	andeq	r4, r0, r5, lsl #10
    39c0:	02010600 	andeq	r0, r1, #0, 12
    39c4:	0000943e 	andeq	r9, r0, lr, lsr r4
    39c8:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    39cc:	07000000 	streq	r0, [r0, -r0]
    39d0:	00000910 	andeq	r0, r0, r0, lsl r9
    39d4:	22040001 	andcs	r0, r4, #1
    39d8:	02000001 	andeq	r0, r0, #1
    39dc:	00007f3e 	andeq	r7, r0, lr, lsr pc
    39e0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    39e4:	0000092a 	andeq	r0, r0, sl, lsr #18
    39e8:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    39ec:	00010b01 	andeq	r0, r1, r1, lsl #22
    39f0:	52430900 	subpl	r0, r3, #0, 18
    39f4:	5003004c 	andpl	r0, r3, ip, asr #32
    39f8:	00006f01 	andeq	r6, r0, r1, lsl #30
    39fc:	43090000 	movwmi	r0, #36864	; 0x9000
    3a00:	03004852 	movweq	r4, #2130	; 0x852
    3a04:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    3a08:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    3a0c:	00524449 	subseq	r4, r2, r9, asr #8
    3a10:	6f015203 	svcvs	0x00015203
    3a14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3a18:	52444f09 	subpl	r4, r4, #9, 30	; 0x24
    3a1c:	01530300 	cmpeq	r3, r0, lsl #6
    3a20:	0000006f 	andeq	r0, r0, pc, rrx
    3a24:	00db0a0c 	sbcseq	r0, fp, ip, lsl #20
    3a28:	54030000 	strpl	r0, [r3], #-0
    3a2c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a30:	42091000 	andmi	r1, r9, #0
    3a34:	03005252 	movweq	r5, #594	; 0x252
    3a38:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    3a3c:	0a140000 	beq	503a44 <__Stack_Size+0x503644>
    3a40:	00000cb6 			; <UNDEFINED> instruction: 0x00000cb6
    3a44:	6f015603 	svcvs	0x00015603
    3a48:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3a4c:	08d30b00 	ldmeq	r3, {r8, r9, fp}^
    3a50:	57030000 	strpl	r0, [r3, -r0]
    3a54:	0000a601 	andeq	sl, r0, r1, lsl #12
    3a58:	5e040c00 	cdppl	12, 0, cr0, cr4, cr0, {0}
    3a5c:	0d000000 	stceq	0, cr0, [r0, #-0]
    3a60:	000013ec 	andeq	r1, r0, ip, ror #7
    3a64:	42300401 	eorsmi	r0, r0, #16777216	; 0x1000000
    3a68:	07000001 	streq	r0, [r0, -r1]
    3a6c:	00001400 	andeq	r1, r0, r0, lsl #8
    3a70:	14960700 	ldrne	r0, [r6], #1792	; 0x700
    3a74:	07010000 	streq	r0, [r1, -r0]
    3a78:	00001429 	andeq	r1, r0, r9, lsr #8
    3a7c:	14880702 	strne	r0, [r8], #1794	; 0x702
    3a80:	00030000 	andeq	r0, r3, r0
    3a84:	0013ed04 	andseq	lr, r3, r4, lsl #26
    3a88:	1d370400 	cfldrsne	mvf0, [r7, #-0]
    3a8c:	0d000001 	stceq	0, cr0, [r0, #-4]
    3a90:	00000a1f 	andeq	r0, r0, pc, lsl sl
    3a94:	7e300501 	cdpvc	5, 3, cr0, cr0, cr1, {0}
    3a98:	07000001 	streq	r0, [r0, -r1]
    3a9c:	00000a61 	andeq	r0, r0, r1, ror #20
    3aa0:	0be30700 	bleq	ff8c56a8 <SCS_BASE+0x1f8b76a8>
    3aa4:	07010000 	streq	r0, [r1, -r0]
    3aa8:	000005e9 	andeq	r0, r0, r9, ror #11
    3aac:	0c230702 	stceq	7, cr0, [r3], #-8
    3ab0:	07030000 	streq	r0, [r3, -r0]
    3ab4:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    3ab8:	09b90704 	ldmibeq	r9!, {r2, r8, r9, sl}
    3abc:	00050000 	andeq	r0, r5, r0
    3ac0:	001ab30e 	andseq	fp, sl, lr, lsl #6
    3ac4:	01260100 	teqeq	r6, r0, lsl #2
    3ac8:	00019801 	andeq	r9, r1, r1, lsl #16
    3acc:	1a7c0f00 	bne	1f076d4 <__Stack_Size+0x1f072d4>
    3ad0:	26010000 	strcs	r0, [r1], -r0
    3ad4:	00009401 	andeq	r9, r0, r1, lsl #8
    3ad8:	3e100000 	cdpcc	0, 1, cr0, cr0, cr0, {0}
    3adc:	0100001a 	tsteq	r0, sl, lsl r0
    3ae0:	102c0173 	eorne	r0, ip, r3, ror r1
    3ae4:	00280800 	eoreq	r0, r8, r0, lsl #16
    3ae8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3aec:	000001eb 	andeq	r0, r0, fp, ror #3
    3af0:	001b0011 	andseq	r0, fp, r1, lsl r0
    3af4:	01730100 	cmneq	r3, r0, lsl #2
    3af8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3afc:	000009b2 			; <UNDEFINED> instruction: 0x000009b2
    3b00:	001b1612 	andseq	r1, fp, r2, lsl r6
    3b04:	01730100 	cmneq	r3, r0, lsl #2
    3b08:	00000117 	andeq	r0, r0, r7, lsl r1
    3b0c:	6c135101 	ldfvss	f5, [r3], {1}
    3b10:	01006e65 	tsteq	r0, r5, ror #28
    3b14:	005e0173 	subseq	r0, lr, r3, ror r1
    3b18:	52010000 	andpl	r0, r1, #0
    3b1c:	78646914 	stmdavc	r4!, {r2, r4, r8, fp, sp, lr}^
    3b20:	01750100 	cmneq	r5, r0, lsl #2
    3b24:	0000005e 	andeq	r0, r0, lr, asr r0
    3b28:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b2c:	17ec1500 	strbne	r1, [ip, r0, lsl #10]!
    3b30:	27010000 	strcs	r0, [r1, -r0]
    3b34:	00000142 	andeq	r0, r0, r2, asr #2
    3b38:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
    3b3c:	00000038 	andeq	r0, r0, r8, lsr r0
    3b40:	02519c01 	subseq	r9, r1, #256	; 0x100
    3b44:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    3b48:	01000038 	tsteq	r0, r8, lsr r0
    3b4c:	00004c2a 	andeq	r4, r0, sl, lsr #24
    3b50:	7e170100 	mufvcs	f0, f7, f0
    3b54:	56000001 	strpl	r0, [r0], -r1
    3b58:	0a080010 	beq	203ba0 <__Stack_Size+0x2037a0>
    3b5c:	01000000 	mrseq	r0, (UNDEF: 0)
    3b60:	018b182d 	orreq	r1, fp, sp, lsr #16
    3b64:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    3b68:	08001056 	stmdaeq	r0, {r1, r2, r4, r6, ip}
    3b6c:	0000000a 	andeq	r0, r0, sl
    3b70:	00018b18 	andeq	r8, r1, r8, lsl fp
    3b74:	601a0100 	andsvs	r0, sl, r0, lsl #2
    3b78:	80080010 	andhi	r0, r8, r0, lsl r0
    3b7c:	1b000004 	blne	3b94 <__Stack_Size+0x3794>
    3b80:	0a035101 	beq	d7f8c <__Stack_Size+0xd7b8c>
    3b84:	011b2000 	tsteq	fp, r0
    3b88:	000c0550 	andeq	r0, ip, r0, asr r5
    3b8c:	00400110 	subeq	r0, r0, r0, lsl r1
    3b90:	1c000000 	stcne	0, cr0, [r0], {-0}
    3b94:	00001ad1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3b98:	00005a01 	andeq	r5, r0, r1, lsl #20
    3b9c:	00040000 	andeq	r0, r4, r0
    3ba0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ba4:	00000270 	andeq	r0, r0, r0, ror r2
    3ba8:	0000001d 	andeq	r0, r0, sp, lsl r0
    3bac:	0001eb00 	andeq	lr, r1, r0, lsl #22
    3bb0:	7e1e0000 	cdpvc	0, 1, cr0, cr14, cr0, {0}
    3bb4:	8c000001 	stchi	0, cr0, [r0], {1}
    3bb8:	1c080010 	stcne	0, cr0, [r8], {16}
    3bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3bc0:	0002d89c 	muleq	r2, ip, r8
    3bc4:	018b1f00 	orreq	r1, fp, r0, lsl #30
    3bc8:	0a070000 	beq	1c3bd0 <__Stack_Size+0x1c37d0>
    3bcc:	8e200000 	cdphi	0, 2, cr0, cr0, cr0, {0}
    3bd0:	0a080010 	beq	203c18 <__Stack_Size+0x203818>
    3bd4:	bd000000 	stclt	0, cr0, [r0, #-0]
    3bd8:	1f000002 	svcne	0x00000002
    3bdc:	0000018b 	andeq	r0, r0, fp, lsl #3
    3be0:	00000a41 	andeq	r0, r0, r1, asr #20
    3be4:	00109821 	andseq	r9, r0, r1, lsr #16
    3be8:	00048008 	andeq	r8, r4, r8
    3bec:	51011b00 	tstpl	r1, r0, lsl #22
    3bf0:	20000a03 	andcs	r0, r0, r3, lsl #20
    3bf4:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3bf8:	0110000c 	tsteq	r0, ip
    3bfc:	21000040 	tstcs	r0, r0, asr #32
    3c00:	080010a2 	stmdaeq	r0, {r1, r5, r7, ip}
    3c04:	0000049c 	muleq	r0, ip, r4
    3c08:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    3c0c:	1b20000a 	blne	803c3c <__Stack_Size+0x80383c>
    3c10:	0c055001 	stceq	0, cr5, [r5], {1}
    3c14:	40011000 	andmi	r1, r1, r0
    3c18:	35150000 	ldrcc	r0, [r5, #-0]
    3c1c:	0100001a 	tsteq	r0, sl, lsl r0
    3c20:	00014247 	andeq	r4, r1, r7, asr #4
    3c24:	0010a800 	andseq	sl, r0, r0, lsl #16
    3c28:	00002408 	andeq	r2, r0, r8, lsl #8
    3c2c:	029c0100 	addseq	r0, ip, #0, 2
    3c30:	1a000003 	bne	3c44 <__Stack_Size+0x3844>
    3c34:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
    3c38:	0000017e 	andeq	r0, r0, lr, ror r1
    3c3c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    3c40:	00000074 	andeq	r0, r0, r4, ror r0
    3c44:	0009451c 	andeq	r4, r9, ip, lsl r5
    3c48:	cc5f0100 	ldfgte	f0, [pc], {-0}
    3c4c:	04080010 	streq	r0, [r8], #-16
    3c50:	01000000 	mrseq	r0, (UNDEF: 0)
    3c54:	0003219c 	muleq	r3, ip, r1
    3c58:	10d01d00 	sbcsne	r1, r0, r0, lsl #26
    3c5c:	02d80800 	sbcseq	r0, r8, #0, 16
    3c60:	22000000 	andcs	r0, r0, #0
    3c64:	00001549 	andeq	r1, r0, r9, asr #10
    3c68:	d0013b01 	andle	r3, r1, r1, lsl #22
    3c6c:	34080010 	strcc	r0, [r8], #-16
    3c70:	01000000 	mrseq	r0, (UNDEF: 0)
    3c74:	00038a9c 	muleq	r3, ip, sl
    3c78:	1a952300 	bne	fe54c880 <SCS_BASE+0x1e53e880>
    3c7c:	3d010000 	stccc	0, cr0, [r1, #-0]
    3c80:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c84:	000a5400 	andeq	r5, sl, r0, lsl #8
    3c88:	1a602300 	bne	180c890 <__Stack_Size+0x180c490>
    3c8c:	3d010000 	stccc	0, cr0, [r1, #-0]
    3c90:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c94:	000a8d00 	andeq	r8, sl, r0, lsl #26
    3c98:	1aa42300 	bne	fe90c8a0 <SCS_BASE+0x1e8fe8a0>
    3c9c:	3d010000 	stccc	0, cr0, [r1, #-0]
    3ca0:	00003a01 	andeq	r3, r0, r1, lsl #20
    3ca4:	000ab600 	andeq	fp, sl, r0, lsl #12
    3ca8:	10e82400 	rscne	r2, r8, r0, lsl #8
    3cac:	01980800 	orrseq	r0, r8, r0, lsl #16
    3cb0:	037a0000 	cmneq	sl, #0
    3cb4:	011b0000 	tsteq	fp, r0
    3cb8:	00380152 	eorseq	r0, r8, r2, asr r1
    3cbc:	0010f621 	andseq	pc, r0, r1, lsr #12
    3cc0:	00019808 	andeq	r9, r1, r8, lsl #16
    3cc4:	52011b00 	andpl	r1, r1, #0, 22
    3cc8:	00003401 	andeq	r3, r0, r1, lsl #8
    3ccc:	000b5822 	andeq	r5, fp, r2, lsr #16
    3cd0:	015d0100 	cmpeq	sp, r0, lsl #2
    3cd4:	08001104 	stmdaeq	r0, {r2, r8, ip}
    3cd8:	0000002a 	andeq	r0, r0, sl, lsr #32
    3cdc:	04229c01 	strteq	r9, [r2], #-3073	; 0xc01
    3ce0:	64250000 	strtvs	r0, [r5], #-0
    3ce4:	01007461 	tsteq	r0, r1, ror #8
    3ce8:	005e015d 	subseq	r0, lr, sp, asr r1
    3cec:	0ad40000 	beq	ff503cf4 <SCS_BASE+0x1f4f5cf4>
    3cf0:	55260000 	strpl	r0, [r6, #-0]!
    3cf4:	0100001a 	tsteq	r0, sl, lsl r0
    3cf8:	006f015f 	rsbeq	r0, pc, pc, asr r1	; <UNPREDICTABLE>
    3cfc:	57260000 	strpl	r0, [r6, -r0]!
    3d00:	01000008 	tsteq	r0, r8
    3d04:	006f0160 	rsbeq	r0, pc, r0, ror #2
    3d08:	12240000 	eorne	r0, r4, #0
    3d0c:	b2080011 	andlt	r0, r8, #17
    3d10:	db000004 	blle	3d28 <__Stack_Size+0x3928>
    3d14:	1b000003 	blne	3d28 <__Stack_Size+0x3928>
    3d18:	35015001 	strcc	r5, [r1, #-1]
    3d1c:	111c2400 	tstne	ip, r0, lsl #8
    3d20:	04c30800 	strbeq	r0, [r3], #2048	; 0x800
    3d24:	03fa0000 	mvnseq	r0, #0
    3d28:	011b0000 	tsteq	fp, r0
    3d2c:	1b310152 	blne	c4427c <__Stack_Size+0xc43e7c>
    3d30:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3d34:	50011bc0 	andpl	r1, r1, r0, asr #23
    3d38:	00007402 	andeq	r7, r0, r2, lsl #8
    3d3c:	00112424 	andseq	r2, r1, r4, lsr #8
    3d40:	0004de08 	andeq	sp, r4, r8, lsl #28
    3d44:	00041200 	andeq	r1, r4, r0, lsl #4
    3d48:	51011b00 	tstpl	r1, r0, lsl #22
    3d4c:	011b3101 	tsteq	fp, r1, lsl #2
    3d50:	00310150 	eorseq	r0, r1, r0, asr r1
    3d54:	00112a1a 	andseq	r2, r1, sl, lsl sl
    3d58:	0004f508 	andeq	pc, r4, r8, lsl #10
    3d5c:	50011b00 	andpl	r1, r1, r0, lsl #22
    3d60:	00003101 	andeq	r3, r0, r1, lsl #2
    3d64:	001a8527 	andseq	r8, sl, r7, lsr #10
    3d68:	4c2d0600 	stcmi	6, cr0, [sp], #-0
    3d6c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3d70:	0000005e 	andeq	r0, r0, lr, asr r0
    3d74:	0000043d 	andeq	r0, r0, sp, lsr r4
    3d78:	00009f29 	andeq	r9, r0, r9, lsr #30
    3d7c:	27001900 	strcs	r1, [r0, -r0, lsl #18]
    3d80:	0000123e 	andeq	r1, r0, lr, lsr r2
    3d84:	042d3d07 	strteq	r3, [sp], #-3335	; 0xd07
    3d88:	062a0000 	strteq	r0, [sl], -r0
    3d8c:	0100001b 	tsteq	r0, fp, lsl r0
    3d90:	00003a0d 	andeq	r3, r0, sp, lsl #20
    3d94:	2c030500 	cfstr32cs	mvfx0, [r3], {-0}
    3d98:	2a200001 	bcs	803da4 <__Stack_Size+0x8039a4>
    3d9c:	00001ac4 	andeq	r1, r0, r4, asr #21
    3da0:	005e0e01 	subseq	r0, lr, r1, lsl #28
    3da4:	03050000 	movweq	r0, #20480	; 0x5000
    3da8:	20000128 	andcs	r0, r0, r8, lsr #2
    3dac:	0003ba2a 	andeq	fp, r3, sl, lsr #20
    3db0:	7b150100 	blvc	5441b8 <__Stack_Size+0x543db8>
    3db4:	05000004 	streq	r0, [r0, #-4]
    3db8:	00012403 	andeq	r2, r1, r3, lsl #8
    3dbc:	003a0520 	eorseq	r0, sl, r0, lsr #10
    3dc0:	1e2b0000 	cdpne	0, 2, cr0, cr11, cr0, {0}
    3dc4:	08000007 	stmdaeq	r0, {r0, r1, r2}
    3dc8:	000496e2 	andeq	r9, r4, r2, ror #13
    3dcc:	04962c00 	ldreq	r2, [r6], #3072	; 0xc00
    3dd0:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3dd4:	00000000 	andeq	r0, r0, r0
    3dd8:	010b040c 	tsteq	fp, ip, lsl #8
    3ddc:	552b0000 	strpl	r0, [fp, #-0]!
    3de0:	08000003 	stmdaeq	r0, {r0, r1}
    3de4:	0004b2e1 	andeq	fp, r4, r1, ror #5
    3de8:	04962c00 	ldreq	r2, [r6], #3072	; 0xc00
    3dec:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3df0:	00000000 	andeq	r0, r0, r0
    3df4:	00020b2b 	andeq	r0, r2, fp, lsr #22
    3df8:	c3570500 	cmpgt	r7, #0, 10
    3dfc:	2c000004 	stccs	0, cr0, [r0], {4}
    3e00:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e04:	1adf2b00 	bne	ff7cea0c <SCS_BASE+0x1f7c0a0c>
    3e08:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
    3e0c:	000004de 	ldrdeq	r0, [r0], -lr
    3e10:	0001172c 	andeq	r1, r1, ip, lsr #14
    3e14:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3e18:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3e1c:	00000000 	andeq	r0, r0, r0
    3e20:	001a6f2d 	andseq	r6, sl, sp, lsr #30
    3e24:	02880a00 	addeq	r0, r8, #0, 20
    3e28:	000004f5 	strdeq	r0, [r0], -r5
    3e2c:	00005e2c 	andeq	r5, r0, ip, lsr #28
    3e30:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3e34:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3e38:	00001af3 	strdeq	r1, [r0], -r3
    3e3c:	2c02710a 	stfcss	f7, [r2], {10}
    3e40:	0000005e 	andeq	r0, r0, lr, asr r0
    3e44:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
    3e48:	00040000 	andeq	r0, r4, r0
    3e4c:	00000dfd 	strdeq	r0, [r0], -sp
    3e50:	00290104 	eoreq	r0, r9, r4, lsl #2
    3e54:	93010000 	movwls	r0, #4096	; 0x1000
    3e58:	9f00001b 	svcls	0x0000001b
    3e5c:	40000003 	andmi	r0, r0, r3
    3e60:	00000004 	andeq	r0, r0, r4
    3e64:	57000000 	strpl	r0, [r0, -r0]
    3e68:	02000010 	andeq	r0, r0, #16
    3e6c:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    3e70:	02020000 	andeq	r0, r2, #0
    3e74:	0007f805 	andeq	pc, r7, r5, lsl #16
    3e78:	06010200 	streq	r0, [r1], -r0, lsl #4
    3e7c:	000009d7 	ldrdeq	r0, [r0], -r7
    3e80:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3e84:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    3e88:	02000000 	andeq	r0, r0, #0
    3e8c:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    3e90:	75030000 	strvc	r0, [r3, #-0]
    3e94:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3e98:	00005728 	andeq	r5, r0, r8, lsr #14
    3e9c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3ea0:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ea4:	00387503 	eorseq	r7, r8, r3, lsl #10
    3ea8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3eac:	01020000 	mrseq	r0, (UNDEF: 2)
    3eb0:	0009d508 	andeq	sp, r9, r8, lsl #10
    3eb4:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    3eb8:	2f020000 	svccs	0x00020000
    3ebc:	0000007a 	andeq	r0, r0, sl, ror r0
    3ec0:	00004505 	andeq	r4, r0, r5, lsl #10
    3ec4:	02b30400 	adcseq	r0, r3, #0, 8
    3ec8:	30020000 	andcc	r0, r2, r0
    3ecc:	0000008a 	andeq	r0, r0, sl, lsl #1
    3ed0:	00005705 	andeq	r5, r0, r5, lsl #14
    3ed4:	02010600 	andeq	r0, r1, #0, 12
    3ed8:	0000a43c 	andeq	sl, r0, ip, lsr r4
    3edc:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    3ee0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3ee4:	00544553 	subseq	r4, r4, r3, asr r5
    3ee8:	87040001 	strhi	r0, [r4, -r1]
    3eec:	02000007 	andeq	r0, r0, #7
    3ef0:	00008f3c 	andeq	r8, r0, ip, lsr pc
    3ef4:	02010600 	andeq	r0, r1, #0, 12
    3ef8:	0000c43e 	andeq	ip, r0, lr, lsr r4
    3efc:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    3f00:	07000000 	streq	r0, [r0, -r0]
    3f04:	00000910 	andeq	r0, r0, r0, lsl r9
    3f08:	22040001 	andcs	r0, r4, #1
    3f0c:	02000001 	andeq	r0, r0, #1
    3f10:	0000af3e 	andeq	sl, r0, lr, lsr pc
    3f14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f18:	0000092a 	andeq	r0, r0, sl, lsr #18
    3f1c:	0c032409 	cfstrseq	mvf2, [r3], {9}
    3f20:	00015201 	andeq	r5, r1, r1, lsl #4
    3f24:	43410a00 	movtmi	r0, #6656	; 0x1a00
    3f28:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    3f2c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f30:	000b0000 	andeq	r0, fp, r0
    3f34:	0300001c 	movweq	r0, #28
    3f38:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    3f3c:	0b040000 	bleq	103f44 <__Stack_Size+0x103b44>
    3f40:	00001bfd 	strdeq	r1, [r0], -sp
    3f44:	6f011003 	svcvs	0x00011003
    3f48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3f4c:	0052530a 	subseq	r5, r2, sl, lsl #6
    3f50:	6f011103 	svcvs	0x00011103
    3f54:	0c000000 	stceq	0, cr0, [r0], {-0}
    3f58:	0052430a 	subseq	r4, r2, sl, lsl #6
    3f5c:	6f011203 	svcvs	0x00011203
    3f60:	10000000 	andne	r0, r0, r0
    3f64:	0052410a 	subseq	r4, r2, sl, lsl #2
    3f68:	6f011303 	svcvs	0x00011303
    3f6c:	14000000 	strne	r0, [r0], #-0
    3f70:	001da80b 	andseq	sl, sp, fp, lsl #16
    3f74:	01140300 	tsteq	r4, r0, lsl #6
    3f78:	0000006f 	andeq	r0, r0, pc, rrx
    3f7c:	424f0a18 	submi	r0, pc, #24, 20	; 0x18000
    3f80:	15030052 	strne	r0, [r3, #-82]	; 0x52
    3f84:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f88:	ad0b1c00 	stcge	12, cr1, [fp, #-0]
    3f8c:	0300001b 	movweq	r0, #27
    3f90:	006f0116 	rsbeq	r0, pc, r6, lsl r1	; <UNPREDICTABLE>
    3f94:	00200000 	eoreq	r0, r0, r0
    3f98:	001db10c 	andseq	fp, sp, ip, lsl #2
    3f9c:	01170300 	tsteq	r7, r0, lsl #6
    3fa0:	000000d6 	ldrdeq	r0, [r0], -r6
    3fa4:	19031009 	stmdbne	r3, {r0, r3, ip}
    3fa8:	0001d001 	andeq	sp, r1, r1
    3fac:	44520a00 	ldrbmi	r0, [r2], #-2560	; 0xa00
    3fb0:	1b030050 	blne	c40f8 <__Stack_Size+0xc3cf8>
    3fb4:	00007f01 	andeq	r7, r0, r1, lsl #30
    3fb8:	820b0000 	andhi	r0, fp, #0
    3fbc:	0300001d 	movweq	r0, #29
    3fc0:	007f011c 	rsbseq	r0, pc, ip, lsl r1	; <UNPREDICTABLE>
    3fc4:	0b020000 	bleq	83fcc <__Stack_Size+0x83bcc>
    3fc8:	00001d87 	andeq	r1, r0, r7, lsl #27
    3fcc:	7f011d03 	svcvc	0x00011d03
    3fd0:	04000000 	streq	r0, [r0], #-0
    3fd4:	001d8d0b 	andseq	r8, sp, fp, lsl #26
    3fd8:	011e0300 	tsteq	lr, r0, lsl #6
    3fdc:	0000007f 	andeq	r0, r0, pc, ror r0
    3fe0:	1bc60b06 	blne	ff186c00 <SCS_BASE+0x1f178c00>
    3fe4:	1f030000 	svcne	0x00030000
    3fe8:	00007f01 	andeq	r7, r0, r1, lsl #30
    3fec:	cb0b0800 	blgt	2c5ff4 <__Stack_Size+0x2c5bf4>
    3ff0:	0300001b 	movweq	r0, #27
    3ff4:	007f0120 	rsbseq	r0, pc, r0, lsr #2
    3ff8:	0b0a0000 	bleq	284000 <__Stack_Size+0x283c00>
    3ffc:	00001bd0 	ldrdeq	r1, [r0], -r0
    4000:	7f012103 	svcvc	0x00012103
    4004:	0c000000 	stceq	0, cr0, [r0], {-0}
    4008:	001bd50b 	andseq	sp, fp, fp, lsl #10
    400c:	01220300 	teqeq	r2, r0, lsl #6
    4010:	0000007f 	andeq	r0, r0, pc, ror r0
    4014:	ed0c000e 	stc	0, cr0, [ip, #-56]	; 0xffffffc8
    4018:	0300001c 	movweq	r0, #28
    401c:	015e0123 	cmpeq	lr, r3, lsr #2
    4020:	01060000 	mrseq	r0, (UNDEF: 6)
    4024:	02031c04 	andeq	r1, r3, #4, 24	; 0x400
    4028:	65070000 	strvs	r0, [r7, #-0]
    402c:	01000004 	tsteq	r0, r4
    4030:	00083407 	andeq	r3, r8, r7, lsl #8
    4034:	32070200 	andcc	r0, r7, #0, 4
    4038:	03000001 	movweq	r0, #1
    403c:	0004ef07 	andeq	lr, r4, r7, lsl #30
    4040:	07070400 	streq	r0, [r7, -r0, lsl #8]
    4044:	05000004 	streq	r0, [r0, #-4]
    4048:	07510400 	ldrbeq	r0, [r1, -r0, lsl #8]
    404c:	22040000 	andcs	r0, r4, #0
    4050:	000001dc 	ldrdeq	r0, [r0], -ip
    4054:	001cdd0d 	andseq	sp, ip, sp, lsl #26
    4058:	033f0100 	teqeq	pc, #0, 2
    405c:	00000203 	andeq	r0, r0, r3, lsl #4
    4060:	00022c01 	andeq	r2, r2, r1, lsl #24
    4064:	1c400e00 	mcrrne	14, 0, r0, r0, cr0
    4068:	41010000 	mrsmi	r0, (UNDEF: 1)
    406c:	00020303 	andeq	r0, r2, r3, lsl #6
    4070:	400f0000 	andmi	r0, pc, r0
    4074:	01000007 	tsteq	r0, r7
    4078:	00113056 	andseq	r3, r1, r6, asr r0
    407c:	00001808 	andeq	r1, r0, r8, lsl #16
    4080:	519c0100 	orrspl	r0, ip, r0, lsl #2
    4084:	10000002 	andne	r0, r0, r2
    4088:	00001b61 	andeq	r1, r0, r1, ror #22
    408c:	003a5601 	eorseq	r5, sl, r1, lsl #12
    4090:	0af30000 	beq	ffcc4098 <SCS_BASE+0x1fcb6098>
    4094:	0f000000 	svceq	0x00000000
    4098:	00001cf8 	strdeq	r1, [r0], -r8
    409c:	00006a01 	andeq	r6, r0, r1, lsl #20
    40a0:	00180000 	andseq	r0, r8, r0
    40a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    40a8:	00000276 	andeq	r0, r0, r6, ror r2
    40ac:	001cc710 	andseq	ip, ip, r0, lsl r7
    40b0:	3a6a0100 	bcc	1a844b8 <__Stack_Size+0x1a840b8>
    40b4:	14000000 	strne	r0, [r0], #-0
    40b8:	0000000b 	andeq	r0, r0, fp
    40bc:	0001cb0f 	andeq	ip, r1, pc, lsl #22
    40c0:	487e0100 	ldmdami	lr!, {r8}^
    40c4:	18080011 	stmdane	r8, {r0, r4}
    40c8:	01000000 	mrseq	r0, (UNDEF: 0)
    40cc:	00029b9c 	muleq	r2, ip, fp
    40d0:	1dda1000 	ldclne	0, cr1, [sl]
    40d4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    40d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    40dc:	00000b35 	andeq	r0, r0, r5, lsr fp
    40e0:	04811100 	streq	r1, [r1], #256	; 0x100
    40e4:	90010000 	andls	r0, r1, r0
    40e8:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
    40ec:	00000018 	andeq	r0, r0, r8, lsl r0
    40f0:	f1119c01 			; <UNDEFINED> instruction: 0xf1119c01
    40f4:	01000005 	tsteq	r0, r5
    40f8:	0011789e 	mulseq	r1, lr, r8
    40fc:	00001008 	andeq	r1, r0, r8
    4100:	129c0100 	addsne	r0, ip, #0, 2
    4104:	00001d2d 	andeq	r1, r0, sp, lsr #26
    4108:	3a029601 	bcc	a9914 <__Stack_Size+0xa9514>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	01000000 	mrseq	r0, (UNDEF: 0)
    4118:	1bda129c 	blne	ff688b90 <SCS_BASE+0x1f67ab90>
    411c:	a3010000 	movwge	r0, #4096	; 0x1000
    4120:	00003a02 	andeq	r3, r0, r2, lsl #20
    4124:	00000000 	andeq	r0, r0, r0
    4128:	00000c00 	andeq	r0, r0, r0, lsl #24
    412c:	139c0100 	orrsne	r0, ip, #0, 2
    4130:	00001c93 	muleq	r0, r3, ip
    4134:	a402b101 	strge	fp, [r2], #-257	; 0x101
    4138:	00000000 	andeq	r0, r0, r0
    413c:	10000000 	andne	r0, r0, r0
    4140:	01000000 	mrseq	r0, (UNDEF: 0)
    4144:	0003149c 	muleq	r3, ip, r4
    4148:	1b531400 	blne	14c9150 <__Stack_Size+0x14c8d50>
    414c:	b3010000 	movwlt	r0, #4096	; 0x1000
    4150:	0000a402 	andeq	sl, r0, r2, lsl #8
    4154:	000b5600 	andeq	r5, fp, r0, lsl #12
    4158:	6f130000 	svcvs	0x00130000
    415c:	0100001b 	tsteq	r0, fp, lsl r0
    4160:	00a402c7 	adceq	r0, r4, r7, asr #5
    4164:	00000000 	andeq	r0, r0, r0
    4168:	00100000 	andseq	r0, r0, r0
    416c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4170:	0000033f 	andeq	r0, r0, pc, lsr r3
    4174:	001c4c14 	andseq	r4, ip, r4, lsl ip
    4178:	02c90100 	sbceq	r0, r9, #0, 2
    417c:	000000a4 	andeq	r0, r0, r4, lsr #1
    4180:	00000b7b 	andeq	r0, r0, fp, ror fp
    4184:	1b1b1500 	blne	6c958c <__Stack_Size+0x6c918c>
    4188:	e2010000 	and	r0, r1, #0
    418c:	00000002 	andeq	r0, r0, r2
    4190:	00001800 	andeq	r1, r0, r0, lsl #16
    4194:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    4198:	16000003 	strne	r0, [r0], -r3
    419c:	00001d9f 	muleq	r0, pc, sp	; <UNPREDICTABLE>
    41a0:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    41a4:	a1000000 	mrsge	r0, (UNDEF: 0)
    41a8:	1700000b 	strne	r0, [r0, -fp]
    41ac:	00001a7c 	andeq	r1, r0, ip, ror sl
    41b0:	c402e201 	strgt	lr, [r2], #-513	; 0x201
    41b4:	01000000 	mrseq	r0, (UNDEF: 0)
    41b8:	6d130051 	ldcvs	0, cr0, [r3, #-324]	; 0xfffffebc
    41bc:	0100001c 	tsteq	r0, ip, lsl r0
    41c0:	00a40301 	adceq	r0, r4, r1, lsl #6
    41c4:	00000000 	andeq	r0, r0, r0
    41c8:	00200000 	eoreq	r0, r0, r0
    41cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    41d0:	000003af 	andeq	r0, r0, pc, lsr #7
    41d4:	001d5b16 	andseq	r5, sp, r6, lsl fp
    41d8:	03010100 	movweq	r0, #4352	; 0x1100
    41dc:	0000004c 	andeq	r0, r0, ip, asr #32
    41e0:	00000bdb 	ldrdeq	r0, [r0], -fp
    41e4:	001c4c14 	andseq	r4, ip, r4, lsl ip
    41e8:	03030100 	movweq	r0, #12544	; 0x3100
    41ec:	000000a4 	andeq	r0, r0, r4, lsr #1
    41f0:	00000c15 	andeq	r0, r0, r5, lsl ip
    41f4:	022c1500 	eoreq	r1, ip, #0, 10
    41f8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    41fc:	00118803 	andseq	r8, r1, r3, lsl #16
    4200:	00000c08 	andeq	r0, r0, r8, lsl #24
    4204:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    4208:	17000003 	strne	r0, [r0, -r3]
    420c:	00001d5b 	andeq	r1, r0, fp, asr sp
    4210:	4c032e01 	stcmi	14, cr2, [r3], {1}
    4214:	01000000 	mrseq	r0, (UNDEF: 0)
    4218:	0e180050 	mrceq	0, 0, r0, cr8, cr0, {2}
    421c:	94000002 	strls	r0, [r0], #-2
    4220:	28080011 	stmdacs	r8, {r0, r4}
    4224:	01000000 	mrseq	r0, (UNDEF: 0)
    4228:	0004009c 	muleq	r4, ip, r0
    422c:	021f1900 	andseq	r1, pc, #0, 18
    4230:	0c340000 	ldceq	0, cr0, [r4], #-0
    4234:	a21a0000 	andsge	r0, sl, #0
    4238:	0e080011 	mcreq	0, 0, r0, cr8, cr1, {0}
    423c:	1b000000 	blne	4244 <__Stack_Size+0x3e44>
    4240:	0000021f 	andeq	r0, r0, pc, lsl r2
    4244:	8d1c0000 	ldchi	0, cr0, [ip, #-0]
    4248:	0100001b 	tsteq	r0, fp, lsl r0
    424c:	18010385 	stmdane	r1, {r0, r2, r7, r8, r9}
    4250:	1d000004 	stcne	0, cr0, [r0, #-16]
    4254:	87010069 	strhi	r0, [r1, -r9, rrx]
    4258:	00006f03 	andeq	r6, r0, r3, lsl #30
    425c:	bf130000 	svclt	0x00130000
    4260:	0100001d 	tsteq	r0, sp, lsl r0
    4264:	02030366 	andeq	r0, r3, #-1744830463	; 0x98000001
    4268:	11bc0000 			; <UNDEFINED> instruction: 0x11bc0000
    426c:	00360800 	eorseq	r0, r6, r0, lsl #16
    4270:	9c010000 	stcls	0, cr0, [r1], {-0}
    4274:	0000048c 	andeq	r0, r0, ip, lsl #9
    4278:	001c8b16 	andseq	r8, ip, r6, lsl fp
    427c:	03660100 	cmneq	r6, #0, 2
    4280:	0000003a 	andeq	r0, r0, sl, lsr r0
    4284:	00000c53 	andeq	r0, r0, r3, asr ip
    4288:	001c4514 	andseq	r4, ip, r4, lsl r5
    428c:	03680100 	cmneq	r8, #0, 2
    4290:	00000203 	andeq	r0, r0, r3, lsl #4
    4294:	00000c71 	andeq	r0, r0, r1, ror ip
    4298:	0004001e 	andeq	r0, r4, lr, lsl r0
    429c:	0011ca00 	andseq	ip, r1, r0, lsl #20
    42a0:	00001208 	andeq	r1, r0, r8, lsl #4
    42a4:	03700100 	cmneq	r0, #0, 2
    42a8:	00000479 	andeq	r0, r0, r9, ror r4
    42ac:	0011ca1a 	andseq	ip, r1, sl, lsl sl
    42b0:	00001208 	andeq	r1, r0, r8, lsl #4
    42b4:	040d1f00 	streq	r1, [sp], #-3840	; 0xf00
    42b8:	91020000 	mrsls	r0, (UNDEF: 2)
    42bc:	20000074 	andcs	r0, r0, r4, ror r0
    42c0:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
    42c4:	0000020e 	andeq	r0, r0, lr, lsl #4
    42c8:	0011e020 	andseq	lr, r1, r0, lsr #32
    42cc:	00020e08 	andeq	r0, r2, r8, lsl #28
    42d0:	f1210000 			; <UNDEFINED> instruction: 0xf1210000
    42d4:	0100000b 	tsteq	r0, fp
    42d8:	000203ad 	andeq	r0, r2, sp, lsr #7
    42dc:	0011f400 	andseq	pc, r1, r0, lsl #8
    42e0:	00004008 	andeq	r4, r0, r8
    42e4:	ea9c0100 	b	fe7046ec <SCS_BASE+0x1e6f66ec>
    42e8:	10000004 	andne	r0, r0, r4
    42ec:	00001c56 	andeq	r1, r0, r6, asr ip
    42f0:	003aad01 	eorseq	sl, sl, r1, lsl #26
    42f4:	0ca60000 	stceq	0, cr0, [r6]
    42f8:	45220000 	strmi	r0, [r2, #-0]!
    42fc:	0100001c 	tsteq	r0, ip, lsl r0
    4300:	000203af 	andeq	r0, r2, pc, lsr #7
    4304:	000cd200 	andeq	sp, ip, r0, lsl #4
    4308:	12002300 	andne	r2, r0, #0, 6
    430c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4310:	04d80000 	ldrbeq	r0, [r8], #0
    4314:	01240000 	teqeq	r4, r0
    4318:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    431c:	2025000f 	eorcs	r0, r5, pc
    4320:	18080012 	stmdane	r8, {r1, r4}
    4324:	24000004 	strcs	r0, [r0], #-4
    4328:	0a035001 	beq	d8334 <__Stack_Size+0xd7f34>
    432c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4330:	001bb221 	andseq	fp, fp, r1, lsr #4
    4334:	03d40100 	bicseq	r0, r4, #0, 2
    4338:	00000002 	andeq	r0, r0, r2
    433c:	3c000000 	stccc	0, cr0, [r0], {-0}
    4340:	01000000 	mrseq	r0, (UNDEF: 0)
    4344:	0005399c 	muleq	r5, ip, r9
    4348:	1c452200 	sfmne	f2, 2, [r5], {-0}
    434c:	d6010000 	strle	r0, [r1], -r0
    4350:	00000203 	andeq	r0, r0, r3, lsl #4
    4354:	00000cfc 	strdeq	r0, [r0], -ip
    4358:	00000023 	andeq	r0, r0, r3, lsr #32
    435c:	00041800 	andeq	r1, r4, r0, lsl #16
    4360:	00052700 	andeq	r2, r5, r0, lsl #14
    4364:	50012400 	andpl	r2, r1, r0, lsl #8
    4368:	0fff0a03 	svceq	0x00ff0a03
    436c:	00002500 	andeq	r2, r0, r0, lsl #10
    4370:	04180000 	ldreq	r0, [r8], #-0
    4374:	01240000 	teqeq	r4, r0
    4378:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    437c:	2100000f 	tstcs	r0, pc
    4380:	00001b3c 	andeq	r1, r0, ip, lsr fp
    4384:	0203f701 	andeq	pc, r3, #262144	; 0x40000
    4388:	00000000 	andeq	r0, r0, r0
    438c:	00700000 	rsbseq	r0, r0, r0
    4390:	9c010000 	stcls	0, cr0, [r1], {-0}
    4394:	0000059b 	muleq	r0, fp, r5
    4398:	001c4522 	andseq	r4, ip, r2, lsr #10
    439c:	03f90100 	mvnseq	r0, #0, 2
    43a0:	26000002 	strcs	r0, [r0], -r2
    43a4:	2300000d 	movwcs	r0, #13
    43a8:	00000000 	andeq	r0, r0, r0
    43ac:	00000418 	andeq	r0, r0, r8, lsl r4
    43b0:	00000576 	andeq	r0, r0, r6, ror r5
    43b4:	03500124 	cmpeq	r0, #36, 2
    43b8:	000fff0a 	andeq	pc, pc, sl, lsl #30
    43bc:	00000023 	andeq	r0, r0, r3, lsr #32
    43c0:	00041800 	andeq	r1, r4, r0, lsl #16
    43c4:	00058b00 	andeq	r8, r5, r0, lsl #22
    43c8:	50012400 	andpl	r2, r1, r0, lsl #8
    43cc:	0fff0a03 	svceq	0x00ff0a03
    43d0:	00002500 	andeq	r2, r0, r0, lsl #10
    43d4:	04180000 	ldreq	r0, [r8], #-0
    43d8:	01240000 	teqeq	r4, r0
    43dc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    43e0:	13231300 	teqne	r3, #0, 6
    43e4:	36010000 	strcc	r0, [r1], -r0
    43e8:	00020301 	andeq	r0, r2, r1, lsl #6
    43ec:	00123400 	andseq	r3, r2, r0, lsl #8
    43f0:	00004808 	andeq	r4, r0, r8, lsl #16
    43f4:	1b9c0100 	blne	fe7047fc <SCS_BASE+0x1e6f67fc>
    43f8:	16000006 	strne	r0, [r0], -r6
    43fc:	00003c3e 	andeq	r3, r0, lr, lsr ip
    4400:	3a013601 	bcc	51c0c <__Stack_Size+0x5180c>
    4404:	5b000000 	blpl	440c <__Stack_Size+0x400c>
    4408:	1600000d 	strne	r0, [r0], -sp
    440c:	00001cc2 	andeq	r1, r0, r2, asr #25
    4410:	3a013601 	bcc	51c1c <__Stack_Size+0x5181c>
    4414:	87000000 	strhi	r0, [r0, -r0]
    4418:	1400000d 	strne	r0, [r0], #-13
    441c:	00001c45 	andeq	r1, r0, r5, asr #24
    4420:	03013801 	movweq	r3, #6145	; 0x1801
    4424:	b3000002 	movwlt	r0, #2
    4428:	2300000d 	movwcs	r0, #13
    442c:	08001240 	stmdaeq	r0, {r6, r9, ip}
    4430:	00000418 	andeq	r0, r0, r8, lsl r4
    4434:	000005f8 	strdeq	r0, [r0], -r8
    4438:	01500124 	cmpeq	r0, r4, lsr #2
    443c:	5823003f 	stmdapl	r3!, {r0, r1, r2, r3, r4, r5}
    4440:	18080012 	stmdane	r8, {r1, r4}
    4444:	0b000004 	bleq	445c <__Stack_Size+0x405c>
    4448:	24000006 	strcs	r0, [r0], #-6
    444c:	3f015001 	svccc	0x00015001
    4450:	12662500 	rsbne	r2, r6, #0, 10
    4454:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4458:	01240000 	teqeq	r4, r0
    445c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4460:	1d451300 	stclne	3, cr1, [r5, #-0]
    4464:	71010000 	mrsvc	r0, (UNDEF: 1)
    4468:	00020301 	andeq	r0, r2, r1, lsl #6
    446c:	00000000 	andeq	r0, r0, r0
    4470:	00003800 	andeq	r3, r0, r0, lsl #16
    4474:	889c0100 	ldmhi	ip, {r8}
    4478:	16000006 	strne	r0, [r0], -r6
    447c:	00003c3e 	andeq	r3, r0, lr, lsr ip
    4480:	3a017101 	bcc	6088c <__Stack_Size+0x6048c>
    4484:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    4488:	1600000d 	strne	r0, [r0], -sp
    448c:	00001cc2 	andeq	r1, r0, r2, asr #25
    4490:	4c017101 	stfmis	f7, [r1], {1}
    4494:	14000000 	strne	r0, [r0], #-0
    4498:	1400000e 	strne	r0, [r0], #-14
    449c:	00001c45 	andeq	r1, r0, r5, asr #24
    44a0:	03017301 	movweq	r7, #4865	; 0x1301
    44a4:	35000002 	strcc	r0, [r0, #-2]
    44a8:	2300000e 	movwcs	r0, #14
    44ac:	00000000 	andeq	r0, r0, r0
    44b0:	00000418 	andeq	r0, r0, r8, lsl r4
    44b4:	00000678 	andeq	r0, r0, r8, ror r6
    44b8:	01500124 	cmpeq	r0, r4, lsr #2
    44bc:	0025003f 	eoreq	r0, r5, pc, lsr r0
    44c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    44c4:	24000004 	strcs	r0, [r0], #-4
    44c8:	3f015001 	svccc	0x00015001
    44cc:	11130000 	tstne	r3, r0
    44d0:	0100001d 	tsteq	r0, sp, lsl r0
    44d4:	02030199 	andeq	r0, r3, #1073741862	; 0x40000026
    44d8:	00000000 	andeq	r0, r0, r0
    44dc:	00480000 	subeq	r0, r8, r0
    44e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    44e4:	000006f5 	strdeq	r0, [r0], -r5
    44e8:	003c3e16 	eorseq	r3, ip, r6, lsl lr
    44ec:	01990100 	orrseq	r0, r9, r0, lsl #2
    44f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    44f4:	00000e5f 	andeq	r0, r0, pc, asr lr
    44f8:	001cc216 	andseq	ip, ip, r6, lsl r2
    44fc:	01990100 	orrseq	r0, r9, r0, lsl #2
    4500:	0000005e 	andeq	r0, r0, lr, asr r0
    4504:	00000e8b 	andeq	r0, r0, fp, lsl #29
    4508:	001c4514 	andseq	r4, ip, r4, lsl r5
    450c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    4510:	00000203 	andeq	r0, r0, r3, lsl #4
    4514:	00000eac 	andeq	r0, r0, ip, lsr #29
    4518:	00000023 	andeq	r0, r0, r3, lsr #32
    451c:	00041800 	andeq	r1, r4, r0, lsl #16
    4520:	0006e500 	andeq	lr, r6, r0, lsl #10
    4524:	50012400 	andpl	r2, r1, r0, lsl #8
    4528:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    452c:	00000000 	andeq	r0, r0, r0
    4530:	00000418 	andeq	r0, r0, r8, lsl r4
    4534:	01500124 	cmpeq	r0, r4, lsr #2
    4538:	1300003f 	movwne	r0, #63	; 0x3f
    453c:	00001d66 	andeq	r1, r0, r6, ror #26
    4540:	0301ca01 	movweq	ip, #6657	; 0x1a01
    4544:	00000002 	andeq	r0, r0, r2
    4548:	a0000000 	andge	r0, r0, r0
    454c:	01000000 	mrseq	r0, (UNDEF: 0)
    4550:	0007cb9c 	muleq	r7, ip, fp
    4554:	1d931600 	ldcne	6, cr1, [r3]
    4558:	ca010000 	bgt	44560 <__Stack_Size+0x44160>
    455c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4560:	000ed600 	andeq	sp, lr, r0, lsl #12
    4564:	1cbd1400 	cfldrsne	mvf1, [sp]
    4568:	cc010000 	stcgt	0, cr0, [r1], {-0}
    456c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4570:	000f1f00 	andeq	r1, pc, r0, lsl #30
    4574:	1c811400 	cfstrsne	mvf1, [r1], {0}
    4578:	cc010000 	stcgt	0, cr0, [r1], {-0}
    457c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4580:	000f6b00 	andeq	r6, pc, r0, lsl #22
    4584:	1b2a1400 	blne	a8958c <__Stack_Size+0xa8918c>
    4588:	cc010000 	stcgt	0, cr0, [r1], {-0}
    458c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4590:	000fc300 	andeq	ip, pc, r0, lsl #6
    4594:	1c631400 	cfstrdne	mvd1, [r3], #-0
    4598:	cc010000 	stcgt	0, cr0, [r1], {-0}
    459c:	00004c01 	andeq	r4, r0, r1, lsl #24
    45a0:	00101f00 	andseq	r1, r0, r0, lsl #30
    45a4:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    45a8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    45ac:	00020301 	andeq	r0, r2, r1, lsl #6
    45b0:	00106700 	andseq	r6, r0, r0, lsl #14
    45b4:	00002300 	andeq	r2, r0, r0, lsl #6
    45b8:	04180000 	ldreq	r0, [r8], #-0
    45bc:	07820000 	streq	r0, [r2, r0]
    45c0:	01240000 	teqeq	r4, r0
    45c4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45c8:	00000023 	andeq	r0, r0, r3, lsr #32
    45cc:	00041800 	andeq	r1, r4, r0, lsl #16
    45d0:	00079500 	andeq	r9, r7, r0, lsl #10
    45d4:	50012400 	andpl	r2, r1, r0, lsl #8
    45d8:	23003f01 	movwcs	r3, #3841	; 0xf01
    45dc:	00000000 	andeq	r0, r0, r0
    45e0:	00000418 	andeq	r0, r0, r8, lsl r4
    45e4:	000007a8 	andeq	r0, r0, r8, lsr #15
    45e8:	01500124 	cmpeq	r0, r4, lsr #2
    45ec:	0023003f 	eoreq	r0, r3, pc, lsr r0
    45f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    45f4:	bb000004 	bllt	460c <__Stack_Size+0x420c>
    45f8:	24000007 	strcs	r0, [r0], #-7
    45fc:	3f015001 	svccc	0x00015001
    4600:	00002500 	andeq	r2, r0, r0, lsl #10
    4604:	04180000 	ldreq	r0, [r8], #-0
    4608:	01240000 	teqeq	r4, r0
    460c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4610:	1c281300 	stcne	3, cr1, [r8], #-0
    4614:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    4618:	00020302 	andeq	r0, r2, r2, lsl #6
    461c:	00000000 	andeq	r0, r0, r0
    4620:	00008c00 	andeq	r8, r0, r0, lsl #24
    4624:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    4628:	16000008 	strne	r0, [r0], -r8
    462c:	00001a7c 	andeq	r1, r0, ip, ror sl
    4630:	c4021901 	strgt	r1, [r2], #-2305	; 0x901
    4634:	bd000000 	stclt	0, cr0, [r0, #-0]
    4638:	14000010 	strne	r0, [r0], #-16
    463c:	00001c45 	andeq	r1, r0, r5, asr #24
    4640:	03021b01 	movweq	r1, #11009	; 0x2b01
    4644:	de000002 	cdple	0, 0, cr0, cr0, cr2, {0}
    4648:	23000010 	movwcs	r0, #16
    464c:	00000000 	andeq	r0, r0, r0
    4650:	00000418 	andeq	r0, r0, r8, lsl r4
    4654:	0000081a 	andeq	r0, r0, sl, lsl r8
    4658:	03500124 	cmpeq	r0, #36, 2
    465c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4660:	00000023 	andeq	r0, r0, r3, lsr #32
    4664:	00041800 	andeq	r1, r4, r0, lsl #16
    4668:	00082f00 	andeq	r2, r8, r0, lsl #30
    466c:	50012400 	andpl	r2, r1, r0, lsl #8
    4670:	0fff0a03 	svceq	0x00ff0a03
    4674:	00002500 	andeq	r2, r0, r0, lsl #10
    4678:	04180000 	ldreq	r0, [r8], #-0
    467c:	01240000 	teqeq	r4, r0
    4680:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4684:	2600000f 	strcs	r0, [r0], -pc
    4688:	00001c05 	andeq	r1, r0, r5, lsl #24
    468c:	03026a01 	movweq	r6, #10753	; 0x2a01
    4690:	00000002 	andeq	r0, r0, r2
    4694:	54000000 	strpl	r0, [r0], #-0
    4698:	01000000 	mrseq	r0, (UNDEF: 0)
    469c:	1c20169c 	stcne	6, cr1, [r0], #-624	; 0xfffffd90
    46a0:	6a010000 	bvs	446a8 <__Stack_Size+0x442a8>
    46a4:	00004c02 	andeq	r4, r0, r2, lsl #24
    46a8:	00111300 	andseq	r1, r1, r0, lsl #6
    46ac:	1b341600 	blne	d09eb4 <__Stack_Size+0xd09ab4>
    46b0:	6a010000 	bvs	446b8 <__Stack_Size+0x442b8>
    46b4:	00004c02 	andeq	r4, r0, r2, lsl #24
    46b8:	00113400 	andseq	r3, r1, r0, lsl #8
    46bc:	1cb41600 	ldcne	6, cr1, [r4]
    46c0:	6a010000 	bvs	446c8 <__Stack_Size+0x442c8>
    46c4:	00004c02 	andeq	r4, r0, r2, lsl #24
    46c8:	00115500 	andseq	r5, r1, r0, lsl #10
    46cc:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    46d0:	6c010000 	stcvs	0, cr0, [r1], {-0}
    46d4:	00020302 	andeq	r0, r2, r2, lsl #6
    46d8:	00117600 	andseq	r7, r1, r0, lsl #12
    46dc:	00002300 	andeq	r2, r0, r0, lsl #6
    46e0:	04180000 	ldreq	r0, [r8], #-0
    46e4:	08aa0000 	stmiaeq	sl!, {}	; <UNPREDICTABLE>
    46e8:	01240000 	teqeq	r4, r0
    46ec:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    46f0:	00000025 	andeq	r0, r0, r5, lsr #32
    46f4:	00041800 	andeq	r1, r4, r0, lsl #16
    46f8:	50012400 	andpl	r2, r1, r0, lsl #8
    46fc:	00003f01 	andeq	r3, r0, r1, lsl #30
    4700:	0001a900 	andeq	sl, r1, r0, lsl #18
    4704:	4b000400 	blmi	570c <__Stack_Size+0x530c>
    4708:	04000010 	streq	r0, [r0], #-16
    470c:	00002901 	andeq	r2, r0, r1, lsl #18
    4710:	1e0a0100 	adfnee	f0, f2, f0
    4714:	039f0000 	orrseq	r0, pc, #0
    4718:	05000000 	streq	r0, [r0, #-0]
    471c:	00000000 	andeq	r0, r0, r0
    4720:	13690000 	cmnne	r9, #0
    4724:	04020000 	streq	r0, [r2], #-0
    4728:	00082605 	andeq	r2, r8, r5, lsl #12
    472c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4730:	000007f8 	strdeq	r0, [r0], -r8
    4734:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    4738:	03000009 	movweq	r0, #9
    473c:	00323375 	eorseq	r3, r2, r5, ror r3
    4740:	00452702 	subeq	r2, r5, r2, lsl #14
    4744:	04020000 	streq	r0, [r2], #-0
    4748:	00093307 	andeq	r3, r9, r7, lsl #6
    474c:	31750300 	cmncc	r5, r0, lsl #6
    4750:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4754:	00000057 	andeq	r0, r0, r7, asr r0
    4758:	d0070202 	andle	r0, r7, r2, lsl #4
    475c:	0300000b 	movweq	r0, #11
    4760:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4764:	00006829 	andeq	r6, r0, r9, lsr #16
    4768:	08010200 	stmdaeq	r1, {r9}
    476c:	000009d5 	ldrdeq	r0, [r0], -r5
    4770:	00045204 	andeq	r5, r4, r4, lsl #4
    4774:	7a2f0200 	bvc	bc4f7c <__Stack_Size+0xbc4b7c>
    4778:	05000000 	streq	r0, [r0, #-0]
    477c:	00000045 	andeq	r0, r0, r5, asr #32
    4780:	3c020106 	stfccs	f0, [r2], {6}
    4784:	00000094 	muleq	r0, r4, r0
    4788:	001ec307 	andseq	ip, lr, r7, lsl #6
    478c:	53080000 	movwpl	r0, #32768	; 0x8000
    4790:	01005445 	tsteq	r0, r5, asr #8
    4794:	07870400 	streq	r0, [r7, r0, lsl #8]
    4798:	3c020000 	stccc	0, cr0, [r2], {-0}
    479c:	0000007f 	andeq	r0, r0, pc, ror r0
    47a0:	2a070402 	bcs	1c57b0 <__Stack_Size+0x1c53b0>
    47a4:	09000009 	stmdbeq	r0, {r0, r3}
    47a8:	01780310 	cmneq	r8, r0, lsl r3
    47ac:	000000e1 	andeq	r0, r0, r1, ror #1
    47b0:	00524b0a 	subseq	r4, r2, sl, lsl #22
    47b4:	6f017a03 	svcvs	0x00017a03
    47b8:	00000000 	andeq	r0, r0, r0
    47bc:	0052500a 	subseq	r5, r2, sl
    47c0:	6f017b03 	svcvs	0x00017b03
    47c4:	04000000 	streq	r0, [r0], #-0
    47c8:	524c520a 	subpl	r5, ip, #-1610612736	; 0xa0000000
    47cc:	017c0300 	cmneq	ip, r0, lsl #6
    47d0:	0000006f 	andeq	r0, r0, pc, rrx
    47d4:	52530a08 	subspl	r0, r3, #8, 20	; 0x8000
    47d8:	017d0300 	cmneq	sp, r0, lsl #6
    47dc:	0000006f 	andeq	r0, r0, pc, rrx
    47e0:	640b000c 	strvs	r0, [fp], #-12
    47e4:	0300001e 	movweq	r0, #30
    47e8:	00a6017e 	adceq	r0, r6, lr, ror r1
    47ec:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    47f0:	01000003 	tsteq	r0, r3
    47f4:	00127c2d 	andseq	r7, r2, sp, lsr #24
    47f8:	00000c08 	andeq	r0, r0, r8, lsl #24
    47fc:	109c0100 	addsne	r0, ip, r0, lsl #2
    4800:	0d000001 	stceq	0, cr0, [r0, #-4]
    4804:	00001e40 	andeq	r1, r0, r0, asr #28
    4808:	004c2d01 	subeq	r2, ip, r1, lsl #26
    480c:	50010000 	andpl	r0, r1, r0
    4810:	065c0c00 	ldrbeq	r0, [ip], -r0, lsl #24
    4814:	44010000 	strmi	r0, [r1], #-0
    4818:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
    481c:	0000000c 	andeq	r0, r0, ip
    4820:	01339c01 	teqeq	r3, r1, lsl #24
    4824:	fb0d0000 	blx	34482e <__Stack_Size+0x34442e>
    4828:	0100001d 	tsteq	r0, sp, lsl r0
    482c:	00005e44 	andeq	r5, r0, r4, asr #28
    4830:	00500100 	subseq	r0, r0, r0, lsl #2
    4834:	00062c0c 	andeq	r2, r6, ip, lsl #24
    4838:	94540100 	ldrbls	r0, [r4], #-256	; 0x100
    483c:	0c080012 	stceq	0, cr0, [r8], {18}
    4840:	01000000 	mrseq	r0, (UNDEF: 0)
    4844:	0001569c 	muleq	r1, ip, r6
    4848:	06340d00 	ldrteq	r0, [r4], -r0, lsl #26
    484c:	54010000 	strpl	r0, [r1], #-0
    4850:	0000004c 	andeq	r0, r0, ip, asr #32
    4854:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4858:	00001e23 	andeq	r1, r0, r3, lsr #28
    485c:	00006401 	andeq	r6, r0, r1, lsl #8
    4860:	00100000 	andseq	r0, r0, r0
    4864:	9c010000 	stcls	0, cr0, [r1], {-0}
    4868:	001def0e 	andseq	lr, sp, lr, lsl #30
    486c:	00710100 	rsbseq	r0, r1, r0, lsl #2
    4870:	10000000 	andne	r0, r0, r0
    4874:	01000000 	mrseq	r0, (UNDEF: 0)
    4878:	1e510f9c 	mrcne	15, 2, r0, cr1, cr12, {4}
    487c:	80010000 	andhi	r0, r1, r0
    4880:	00000094 	muleq	r0, r4, r0
    4884:	00000000 	andeq	r0, r0, r0
    4888:	00000014 	andeq	r0, r0, r4, lsl r0
    488c:	36109c01 	ldrcc	r9, [r0], -r1, lsl #24
    4890:	0100001e 	tsteq	r0, lr, lsl r0
    4894:	00004c80 	andeq	r4, r0, r0, lsl #25
    4898:	0011a000 	andseq	sl, r1, r0
    489c:	1c4c1100 	stfnee	f1, [ip], {-0}
    48a0:	82010000 	andhi	r0, r1, #0
    48a4:	00000094 	muleq	r0, r4, r0
    48a8:	000011c1 	andeq	r1, r0, r1, asr #3
    48ac:	07430000 	strbeq	r0, [r3, -r0]
    48b0:	00040000 	andeq	r0, r4, r0
    48b4:	0000114c 	andeq	r1, r0, ip, asr #2
    48b8:	00290104 	eoreq	r0, r9, r4, lsl #2
    48bc:	d7010000 	strle	r0, [r1, -r0]
    48c0:	9f00001e 	svcls	0x0000001e
    48c4:	38000003 	stmdacc	r0, {r0, r1}
    48c8:	00000005 	andeq	r0, r0, r5
    48cc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    48d0:	02000014 	andeq	r0, r0, #20
    48d4:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    48d8:	02020000 	andeq	r0, r2, #0
    48dc:	0007f805 	andeq	pc, r7, r5, lsl #16
    48e0:	06010200 	streq	r0, [r1], -r0, lsl #4
    48e4:	000009d7 	ldrdeq	r0, [r0], -r7
    48e8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    48ec:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    48f0:	02000000 	andeq	r0, r0, #0
    48f4:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    48f8:	75030000 	strvc	r0, [r3, #-0]
    48fc:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4900:	00005728 	andeq	r5, r0, r8, lsr #14
    4904:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4908:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    490c:	00387503 	eorseq	r7, r8, r3, lsl #10
    4910:	00682902 	rsbeq	r2, r8, r2, lsl #18
    4914:	01020000 	mrseq	r0, (UNDEF: 2)
    4918:	0009d508 	andeq	sp, r9, r8, lsl #10
    491c:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    4920:	2f020000 	svccs	0x00020000
    4924:	0000007a 	andeq	r0, r0, sl, ror r0
    4928:	00004505 	andeq	r4, r0, r5, lsl #10
    492c:	02010600 	andeq	r0, r1, #0, 12
    4930:	0000943e 	andeq	r9, r0, lr, lsr r4
    4934:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    4938:	07000000 	streq	r0, [r0, -r0]
    493c:	00000910 	andeq	r0, r0, r0, lsl r9
    4940:	22040001 	andcs	r0, r4, #1
    4944:	02000001 	andeq	r0, r0, #1
    4948:	00007f3e 	andeq	r7, r0, lr, lsr pc
    494c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4950:	0000092a 	andeq	r0, r0, sl, lsr #18
    4954:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    4958:	00010b01 	andeq	r0, r1, r1, lsl #22
    495c:	52430900 	subpl	r0, r3, #0, 18
    4960:	5003004c 	andpl	r0, r3, ip, asr #32
    4964:	00006f01 	andeq	r6, r0, r1, lsl #30
    4968:	43090000 	movwmi	r0, #36864	; 0x9000
    496c:	03004852 	movweq	r4, #2130	; 0x852
    4970:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    4974:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    4978:	00524449 	subseq	r4, r2, r9, asr #8
    497c:	6f015203 	svcvs	0x00015203
    4980:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4984:	52444f09 	subpl	r4, r4, #9, 30	; 0x24
    4988:	01530300 	cmpeq	r3, r0, lsl #6
    498c:	0000006f 	andeq	r0, r0, pc, rrx
    4990:	00db0a0c 	sbcseq	r0, fp, ip, lsl #20
    4994:	54030000 	strpl	r0, [r3], #-0
    4998:	00006f01 	andeq	r6, r0, r1, lsl #30
    499c:	42091000 	andmi	r1, r9, #0
    49a0:	03005252 	movweq	r5, #594	; 0x252
    49a4:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    49a8:	0a140000 	beq	5049b0 <__Stack_Size+0x5045b0>
    49ac:	00000cb6 			; <UNDEFINED> instruction: 0x00000cb6
    49b0:	6f015603 	svcvs	0x00015603
    49b4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    49b8:	08d30b00 	ldmeq	r3, {r8, r9, fp}^
    49bc:	57030000 	strpl	r0, [r3, -r0]
    49c0:	0000a601 	andeq	sl, r0, r1, lsl #12
    49c4:	03180800 	tsteq	r8, #0, 16
    49c8:	01480159 	cmpeq	r8, r9, asr r1
    49cc:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    49d0:	03000020 	movweq	r0, #32
    49d4:	006f015b 	rsbeq	r0, pc, fp, asr r1	; <UNPREDICTABLE>
    49d8:	0a000000 	beq	49e0 <__Stack_Size+0x45e0>
    49dc:	00002002 	andeq	r2, r0, r2
    49e0:	6f015c03 	svcvs	0x00015c03
    49e4:	04000000 	streq	r0, [r0], #-0
    49e8:	001ef00a 	andseq	pc, lr, sl
    49ec:	015d0300 	cmpeq	sp, r0, lsl #6
    49f0:	00000158 	andeq	r0, r0, r8, asr r1
    49f4:	6f0c0008 	svcvs	0x000c0008
    49f8:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    49fc:	0d000001 	stceq	0, cr0, [r0, #-4]
    4a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a04:	48050003 	stmdami	r5, {r0, r1}
    4a08:	0b000001 	bleq	4a14 <__Stack_Size+0x4614>
    4a0c:	00001feb 	andeq	r1, r0, fp, ror #31
    4a10:	17015e03 	strne	r5, [r1, -r3, lsl #28]
    4a14:	06000001 	streq	r0, [r0], -r1
    4a18:	84230401 	strthi	r0, [r3], #-1025	; 0x401
    4a1c:	07000001 	streq	r0, [r0, -r1]
    4a20:	000002f3 	strdeq	r0, [r0], -r3
    4a24:	021c0701 	andseq	r0, ip, #262144	; 0x40000
    4a28:	07020000 	streq	r0, [r2, -r0]
    4a2c:	000009e8 	andeq	r0, r0, r8, ror #19
    4a30:	92040003 	andls	r0, r4, #3
    4a34:	04000007 	streq	r0, [r0], #-7
    4a38:	00016927 	andeq	r6, r1, r7, lsr #18
    4a3c:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4a40:	0001c92e 	andeq	ip, r1, lr, lsr #18
    4a44:	07a40700 	streq	r0, [r4, r0, lsl #14]!
    4a48:	07000000 	streq	r0, [r0, -r0]
    4a4c:	00000c2d 	andeq	r0, r0, sp, lsr #24
    4a50:	03c70704 	biceq	r0, r7, #4, 14	; 0x100000
    4a54:	07280000 	streq	r0, [r8, -r0]!
    4a58:	000003f9 	strdeq	r0, [r0], -r9
    4a5c:	220700c8 	andcs	r0, r7, #200	; 0xc8
    4a60:	14000004 	strne	r0, [r0], #-4
    4a64:	00000007 	andeq	r0, r0, r7
    4a68:	ef071000 	svc	0x00071000
    4a6c:	1c000006 	stcne	0, cr0, [r0], {6}
    4a70:	00081607 	andeq	r1, r8, r7, lsl #12
    4a74:	04001800 	streq	r1, [r0], #-2048	; 0x800
    4a78:	000008e0 	andeq	r0, r0, r0, ror #17
    4a7c:	018f3604 	orreq	r3, pc, r4, lsl #12
    4a80:	040e0000 	streq	r0, [lr], #-0
    4a84:	02013e04 	andeq	r3, r1, #4, 28	; 0x40
    4a88:	030f0000 	movweq	r0, #61440	; 0xf000
    4a8c:	04000001 	streq	r0, [r0], #-1
    4a90:	00004c40 	andeq	r4, r0, r0, asr #24
    4a94:	bf0f0000 	svclt	0x000f0000
    4a98:	0400000b 	streq	r0, [r0], #-11
    4a9c:	00018441 	andeq	r8, r1, r1, asr #8
    4aa0:	e00f0200 	and	r0, pc, r0, lsl #4
    4aa4:	04000000 	streq	r0, [r0], #-0
    4aa8:	0001c942 	andeq	ip, r1, r2, asr #18
    4aac:	04000300 	streq	r0, [r0], #-768	; 0x300
    4ab0:	000009c4 	andeq	r0, r0, r4, asr #19
    4ab4:	01d44304 	bicseq	r4, r4, r4, lsl #6
    4ab8:	01060000 	mrseq	r0, (UNDEF: 6)
    4abc:	02214704 	eoreq	r4, r1, #4, 14	; 0x100000
    4ac0:	bf070000 	svclt	0x00070000
    4ac4:	0000001e 	andeq	r0, r0, lr, lsl r0
    4ac8:	001e7807 	andseq	r7, lr, r7, lsl #16
    4acc:	04000100 	streq	r0, [r0], #-256	; 0x100
    4ad0:	00001ff8 	strdeq	r1, [r0], -r8
    4ad4:	020c4904 	andeq	r4, ip, #4, 18	; 0x10000
    4ad8:	0f100000 	svceq	0x00100000
    4adc:	0100001f 	tsteq	r0, pc, lsl r0
    4ae0:	00000033 	andeq	r0, r0, r3, lsr r0
    4ae4:	0000a400 	andeq	sl, r0, r0, lsl #8
    4ae8:	0d9c0100 	ldfeqs	f0, [ip]
    4aec:	11000003 	tstne	r0, r3
    4af0:	00002007 	andeq	r2, r0, r7
    4af4:	030d3301 	movweq	r3, #54017	; 0xd301
    4af8:	12020000 	andne	r0, r2, #0
    4afc:	00120000 	andseq	r0, r2, r0
    4b00:	33000000 	movwcc	r0, #0
    4b04:	68000007 	stmdavs	r0, {r0, r1, r2}
    4b08:	13000002 	movwne	r0, #2
    4b0c:	31015101 	tstcc	r1, r1, lsl #2
    4b10:	01500113 	cmpeq	r0, r3, lsl r1
    4b14:	00120034 	andseq	r0, r2, r4, lsr r0
    4b18:	33000000 	movwcc	r0, #0
    4b1c:	81000007 	tsthi	r0, r7
    4b20:	13000002 	movwne	r0, #2
    4b24:	31015101 	tstcc	r1, r1, lsl #2
    4b28:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4b2c:	12004008 	andne	r4, r0, #8
    4b30:	00000000 	andeq	r0, r0, r0
    4b34:	00000733 	andeq	r0, r0, r3, lsr r7
    4b38:	00000299 	muleq	r0, r9, r2
    4b3c:	01510113 	cmpeq	r1, r3, lsl r1
    4b40:	50011331 	andpl	r1, r1, r1, lsr r3
    4b44:	12003801 	andne	r3, r0, #65536	; 0x10000
    4b48:	00000000 	andeq	r0, r0, r0
    4b4c:	00000733 	andeq	r0, r0, r3, lsr r7
    4b50:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    4b54:	01510113 	cmpeq	r1, r3, lsl r1
    4b58:	50011331 	andpl	r1, r1, r1, lsr r3
    4b5c:	12004001 	andne	r4, r0, #1
    4b60:	00000000 	andeq	r0, r0, r0
    4b64:	00000733 	andeq	r0, r0, r3, lsr r7
    4b68:	000002ca 	andeq	r0, r0, sl, asr #5
    4b6c:	01510113 	cmpeq	r1, r3, lsl r1
    4b70:	50011331 	andpl	r1, r1, r1, lsr r3
    4b74:	00200802 	eoreq	r0, r0, r2, lsl #16
    4b78:	00000012 	andeq	r0, r0, r2, lsl r0
    4b7c:	00073300 	andeq	r3, r7, r0, lsl #6
    4b80:	0002e300 	andeq	lr, r2, r0, lsl #6
    4b84:	51011300 	mrspl	r1, SP_irq
    4b88:	01133101 	tsteq	r3, r1, lsl #2
    4b8c:	80080250 	andhi	r0, r8, r0, asr r2
    4b90:	00001200 	andeq	r1, r0, r0, lsl #4
    4b94:	07330000 	ldreq	r0, [r3, -r0]!
    4b98:	02fd0000 	rscseq	r0, sp, #0
    4b9c:	01130000 	tsteq	r3, r0
    4ba0:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4ba4:	0a035001 	beq	d8bb0 <__Stack_Size+0xd87b0>
    4ba8:	14000100 	strne	r0, [r0], #-256	; 0x100
    4bac:	00000000 	andeq	r0, r0, r0
    4bb0:	00000733 	andeq	r0, r0, r3, lsr r7
    4bb4:	01510113 	cmpeq	r1, r3, lsl r1
    4bb8:	15000030 	strne	r0, [r0, #-48]	; 0x30
    4bbc:	00010b04 	andeq	r0, r1, r4, lsl #22
    4bc0:	20291000 	eorcs	r1, r9, r0
    4bc4:	6b010000 	blvs	44bcc <__Stack_Size+0x447cc>
    4bc8:	00000000 	andeq	r0, r0, r0
    4bcc:	00000016 	andeq	r0, r0, r6, lsl r0
    4bd0:	03559c01 	cmpeq	r5, #256	; 0x100
    4bd4:	00120000 	andseq	r0, r2, r0
    4bd8:	33000000 	movwcc	r0, #0
    4bdc:	40000007 	andmi	r0, r0, r7
    4be0:	13000003 	movwne	r0, #3
    4be4:	31015101 	tstcc	r1, r1, lsl #2
    4be8:	01500113 	cmpeq	r0, r3, lsl r1
    4bec:	00140031 	andseq	r0, r4, r1, lsr r0
    4bf0:	33000000 	movwcc	r0, #0
    4bf4:	13000007 	movwne	r0, #7
    4bf8:	30015101 	andcc	r5, r1, r1, lsl #2
    4bfc:	01500113 	cmpeq	r0, r3, lsl r1
    4c00:	10000031 	andne	r0, r0, r1, lsr r0
    4c04:	000001eb 	andeq	r0, r0, fp, ror #3
    4c08:	12a07c01 	adcne	r7, r0, #256	; 0x100
    4c0c:	009c0800 	addseq	r0, ip, r0, lsl #16
    4c10:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c14:	000003e1 	andeq	r0, r0, r1, ror #7
    4c18:	00200716 	eoreq	r0, r0, r6, lsl r7
    4c1c:	0d7c0100 	ldfeqe	f0, [ip, #-0]
    4c20:	01000003 	tsteq	r0, r3
    4c24:	1f991150 	svcne	0x00991150
    4c28:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4c2c:	000003e1 	andeq	r0, r0, r1, ror #7
    4c30:	000012c4 	andeq	r1, r0, r4, asr #5
    4c34:	001f4c17 	andseq	r4, pc, r7, lsl ip	; <UNPREDICTABLE>
    4c38:	3a7e0100 	bcc	1f85040 <__Stack_Size+0x1f84c40>
    4c3c:	e5000000 	str	r0, [r0, #-0]
    4c40:	17000012 	smladne	r0, r2, r0, r0
    4c44:	00001fbc 			; <UNDEFINED> instruction: 0x00001fbc
    4c48:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4c4c:	13140000 	tstne	r4, #0
    4c50:	71170000 	tstvc	r7, r0
    4c54:	0100001e 	tsteq	r0, lr, lsl r0
    4c58:	00003a7e 	andeq	r3, r0, lr, ror sl
    4c5c:	00133e00 	andseq	r3, r3, r0, lsl #28
    4c60:	6f701800 	svcvs	0x00701800
    4c64:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    4c68:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c6c:	00001374 	andeq	r1, r0, r4, ror r3
    4c70:	001f3d17 	andseq	r3, pc, r7, lsl sp	; <UNPREDICTABLE>
    4c74:	3a7f0100 	bcc	1fc507c <__Stack_Size+0x1fc4c7c>
    4c78:	d2000000 	andle	r0, r0, #0
    4c7c:	17000013 	smladne	r0, r3, r0, r0
    4c80:	00001ef7 	strdeq	r1, [r0], -r7
    4c84:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    4c88:	13fc0000 	mvnsne	r0, #0
    4c8c:	15000000 	strne	r0, [r0, #-0]
    4c90:	00020104 	andeq	r0, r2, r4, lsl #2
    4c94:	1ea81000 	cdpne	0, 10, cr1, cr8, cr0, {0}
    4c98:	e5010000 	str	r0, [r1, #-0]
    4c9c:	00000000 	andeq	r0, r0, r0
    4ca0:	00000010 	andeq	r0, r0, r0, lsl r0
    4ca4:	040a9c01 	streq	r9, [sl], #-3073	; 0xc01
    4ca8:	99160000 	ldmdbls	r6, {}	; <UNPREDICTABLE>
    4cac:	0100001f 	tsteq	r0, pc, lsl r0
    4cb0:	0003e1e5 	andeq	lr, r3, r5, ror #3
    4cb4:	00500100 	subseq	r0, r0, r0, lsl #2
    4cb8:	00048e19 	andeq	r8, r4, r9, lsl lr
    4cbc:	5ef60100 	cdppl	1, 15, cr0, cr6, cr0, {0}
    4cc0:	3c000000 	stccc	0, cr0, [r0], {-0}
    4cc4:	0c080013 	stceq	0, cr0, [r8], {19}
    4cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    4ccc:	00044f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    4cd0:	20071100 	andcs	r1, r7, r0, lsl #2
    4cd4:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    4cd8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4cdc:	00001462 	andeq	r1, r0, r2, ror #8
    4ce0:	00010316 	andeq	r0, r1, r6, lsl r3
    4ce4:	4cf60100 	ldfmie	f0, [r6]
    4ce8:	01000000 	mrseq	r0, (UNDEF: 0)
    4cec:	1c4c1751 	mcrrne	7, 5, r1, ip, cr1
    4cf0:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    4cf4:	0000005e 	andeq	r0, r0, lr, asr r0
    4cf8:	00001483 	andeq	r1, r0, r3, lsl #9
    4cfc:	1f7e1a00 	svcne	0x007e1a00
    4d00:	10010000 	andne	r0, r1, r0
    4d04:	00004c01 	andeq	r4, r0, r1, lsl #24
    4d08:	00000000 	andeq	r0, r0, r0
    4d0c:	00000600 	andeq	r0, r0, r0, lsl #12
    4d10:	7a9c0100 	bvc	fe705118 <SCS_BASE+0x1e6f7118>
    4d14:	1b000004 	blne	4d2c <__Stack_Size+0x492c>
    4d18:	00002007 	andeq	r2, r0, r7
    4d1c:	0d011001 	stceq	0, cr1, [r1, #-4]
    4d20:	ad000003 	stcge	0, cr0, [r0, #-12]
    4d24:	00000014 	andeq	r0, r0, r4, lsl r0
    4d28:	0020121a 	eoreq	r1, r0, sl, lsl r2
    4d2c:	01210100 	teqeq	r1, r0, lsl #2
    4d30:	0000005e 	andeq	r0, r0, lr, asr r0
    4d34:	00000000 	andeq	r0, r0, r0
    4d38:	0000000c 	andeq	r0, r0, ip
    4d3c:	04c39c01 	strbeq	r9, [r3], #3073	; 0xc01
    4d40:	071b0000 	ldreq	r0, [fp, -r0]
    4d44:	01000020 	tsteq	r0, r0, lsr #32
    4d48:	030d0121 	movweq	r0, #53537	; 0xd121
    4d4c:	14ce0000 	strbne	r0, [lr], #0
    4d50:	031c0000 	tsteq	ip, #0
    4d54:	01000001 	tsteq	r0, r1
    4d58:	004c0121 	subeq	r0, ip, r1, lsr #2
    4d5c:	51010000 	mrspl	r0, (UNDEF: 1)
    4d60:	001c4c1d 	andseq	r4, ip, sp, lsl ip
    4d64:	01230100 	teqeq	r3, r0, lsl #2
    4d68:	0000005e 	andeq	r0, r0, lr, asr r0
    4d6c:	000014ef 	andeq	r1, r0, pc, ror #9
    4d70:	1e801a00 	vdivne.f32	s2, s0, s0
    4d74:	3b010000 	blcc	44d7c <__Stack_Size+0x4497c>
    4d78:	00004c01 	andeq	r4, r0, r1, lsl #24
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	00000600 	andeq	r0, r0, r0, lsl #12
    4d84:	ee9c0100 	fmle	f0, f4, f0
    4d88:	1b000004 	blne	4da0 <__Stack_Size+0x49a0>
    4d8c:	00002007 	andeq	r2, r0, r7
    4d90:	0d013b01 	vstreq	d3, [r1, #-4]
    4d94:	19000003 	stmdbne	r0, {r0, r1}
    4d98:	00000015 	andeq	r0, r0, r5, lsl r0
    4d9c:	0003551e 	andeq	r5, r3, lr, lsl r5
    4da0:	014d0100 	mrseq	r0, (UNDEF: 93)
    4da4:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
    4da8:	00000004 	andeq	r0, r0, r4
    4dac:	05219c01 	streq	r9, [r1, #-3073]!	; 0xc01
    4db0:	071c0000 	ldreq	r0, [ip, -r0]
    4db4:	01000020 	tsteq	r0, r0, lsr #32
    4db8:	030d014d 	movweq	r0, #53581	; 0xd14d
    4dbc:	50010000 	andpl	r0, r1, r0
    4dc0:	0001031c 	andeq	r0, r1, ip, lsl r3
    4dc4:	014d0100 	mrseq	r0, (UNDEF: 93)
    4dc8:	0000004c 	andeq	r0, r0, ip, asr #32
    4dcc:	1e005101 	adfnes	f5, f0, f1
    4dd0:	0000071e 	andeq	r0, r0, lr, lsl r7
    4dd4:	4c016001 	stcmi	0, cr6, [r1], {1}
    4dd8:	04080013 	streq	r0, [r8], #-19
    4ddc:	01000000 	mrseq	r0, (UNDEF: 0)
    4de0:	0005549c 	muleq	r5, ip, r4
    4de4:	20071c00 	andcs	r1, r7, r0, lsl #24
    4de8:	60010000 	andvs	r0, r1, r0
    4dec:	00030d01 	andeq	r0, r3, r1, lsl #26
    4df0:	1c500100 	ldfnee	f0, [r0], {-0}
    4df4:	00000103 	andeq	r0, r0, r3, lsl #2
    4df8:	4c016001 	stcmi	0, cr6, [r1], {1}
    4dfc:	01000000 	mrseq	r0, (UNDEF: 0)
    4e00:	c91e0051 	ldmdbgt	lr, {r0, r4, r6}
    4e04:	0100001e 	tsteq	r0, lr, lsl r0
    4e08:	00000176 	andeq	r0, r0, r6, ror r1
    4e0c:	000a0000 	andeq	r0, sl, r0
    4e10:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e14:	00000595 	muleq	r0, r5, r5
    4e18:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4e1c:	01760100 	cmneq	r6, r0, lsl #2
    4e20:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e24:	031c5001 	tsteq	ip, #1
    4e28:	01000001 	tsteq	r0, r1
    4e2c:	004c0176 	subeq	r0, ip, r6, ror r1
    4e30:	51010000 	mrspl	r0, (UNDEF: 1)
    4e34:	001eb81c 	andseq	fp, lr, ip, lsl r8
    4e38:	01760100 	cmneq	r6, r0, lsl #2
    4e3c:	00000221 	andeq	r0, r0, r1, lsr #4
    4e40:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    4e44:	00001fc7 	andeq	r1, r0, r7, asr #31
    4e48:	00019001 	andeq	r9, r1, r1
    4e4c:	04000000 	streq	r0, [r0], #-0
    4e50:	01000000 	mrseq	r0, (UNDEF: 0)
    4e54:	0005c89c 	muleq	r5, ip, r8
    4e58:	20071c00 	andcs	r1, r7, r0, lsl #24
    4e5c:	90010000 	andls	r0, r1, r0
    4e60:	00030d01 	andeq	r0, r3, r1, lsl #26
    4e64:	1c500100 	ldfnee	f0, [r0], {-0}
    4e68:	00001f44 	andeq	r1, r0, r4, asr #30
    4e6c:	4c019001 	stcmi	0, cr9, [r1], {1}
    4e70:	01000000 	mrseq	r0, (UNDEF: 0)
    4e74:	a91e0051 	ldmdbge	lr, {r0, r4, r6}
    4e78:	0100001f 	tsteq	r0, pc, lsl r0
    4e7c:	000001a2 	andeq	r0, r0, r2, lsr #3
    4e80:	00100000 	andseq	r0, r0, r0
    4e84:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e88:	0000060b 	andeq	r0, r0, fp, lsl #12
    4e8c:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4e90:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4e94:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e98:	031c5001 	tsteq	ip, #1
    4e9c:	01000001 	tsteq	r0, r1
    4ea0:	004c01a2 	subeq	r0, ip, r2, lsr #3
    4ea4:	51010000 	mrspl	r0, (UNDEF: 1)
    4ea8:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    4eac:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    4eb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    4eb4:	0000153a 	andeq	r1, r0, sl, lsr r5
    4eb8:	1f1b1e00 	svcne	0x001b1e00
    4ebc:	c3010000 	movwgt	r0, #4096	; 0x1000
    4ec0:	00000001 	andeq	r0, r0, r1
    4ec4:	00001c00 	andeq	r1, r0, r0, lsl #24
    4ec8:	529c0100 	addspl	r0, ip, #0, 2
    4ecc:	1b000006 	blne	4eec <__Stack_Size+0x4aec>
    4ed0:	00001eff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4ed4:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    4ed8:	5b000000 	blpl	4ee0 <__Stack_Size+0x4ae0>
    4edc:	1b000015 	blne	4f38 <__Stack_Size+0x4b38>
    4ee0:	00001f58 	andeq	r1, r0, r8, asr pc
    4ee4:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    4ee8:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4eec:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    4ef0:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4ef4:	3a01c501 	bcc	76300 <__Stack_Size+0x75f00>
    4ef8:	9d000000 	stcls	0, cr0, [r0, #-0]
    4efc:	00000015 	andeq	r0, r0, r5, lsl r0
    4f00:	001e941e 	andseq	r9, lr, lr, lsl r4
    4f04:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    4f08:	00000000 	andeq	r0, r0, r0
    4f0c:	0000000c 	andeq	r0, r0, ip
    4f10:	06779c01 	ldrbteq	r9, [r7], -r1, lsl #24
    4f14:	7c1c0000 	ldcvc	0, cr0, [ip], {-0}
    4f18:	0100001a 	tsteq	r0, sl, lsl r0
    4f1c:	009401dc 			; <UNDEFINED> instruction: 0x009401dc
    4f20:	50010000 	andpl	r0, r1, r0
    4f24:	03771e00 	cmneq	r7, #0, 28
    4f28:	07010000 	streq	r0, [r1, -r0]
    4f2c:	00135002 	andseq	r5, r3, r2
    4f30:	00005408 	andeq	r5, r0, r8, lsl #8
    4f34:	ec9c0100 	ldfs	f0, [ip], {0}
    4f38:	1b000006 	blne	4f58 <__Stack_Size+0x4b58>
    4f3c:	00001f32 	andeq	r1, r0, r2, lsr pc
    4f40:	3a020701 	bcc	86b4c <__Stack_Size+0x8674c>
    4f44:	d5000000 	strle	r0, [r0, #-0]
    4f48:	1c000015 	stcne	0, cr0, [r0], {21}
    4f4c:	00001a7c 	andeq	r1, r0, ip, ror sl
    4f50:	94020701 	strls	r0, [r2], #-1793	; 0x701
    4f54:	01000000 	mrseq	r0, (UNDEF: 0)
    4f58:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    4f5c:	09010070 	stmdbeq	r1, {r4, r5, r6}
    4f60:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f64:	0015f600 	andseq	pc, r5, r0, lsl #12
    4f68:	1fe61d00 	svcne	0x00e61d00
    4f6c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4f70:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f74:	00162700 	andseq	r2, r6, r0, lsl #14
    4f78:	1f3d1d00 	svcne	0x003d1d00
    4f7c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4f80:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f84:	00165000 	andseq	r5, r6, r0
    4f88:	1f911d00 	svcne	0x00911d00
    4f8c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4f90:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f94:	00166f00 	andseq	r6, r6, r0, lsl #30
    4f98:	d21e0000 	andsle	r0, lr, #0
    4f9c:	0100001f 	tsteq	r0, pc, lsl r0
    4fa0:	00000239 	andeq	r0, r0, r9, lsr r2
    4fa4:	002a0000 	eoreq	r0, sl, r0
    4fa8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4fac:	00000733 	andeq	r0, r0, r3, lsr r7
    4fb0:	001eff1b 	andseq	pc, lr, fp, lsl pc	; <UNPREDICTABLE>
    4fb4:	02390100 	eorseq	r0, r9, #0, 2
    4fb8:	0000005e 	andeq	r0, r0, lr, asr r0
    4fbc:	000016aa 	andeq	r1, r0, sl, lsr #13
    4fc0:	001f581b 	andseq	r5, pc, fp, lsl r8	; <UNPREDICTABLE>
    4fc4:	02390100 	eorseq	r0, r9, #0, 2
    4fc8:	0000005e 	andeq	r0, r0, lr, asr r0
    4fcc:	000016cb 	andeq	r1, r0, fp, asr #13
    4fd0:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    4fd4:	023b0100 	eorseq	r0, fp, #0, 2
    4fd8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4fdc:	000016ec 	andeq	r1, r0, ip, ror #13
    4fe0:	1f672000 	svcne	0x00672000
    4fe4:	14050000 	strne	r0, [r5], #-0
    4fe8:	003a2101 	eorseq	r2, sl, r1, lsl #2
    4fec:	94210000 	strtls	r0, [r1], #-0
    4ff0:	00000000 	andeq	r0, r0, r0
    4ff4:	00097900 	andeq	r7, r9, r0, lsl #18
    4ff8:	34000400 	strcc	r0, [r0], #-1024	; 0x400
    4ffc:	04000013 	streq	r0, [r0], #-19
    5000:	00002901 	andeq	r2, r0, r1, lsl #18
    5004:	20d30100 	sbcscs	r0, r3, r0, lsl #2
    5008:	039f0000 	orrseq	r0, pc, #0
    500c:	05c80000 	strbeq	r0, [r8]
    5010:	00000000 	andeq	r0, r0, r0
    5014:	16770000 	ldrbtne	r0, [r7], -r0
    5018:	04020000 	streq	r0, [r2], #-0
    501c:	00082605 	andeq	r2, r8, r5, lsl #12
    5020:	05020200 	streq	r0, [r2, #-512]	; 0x200
    5024:	000007f8 	strdeq	r0, [r0], -r8
    5028:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    502c:	03000009 	movweq	r0, #9
    5030:	00323375 	eorseq	r3, r2, r5, ror r3
    5034:	00452702 	subeq	r2, r5, r2, lsl #14
    5038:	04020000 	streq	r0, [r2], #-0
    503c:	00093307 	andeq	r3, r9, r7, lsl #6
    5040:	31750300 	cmncc	r5, r0, lsl #6
    5044:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    5048:	00000057 	andeq	r0, r0, r7, asr r0
    504c:	d0070202 	andle	r0, r7, r2, lsl #4
    5050:	0300000b 	movweq	r0, #11
    5054:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    5058:	00006829 	andeq	r6, r0, r9, lsr #16
    505c:	08010200 	stmdaeq	r1, {r9}
    5060:	000009d5 	ldrdeq	r0, [r0], -r5
    5064:	00045204 	andeq	r5, r4, r4, lsl #4
    5068:	7a2f0200 	bvc	bc5870 <__Stack_Size+0xbc5470>
    506c:	05000000 	streq	r0, [r0, #-0]
    5070:	00000045 	andeq	r0, r0, r5, asr #32
    5074:	0023a804 	eoreq	sl, r3, r4, lsl #16
    5078:	8a330200 	bhi	cc5880 <__Stack_Size+0xcc5480>
    507c:	06000000 	streq	r0, [r0], -r0
    5080:	0000007a 	andeq	r0, r0, sl, ror r0
    5084:	3c020107 	stfccs	f0, [r2], {7}
    5088:	000000a4 	andeq	r0, r0, r4, lsr #1
    508c:	001ec308 	andseq	ip, lr, r8, lsl #6
    5090:	53090000 	movwpl	r0, #36864	; 0x9000
    5094:	01005445 	tsteq	r0, r5, asr #8
    5098:	251b0400 	ldrcs	r0, [fp, #-1024]	; 0x400
    509c:	3c020000 	stccc	0, cr0, [r2], {-0}
    50a0:	0000008f 	andeq	r0, r0, pc, lsl #1
    50a4:	3e020107 	adfccs	f0, f2, f7
    50a8:	000000c4 	andeq	r0, r0, r4, asr #1
    50ac:	00053808 	andeq	r3, r5, r8, lsl #16
    50b0:	10080000 	andne	r0, r8, r0
    50b4:	01000009 	tsteq	r0, r9
    50b8:	01220400 	teqeq	r2, r0, lsl #8
    50bc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    50c0:	000000af 	andeq	r0, r0, pc, lsr #1
    50c4:	2a070402 	bcs	1c60d4 <__Stack_Size+0x1c5cd4>
    50c8:	0a000009 	beq	50f4 <__Stack_Size+0x4cf4>
    50cc:	8103033c 	tsthi	r3, ip, lsr r3
    50d0:	00017701 	andeq	r7, r1, r1, lsl #14
    50d4:	23330b00 	teqcs	r3, #0, 22
    50d8:	83030000 	movwhi	r0, #12288	; 0x3000
    50dc:	00018701 	andeq	r8, r1, r1, lsl #14
    50e0:	b20b0000 	andlt	r0, fp, #0
    50e4:	03000007 	movweq	r0, #7
    50e8:	018c0184 	orreq	r0, ip, r4, lsl #3
    50ec:	0b080000 	bleq	2050f4 <__Stack_Size+0x204cf4>
    50f0:	000022f7 	strdeq	r2, [r0], -r7
    50f4:	9c018503 	cfstr32ls	mvfx8, [r1], {3}
    50f8:	80000001 	andhi	r0, r0, r1
    50fc:	00219e0b 	eoreq	r9, r1, fp, lsl #28
    5100:	01860300 	orreq	r0, r6, r0, lsl #6
    5104:	0000018c 	andeq	r0, r0, ip, lsl #3
    5108:	230d0c88 	movwcs	r0, #56456	; 0xdc88
    510c:	87030000 	strhi	r0, [r3, -r0]
    5110:	0001a101 	andeq	sl, r1, r1, lsl #2
    5114:	0c010000 	stceq	0, cr0, [r1], {-0}
    5118:	000007c6 	andeq	r0, r0, r6, asr #15
    511c:	8c018803 	stchi	8, cr8, [r1], {3}
    5120:	08000001 	stmdaeq	r0, {r0}
    5124:	22590c01 	subscs	r0, r9, #256	; 0x100
    5128:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    512c:	0001a601 	andeq	sl, r1, r1, lsl #12
    5130:	0c018000 	stceq	0, cr8, [r1], {-0}
    5134:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5138:	8c018a03 	stchi	10, cr8, [r1], {3}
    513c:	88000001 	stmdahi	r0, {r0}
    5140:	20390c01 	eorscs	r0, r9, r1, lsl #24
    5144:	8b030000 	blhi	c514c <__Stack_Size+0xc4d4c>
    5148:	0001ab01 	andeq	sl, r1, r1, lsl #22
    514c:	0c020000 	stceq	0, cr0, [r2], {-0}
    5150:	000007da 	ldrdeq	r0, [r0], -sl
    5154:	b0018c03 	andlt	r8, r1, r3, lsl #24
    5158:	08000001 	stmdaeq	r0, {r0}
    515c:	50490d02 	subpl	r0, r9, r2, lsl #26
    5160:	8d030052 	stchi	0, cr0, [r3, #-328]	; 0xfffffeb8
    5164:	0001d001 	andeq	sp, r1, r1
    5168:	00030000 	andeq	r0, r3, r0
    516c:	00006f0e 	andeq	r6, r0, lr, lsl #30
    5170:	00018700 	andeq	r8, r1, r0, lsl #14
    5174:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5178:	00010000 	andeq	r0, r1, r0
    517c:	00017705 	andeq	r7, r1, r5, lsl #14
    5180:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    5184:	019c0000 	orrseq	r0, ip, r0
    5188:	cf0f0000 	svcgt	0x000f0000
    518c:	1d000000 	stcne	0, cr0, [r0, #-0]
    5190:	01770500 	cmneq	r7, r0, lsl #10
    5194:	77050000 	strvc	r0, [r5, -r0]
    5198:	05000001 	streq	r0, [r0, #-1]
    519c:	00000177 	andeq	r0, r0, r7, ror r1
    51a0:	00017705 	andeq	r7, r1, r5, lsl #14
    51a4:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    51a8:	01c00000 	biceq	r0, r0, r0
    51ac:	cf0f0000 	svcgt	0x000f0000
    51b0:	3d000000 	stccc	0, cr0, [r0, #-0]
    51b4:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    51b8:	01d00000 	bicseq	r0, r0, r0
    51bc:	cf0f0000 	svcgt	0x000f0000
    51c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    51c4:	01c00500 	biceq	r0, r0, r0, lsl #10
    51c8:	7f100000 	svcvc	0x00100000
    51cc:	03000022 	movweq	r0, #34	; 0x22
    51d0:	00d6018e 	sbcseq	r0, r6, lr, lsl #3
    51d4:	40110000 	andsmi	r0, r1, r0
    51d8:	a1019003 	tstge	r1, r3
    51dc:	0b000002 	bleq	51ec <__Stack_Size+0x4dec>
    51e0:	00002141 	andeq	r2, r0, r1, asr #2
    51e4:	7f019203 	svcvc	0x00019203
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	0021990b 	eoreq	r9, r1, fp, lsl #18
    51f0:	01930300 	orrseq	r0, r3, r0, lsl #6
    51f4:	0000006f 	andeq	r0, r0, pc, rrx
    51f8:	23080b04 	movwcs	r0, #35588	; 0x8b04
    51fc:	94030000 	strls	r0, [r3], #-0
    5200:	00006f01 	andeq	r6, r0, r1, lsl #30
    5204:	530b0800 	movwpl	r0, #47104	; 0xb800
    5208:	03000022 	movweq	r0, #34	; 0x22
    520c:	006f0195 	mlseq	pc, r5, r1, r0	; <UNPREDICTABLE>
    5210:	120c0000 	andne	r0, ip, #0
    5214:	00524353 	subseq	r4, r2, r3, asr r3
    5218:	6f019603 	svcvs	0x00019603
    521c:	10000000 	andne	r0, r0, r0
    5220:	52434312 	subpl	r4, r3, #1207959552	; 0x48000000
    5224:	01970300 	orrseq	r0, r7, r0, lsl #6
    5228:	0000006f 	andeq	r0, r0, pc, rrx
    522c:	22740b14 	rsbscs	r0, r4, #20, 22	; 0x5000
    5230:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    5234:	0002b101 	andeq	fp, r2, r1, lsl #2
    5238:	790b1800 	stmdbvc	fp, {fp, ip}
    523c:	03000022 	movweq	r0, #34	; 0x22
    5240:	006f0199 	mlseq	pc, r9, r1, r0	; <UNPREDICTABLE>
    5244:	0b240000 	bleq	90524c <__Stack_Size+0x904e4c>
    5248:	0000222e 	andeq	r2, r0, lr, lsr #4
    524c:	6f019a03 	svcvs	0x00019a03
    5250:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    5254:	00232e0b 	eoreq	r2, r3, fp, lsl #28
    5258:	019b0300 	orrseq	r0, fp, r0, lsl #6
    525c:	0000006f 	andeq	r0, r0, pc, rrx
    5260:	23120b2c 	tstcs	r2, #44, 22	; 0xb000
    5264:	9c030000 	stcls	0, cr0, [r3], {-0}
    5268:	00006f01 	andeq	r6, r0, r1, lsl #30
    526c:	ad0b3000 	stcge	0, cr3, [fp, #-0]
    5270:	03000022 	movweq	r0, #34	; 0x22
    5274:	006f019d 	mlseq	pc, sp, r1, r0	; <UNPREDICTABLE>
    5278:	0b340000 	bleq	d05280 <__Stack_Size+0xd04e80>
    527c:	00002205 	andeq	r2, r0, r5, lsl #4
    5280:	6f019e03 	svcvs	0x00019e03
    5284:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5288:	0024430b 	eoreq	r4, r4, fp, lsl #6
    528c:	019f0300 	orrseq	r0, pc, r0, lsl #6
    5290:	0000006f 	andeq	r0, r0, pc, rrx
    5294:	6f0e003c 	svcvs	0x000e003c
    5298:	b1000000 	mrslt	r0, (UNDEF: 0)
    529c:	0f000002 	svceq	0x00000002
    52a0:	000000cf 	andeq	r0, r0, pc, asr #1
    52a4:	a1050002 	tstge	r5, r2
    52a8:	10000002 	andne	r0, r0, r2
    52ac:	00002354 	andeq	r2, r0, r4, asr r3
    52b0:	e101a003 	tst	r1, r3
    52b4:	13000001 	movwne	r0, #1
    52b8:	fb1a0404 	blx	6862d2 <__Stack_Size+0x685ed2>
    52bc:	14000002 	strne	r0, [r0], #-2
    52c0:	000006a2 	andeq	r0, r0, r2, lsr #13
    52c4:	005e1c04 	subseq	r1, lr, r4, lsl #24
    52c8:	14000000 	strne	r0, [r0], #-0
    52cc:	00000c01 	andeq	r0, r0, r1, lsl #24
    52d0:	005e1d04 	subseq	r1, lr, r4, lsl #26
    52d4:	14010000 	strne	r0, [r1], #-0
    52d8:	00000b00 	andeq	r0, r0, r0, lsl #22
    52dc:	005e1e04 	subseq	r1, lr, r4, lsl #28
    52e0:	14020000 	strne	r0, [r2], #-0
    52e4:	00000917 	andeq	r0, r0, r7, lsl r9
    52e8:	00c41f04 	sbceq	r1, r4, r4, lsl #30
    52ec:	00030000 	andeq	r0, r3, r0
    52f0:	0002b804 	andeq	fp, r2, r4, lsl #16
    52f4:	c2200400 	eorgt	r0, r0, #0, 8
    52f8:	15000002 	strne	r0, [r0, #-2]
    52fc:	00002492 	muleq	r0, r2, r4
    5300:	00002401 	andeq	r2, r0, r1, lsl #8
    5304:	00340000 	eorseq	r0, r4, r0
    5308:	9c010000 	stcls	0, cr0, [r1], {-0}
    530c:	0000032b 	andeq	r0, r0, fp, lsr #6
    5310:	00359816 	eorseq	r9, r5, r6, lsl r8
    5314:	3a260100 	bcc	98571c <__Stack_Size+0x98531c>
    5318:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    531c:	00000017 	andeq	r0, r0, r7, lsl r0
    5320:	0023fe15 	eoreq	pc, r3, r5, lsl lr	; <UNPREDICTABLE>
    5324:	003b0100 	eorseq	r0, fp, r0, lsl #2
    5328:	30000000 	andcc	r0, r0, r0
    532c:	01000000 	mrseq	r0, (UNDEF: 0)
    5330:	0003509c 	muleq	r3, ip, r0
    5334:	35981600 	ldrcc	r1, [r8, #1536]	; 0x600
    5338:	3d010000 	stccc	0, cr0, [r1, #-0]
    533c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5340:	00001748 	andeq	r1, r0, r8, asr #14
    5344:	0ba61500 	bleq	fe98a74c <SCS_BASE+0x1e97c74c>
    5348:	61010000 	mrsvs	r0, (UNDEF: 1)
    534c:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    5350:	00000014 	andeq	r0, r0, r4, lsl r0
    5354:	03759c01 	cmneq	r5, #256	; 0x100
    5358:	47170000 	ldrmi	r0, [r7, -r0]
    535c:	01000021 	tsteq	r0, r1, lsr #32
    5360:	00003a61 	andeq	r3, r0, r1, ror #20
    5364:	00178000 	andseq	r8, r7, r0
    5368:	cd150000 	ldcgt	0, cr0, [r5, #-0]
    536c:	01000006 	tsteq	r0, r6
    5370:	0013b874 	andseq	fp, r3, r4, ror r8
    5374:	00008408 	andeq	r8, r0, r8, lsl #8
    5378:	e39c0100 	orrs	r0, ip, #0, 2
    537c:	18000003 	stmdane	r0, {r0, r1}
    5380:	0000205d 	andeq	r2, r0, sp, asr r0
    5384:	03e37401 	mvneq	r7, #16777216	; 0x1000000
    5388:	50010000 	andpl	r0, r1, r0
    538c:	0022fc16 	eoreq	pc, r2, r6, lsl ip	; <UNPREDICTABLE>
    5390:	3a760100 	bcc	1d85798 <__Stack_Size+0x1d85398>
    5394:	a1000000 	mrsge	r0, (UNDEF: 0)
    5398:	16000017 			; <UNDEFINED> instruction: 0x16000017
    539c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    53a0:	003a7601 	eorseq	r7, sl, r1, lsl #12
    53a4:	17fd0000 	ldrbne	r0, [sp, r0]!
    53a8:	91160000 	tstls	r6, r0
    53ac:	0100001f 	tsteq	r0, pc, lsl r0
    53b0:	00003a76 	andeq	r3, r0, r6, ror sl
    53b4:	00183300 	andseq	r3, r8, r0, lsl #6
    53b8:	20cc1600 	sbccs	r1, ip, r0, lsl #12
    53bc:	77010000 	strvc	r0, [r1, -r0]
    53c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    53c4:	0000186e 	andeq	r1, r0, lr, ror #16
    53c8:	0022b316 	eoreq	fp, r2, r6, lsl r3
    53cc:	3a770100 	bcc	1dc57d4 <__Stack_Size+0x1dc53d4>
    53d0:	b7000000 	strlt	r0, [r0, -r0]
    53d4:	00000018 	andeq	r0, r0, r8, lsl r0
    53d8:	02fb0419 	rscseq	r0, fp, #419430400	; 0x19000000
    53dc:	e7150000 	ldr	r0, [r5, -r0]
    53e0:	01000022 	tsteq	r0, r2, lsr #32
    53e4:	000000a8 	andeq	r0, r0, r8, lsr #1
    53e8:	00000c00 	andeq	r0, r0, r0, lsl #24
    53ec:	0c9c0100 	ldfeqs	f0, [ip], {0}
    53f0:	18000004 	stmdane	r0, {r2}
    53f4:	0000205d 	andeq	r2, r0, sp, asr r0
    53f8:	03e3a801 	mvneq	sl, #65536	; 0x10000
    53fc:	50010000 	andpl	r0, r1, r0
    5400:	20bc1500 	adcscs	r1, ip, r0, lsl #10
    5404:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    5408:	00000000 	andeq	r0, r0, r0
    540c:	00000004 	andeq	r0, r0, r4
    5410:	042b9c01 	strteq	r9, [fp], #-3073	; 0xc01
    5414:	001a0000 	andseq	r0, sl, r0
    5418:	3d000000 	stccc	0, cr0, [r0, #-0]
    541c:	00000009 	andeq	r0, r0, r9
    5420:	0020ec15 	eoreq	lr, r0, r5, lsl ip
    5424:	00c40100 	sbceq	r0, r4, r0, lsl #2
    5428:	04000000 	streq	r0, [r0], #-0
    542c:	01000000 	mrseq	r0, (UNDEF: 0)
    5430:	00044a9c 	muleq	r4, ip, sl
    5434:	00001a00 	andeq	r1, r0, r0, lsl #20
    5438:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
    543c:	15000000 	strne	r0, [r0, #-0]
    5440:	00002317 	andeq	r2, r0, r7, lsl r3
    5444:	0000d001 	andeq	sp, r0, r1
    5448:	00040000 	andeq	r0, r4, r0
    544c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5450:	00000469 	andeq	r0, r0, r9, ror #8
    5454:	0000001a 	andeq	r0, r0, sl, lsl r0
    5458:	00094b00 	andeq	r4, r9, r0, lsl #22
    545c:	5a150000 	bpl	545464 <__Stack_Size+0x545064>
    5460:	01000021 	tsteq	r0, r1, lsr #32
    5464:	000000dc 	ldrdeq	r0, [r0], -ip
    5468:	00000400 	andeq	r0, r0, r0, lsl #8
    546c:	889c0100 	ldmhi	ip, {r8}
    5470:	1a000004 	bne	5488 <__Stack_Size+0x5088>
    5474:	00000000 	andeq	r0, r0, r0
    5478:	00000952 	andeq	r0, r0, r2, asr r9
    547c:	21f21500 	mvnscs	r1, r0, lsl #10
    5480:	ea010000 	b	45488 <__Stack_Size+0x45088>
    5484:	00000000 	andeq	r0, r0, r0
    5488:	00000006 	andeq	r0, r0, r6
    548c:	04c09c01 	strbeq	r9, [r0], #3073	; 0xc01
    5490:	0d170000 	ldceq	0, cr0, [r7, #-0]
    5494:	01000024 	tsteq	r0, r4, lsr #32
    5498:	00003aea 	andeq	r3, r0, sl, ror #21
    549c:	0018f100 	andseq	pc, r8, r0, lsl #2
    54a0:	00001b00 	andeq	r1, r0, r0, lsl #22
    54a4:	09590000 	ldmdbeq	r9, {}^	; <UNPREDICTABLE>
    54a8:	011c0000 	tsteq	ip, r0
    54ac:	01f30550 	mvnseq	r0, r0, asr r5
    54b0:	00243450 	eoreq	r3, r4, r0, asr r4
    54b4:	228c1d00 	addcs	r1, ip, #0, 26
    54b8:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    54bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    54c0:	00000000 	andeq	r0, r0, r0
    54c4:	00000004 	andeq	r0, r0, r4
    54c8:	04e39c01 	strbteq	r9, [r3], #3073	; 0xc01
    54cc:	001a0000 	andseq	r0, sl, r0
    54d0:	6a000000 	bvs	54d8 <__Stack_Size+0x50d8>
    54d4:	00000009 	andeq	r0, r0, r9
    54d8:	00206d1e 	eoreq	r6, r0, lr, lsl sp
    54dc:	01050100 	mrseq	r0, (UNDEF: 21)
    54e0:	0000004c 	andeq	r0, r0, ip, asr #32
    54e4:	00000000 	andeq	r0, r0, r0
    54e8:	00000010 	andeq	r0, r0, r0, lsl r0
    54ec:	db1f9c01 	blle	7ec4f8 <__Stack_Size+0x7ec0f8>
    54f0:	01000023 	tsteq	r0, r3, lsr #32
    54f4:	00a40112 	adceq	r0, r4, r2, lsl r1
    54f8:	00000000 	andeq	r0, r0, r0
    54fc:	00200000 	eoreq	r0, r0, r0
    5500:	9c010000 	stcls	0, cr0, [r1], {-0}
    5504:	00000544 	andeq	r0, r0, r4, asr #10
    5508:	0006a220 	andeq	sl, r6, r0, lsr #4
    550c:	01120100 	tsteq	r2, r0, lsl #2
    5510:	0000005e 	andeq	r0, r0, lr, asr r0
    5514:	00001912 	andeq	r1, r0, r2, lsl r9
    5518:	00249e21 	eoreq	r9, r4, r1, lsr #28
    551c:	01140100 	tsteq	r4, r0, lsl #2
    5520:	000000a4 	andeq	r0, r0, r4, lsr #1
    5524:	00001933 	andeq	r1, r0, r3, lsr r9
    5528:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    552c:	01150100 	tsteq	r5, r0, lsl #2
    5530:	0000003a 	andeq	r0, r0, sl, lsr r0
    5534:	0000195a 	andeq	r1, r0, sl, asr r9
    5538:	220a2300 	andcs	r2, sl, #0, 6
    553c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5540:	00000001 	andeq	r0, r0, r1
    5544:	00000c00 	andeq	r0, r0, r0, lsl #24
    5548:	699c0100 	ldmibvs	ip, {r8}
    554c:	24000005 	strcs	r0, [r0], #-5
    5550:	000006a2 	andeq	r0, r0, r2, lsr #13
    5554:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    5558:	01000000 	mrseq	r0, (UNDEF: 0)
    555c:	3e230050 	mcrcc	0, 1, r0, cr3, cr0, {2}
    5560:	01000020 	tsteq	r0, r0, lsr #32
    5564:	0000013d 	andeq	r0, r0, sp, lsr r1
    5568:	00180000 	andseq	r0, r8, r0
    556c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5570:	00000590 	muleq	r0, r0, r5
    5574:	0006a220 	andeq	sl, r6, r0, lsr #4
    5578:	013d0100 	teqeq	sp, r0, lsl #2
    557c:	0000005e 	andeq	r0, r0, lr, asr r0
    5580:	00001979 	andeq	r1, r0, r9, ror r9
    5584:	216e1e00 	cmncs	lr, r0, lsl #28
    5588:	4d010000 	stcmi	0, cr0, [r1, #-0]
    558c:	00004c01 	andeq	r4, r0, r1, lsl #24
    5590:	00000000 	andeq	r0, r0, r0
    5594:	00001000 	andeq	r1, r0, r0
    5598:	1f9c0100 	svcne	0x009c0100
    559c:	00002470 	andeq	r2, r0, r0, ror r4
    55a0:	a4015a01 	strge	r5, [r1], #-2561	; 0xa01
    55a4:	00000000 	andeq	r0, r0, r0
    55a8:	20000000 	andcs	r0, r0, r0
    55ac:	01000000 	mrseq	r0, (UNDEF: 0)
    55b0:	0005f19c 	muleq	r5, ip, r1
    55b4:	06a22000 	strteq	r2, [r2], r0
    55b8:	5a010000 	bpl	455c0 <__Stack_Size+0x451c0>
    55bc:	00005e01 	andeq	r5, r0, r1, lsl #28
    55c0:	00199a00 	andseq	r9, r9, r0, lsl #20
    55c4:	24262100 	strtcs	r2, [r6], #-256	; 0x100
    55c8:	5c010000 	stcpl	0, cr0, [r1], {-0}
    55cc:	0000a401 	andeq	sl, r0, r1, lsl #8
    55d0:	0019bb00 	andseq	fp, r9, r0, lsl #22
    55d4:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    55d8:	5d010070 	stcpl	0, cr0, [r1, #-448]	; 0xfffffe40
    55dc:	00003a01 	andeq	r3, r0, r1, lsl #20
    55e0:	0019e200 	andseq	lr, r9, r0, lsl #4
    55e4:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
    55e8:	01000021 	tsteq	r0, r1, lsr #32
    55ec:	003a0177 	eorseq	r0, sl, r7, ror r1
    55f0:	00000000 	andeq	r0, r0, r0
    55f4:	000c0000 	andeq	r0, ip, r0
    55f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    55fc:	00056223 	andeq	r6, r5, r3, lsr #4
    5600:	01890100 	orreq	r0, r9, r0, lsl #2
    5604:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
    5608:	00000014 	andeq	r0, r0, r4, lsl r0
    560c:	063e9c01 	ldrteq	r9, [lr], -r1, lsl #24
    5610:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    5614:	01000024 	tsteq	r0, r4, lsr #32
    5618:	003a0189 	eorseq	r0, sl, r9, lsl #3
    561c:	1a010000 	bne	45624 <__Stack_Size+0x45224>
    5620:	8f200000 	svchi	0x00200000
    5624:	01000019 	tsteq	r0, r9, lsl r0
    5628:	003a0189 	eorseq	r0, sl, r9, lsl #3
    562c:	1a220000 	bne	885634 <__Stack_Size+0x885234>
    5630:	23000000 	movwcs	r0, #0
    5634:	0000019d 	muleq	r0, sp, r1
    5638:	50019901 	andpl	r9, r1, r1, lsl #18
    563c:	18080014 	stmdane	r8, {r2, r4}
    5640:	01000000 	mrseq	r0, (UNDEF: 0)
    5644:	00065e9c 	muleq	r6, ip, lr
    5648:	145c2500 	ldrbne	r2, [ip], #-1280	; 0x500
    564c:	09750800 	ldmdbeq	r5!, {fp}^
    5650:	26000000 	strcs	r0, [r0], -r0
    5654:	000021b6 			; <UNDEFINED> instruction: 0x000021b6
    5658:	0001a701 	andeq	sl, r1, r1, lsl #14
    565c:	10000000 	andne	r0, r0, r0
    5660:	01000000 	mrseq	r0, (UNDEF: 0)
    5664:	22d3239c 	sbcscs	r2, r3, #156, 6	; 0x70000002
    5668:	ba010000 	blt	45670 <__Stack_Size+0x45270>
    566c:	00000001 	andeq	r0, r0, r1
    5670:	00001800 	andeq	r1, r0, r0, lsl #16
    5674:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    5678:	20000006 	andcs	r0, r0, r6
    567c:	00002463 	andeq	r2, r0, r3, ror #8
    5680:	5e01ba01 	vmlapl.f32	s22, s2, s2
    5684:	43000000 	movwmi	r0, #0
    5688:	2400001a 	strcs	r0, [r0], #-26
    568c:	00001a7c 	andeq	r1, r0, ip, ror sl
    5690:	c401ba01 	strgt	fp, [r1], #-2561	; 0xa01
    5694:	01000000 	mrseq	r0, (UNDEF: 0)
    5698:	ba230051 	blt	8c57e4 <__Stack_Size+0x8c53e4>
    569c:	01000022 	tsteq	r0, r2, lsr #32
    56a0:	000001d8 	ldrdeq	r0, [r0], -r8
    56a4:	00200000 	eoreq	r0, r0, r0
    56a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    56ac:	000006ec 	andeq	r0, r0, ip, ror #13
    56b0:	00218b20 	eoreq	r8, r1, r0, lsr #22
    56b4:	01d80100 	bicseq	r0, r8, r0, lsl #2
    56b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    56bc:	00001a7d 	andeq	r1, r0, sp, ror sl
    56c0:	001a7c20 	andseq	r7, sl, r0, lsr #24
    56c4:	01d80100 	bicseq	r0, r8, r0, lsl #2
    56c8:	000000c4 	andeq	r0, r0, r4, asr #1
    56cc:	00001a9e 	muleq	r0, lr, sl
    56d0:	001f3d21 	andseq	r3, pc, r1, lsr #26
    56d4:	01da0100 	bicseq	r0, sl, r0, lsl #2
    56d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    56dc:	00001ad8 	ldrdeq	r1, [r0], -r8
    56e0:	210b2300 	mrscs	r2, (UNDEF: 59)
    56e4:	00010000 	andeq	r0, r1, r0
    56e8:	00000002 	andeq	r0, r0, r2
    56ec:	00004c00 	andeq	r4, r0, r0, lsl #24
    56f0:	739c0100 	orrsvc	r0, ip, #0, 2
    56f4:	20000007 	andcs	r0, r0, r7
    56f8:	0000218b 	andeq	r2, r0, fp, lsl #3
    56fc:	3a020001 	bcc	85708 <__Stack_Size+0x85308>
    5700:	20000000 	andcs	r0, r0, r0
    5704:	2000001b 	andcs	r0, r0, fp, lsl r0
    5708:	000023bb 			; <UNDEFINED> instruction: 0x000023bb
    570c:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    5710:	41000000 	mrsmi	r0, (UNDEF: 0)
    5714:	2000001b 	andcs	r0, r0, fp, lsl r0
    5718:	000020a3 	andeq	r2, r0, r3, lsr #1
    571c:	5e020101 	adfpls	f0, f2, f1
    5720:	62000000 	andvs	r0, r0, #0
    5724:	2100001b 	tstcs	r0, fp, lsl r0
    5728:	00001fe6 	andeq	r1, r0, r6, ror #31
    572c:	3a020301 	bcc	86338 <__Stack_Size+0x85f38>
    5730:	83000000 	movwhi	r0, #0
    5734:	2100001b 	tstcs	r0, fp, lsl r0
    5738:	00002329 	andeq	r2, r0, r9, lsr #6
    573c:	3a020301 	bcc	86348 <__Stack_Size+0x85f48>
    5740:	c0000000 	andgt	r0, r0, r0
    5744:	2100001b 	tstcs	r0, fp, lsl r0
    5748:	00002448 	andeq	r2, r0, r8, asr #8
    574c:	3a020301 	bcc	86358 <__Stack_Size+0x85f58>
    5750:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    5754:	2100001b 	tstcs	r0, fp, lsl r0
    5758:	000022fc 	strdeq	r2, [r0], -ip
    575c:	3a020401 	bcc	86768 <__Stack_Size+0x86368>
    5760:	14000000 	strne	r0, [r0], #-0
    5764:	0000001c 	andeq	r0, r0, ip, lsl r0
    5768:	0023601f 	eoreq	r6, r3, pc, lsl r0
    576c:	022a0100 	eoreq	r0, sl, #0, 2
    5770:	000000a4 	andeq	r0, r0, r4, lsr #1
    5774:	00000000 	andeq	r0, r0, r0
    5778:	0000001c 	andeq	r0, r0, ip, lsl r0
    577c:	07ce9c01 	strbeq	r9, [lr, r1, lsl #24]
    5780:	8b200000 	blhi	805788 <__Stack_Size+0x805388>
    5784:	01000021 	tsteq	r0, r1, lsr #32
    5788:	003a022a 	eorseq	r0, sl, sl, lsr #4
    578c:	1c590000 	mrane	r0, r9, acc0
    5790:	4c210000 	stcmi	0, cr0, [r1], #-0
    5794:	0100001c 	tsteq	r0, ip, lsl r0
    5798:	00a4022c 	adceq	r0, r4, ip, lsr #4
    579c:	1c7a0000 	ldclne	0, cr0, [sl], #-0
    57a0:	74220000 	strtvc	r0, [r2], #-0
    57a4:	0100706d 	tsteq	r0, sp, rrx
    57a8:	003a022d 	eorseq	r0, sl, sp, lsr #4
    57ac:	1ca10000 	stcne	0, cr0, [r1]
    57b0:	27210000 	strcs	r0, [r1, -r0]!
    57b4:	01000022 	tsteq	r0, r2, lsr #32
    57b8:	003a022d 	eorseq	r0, sl, sp, lsr #4
    57bc:	1cd00000 	ldclne	0, cr0, [r0], {0}
    57c0:	23000000 	movwcs	r0, #0
    57c4:	00002233 	andeq	r2, r0, r3, lsr r2
    57c8:	00025001 	andeq	r5, r2, r1
    57cc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    57d0:	01000000 	mrseq	r0, (UNDEF: 0)
    57d4:	0008059c 	muleq	r8, ip, r5
    57d8:	218b2000 	orrcs	r2, fp, r0
    57dc:	50010000 	andpl	r0, r1, r0
    57e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    57e4:	001d1900 	andseq	r1, sp, r0, lsl #18
    57e8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    57ec:	52010070 	andpl	r0, r1, #112	; 0x70
    57f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    57f4:	001d3a00 	andseq	r3, sp, r0, lsl #20
    57f8:	86230000 	strthi	r0, [r3], -r0
    57fc:	01000023 	tsteq	r0, r3, lsr #32
    5800:	00000268 	andeq	r0, r0, r8, ror #4
    5804:	00180000 	andseq	r0, r8, r0
    5808:	9c010000 	stcls	0, cr0, [r1], {-0}
    580c:	0000083c 	andeq	r0, r0, ip, lsr r8
    5810:	00218b20 	eoreq	r8, r1, r0, lsr #22
    5814:	02680100 	rsbeq	r0, r8, #0, 2
    5818:	0000003a 	andeq	r0, r0, sl, lsr r0
    581c:	00001d5c 	andeq	r1, r0, ip, asr sp
    5820:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5824:	026a0100 	rsbeq	r0, sl, #0, 2
    5828:	0000003a 	andeq	r0, r0, sl, lsr r0
    582c:	00001d7d 	andeq	r1, r0, sp, ror sp
    5830:	21cd1f00 	biccs	r1, sp, r0, lsl #30
    5834:	86010000 	strhi	r0, [r1], -r0
    5838:	0000a402 	andeq	sl, r0, r2, lsl #8
    583c:	00000000 	andeq	r0, r0, r0
    5840:	00001c00 	andeq	r1, r0, r0, lsl #24
    5844:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    5848:	20000008 	andcs	r0, r0, r8
    584c:	0000218b 	andeq	r2, r0, fp, lsl #3
    5850:	3a028601 	bcc	a705c <__Stack_Size+0xa6c5c>
    5854:	ac000000 	stcge	0, cr0, [r0], {-0}
    5858:	2100001d 	tstcs	r0, sp, lsl r0
    585c:	00001c4c 	andeq	r1, r0, ip, asr #24
    5860:	a4028801 	strge	r8, [r2], #-2049	; 0x801
    5864:	cd000000 	stcgt	0, cr0, [r0, #-0]
    5868:	2200001d 	andcs	r0, r0, #29
    586c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5870:	3a028a01 	bcc	a807c <__Stack_Size+0xa7c7c>
    5874:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    5878:	2100001d 	tstcs	r0, sp, lsl r0
    587c:	00002227 	andeq	r2, r0, r7, lsr #4
    5880:	3a028a01 	bcc	a808c <__Stack_Size+0xa7c8c>
    5884:	23000000 	movwcs	r0, #0
    5888:	0000001e 	andeq	r0, r0, lr, lsl r0
    588c:	0023381f 	eoreq	r3, r3, pc, lsl r8
    5890:	02ae0100 	adceq	r0, lr, #0, 2
    5894:	0000003a 	andeq	r0, r0, sl, lsr r0
    5898:	00000000 	andeq	r0, r0, r0
    589c:	00000030 	andeq	r0, r0, r0, lsr r0
    58a0:	08f29c01 	ldmeq	r2!, {r0, sl, fp, ip, pc}^
    58a4:	8b200000 	blhi	8058ac <__Stack_Size+0x8054ac>
    58a8:	01000021 	tsteq	r0, r1, lsr #32
    58ac:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    58b0:	1e6c0000 	cdpne	0, 6, cr0, cr12, cr0, {0}
    58b4:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    58b8:	01000023 	tsteq	r0, r3, lsr #32
    58bc:	003a02b0 	ldrhteq	r0, [sl], -r0
    58c0:	1ebf0000 	cdpne	0, 11, cr0, cr15, cr0, {0}
    58c4:	3d210000 	stccc	0, cr0, [r1, #-0]
    58c8:	0100001f 	tsteq	r0, pc, lsl r0
    58cc:	003a02b1 	ldrhteq	r0, [sl], -r1
    58d0:	1f0c0000 	svcne	0x000c0000
    58d4:	27210000 	strcs	r0, [r1, -r0]!
    58d8:	01000022 	tsteq	r0, r2, lsr #32
    58dc:	003a02b1 	ldrhteq	r0, [sl], -r1
    58e0:	1f5b0000 	svcne	0x005b0000
    58e4:	1f000000 	svcne	0x00000000
    58e8:	0000208e 	andeq	r2, r0, lr, lsl #1
    58ec:	3a02dc01 	bcc	bc8f8 <__Stack_Size+0xbc4f8>
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	14000000 	strne	r0, [r0], #-0
    58f8:	01000000 	mrseq	r0, (UNDEF: 0)
    58fc:	00093d9c 	muleq	r9, ip, sp
    5900:	218b2000 	orrcs	r2, fp, r0
    5904:	dc010000 	stcle	0, cr0, [r1], {-0}
    5908:	00003a02 	andeq	r3, r0, r2, lsl #20
    590c:	001fd800 	andseq	sp, pc, r0, lsl #16
    5910:	20fe2100 	rscscs	r2, lr, r0, lsl #2
    5914:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    5918:	00003a02 	andeq	r3, r0, r2, lsl #20
    591c:	001ff900 	andseq	pc, pc, r0, lsl #18
    5920:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5924:	df010070 	svcle	0x00010070
    5928:	00003a02 	andeq	r3, r0, r2, lsl #20
    592c:	00201800 	eoreq	r1, r0, r0, lsl #16
    5930:	36270000 	strtcc	r0, [r7], -r0
    5934:	05000024 	streq	r0, [r0, #-36]	; 0x24
    5938:	24542729 	ldrbcs	r2, [r4], #-1833	; 0x729
    593c:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    5940:	0021a727 	eoreq	sl, r1, r7, lsr #14
    5944:	272c0500 	strcs	r0, [ip, -r0, lsl #10]!
    5948:	0000229c 	muleq	r0, ip, r2
    594c:	5e282b05 	vmulpl.f64	d2, d8, d5
    5950:	05000022 	streq	r0, [r0, #-34]	; 0x22
    5954:	00096a2e 	andeq	r6, r9, lr, lsr #20
    5958:	003a2900 	eorseq	r2, sl, r0, lsl #18
    595c:	2a000000 	bcs	5964 <__Stack_Size+0x5564>
    5960:	0000212c 	andeq	r2, r0, ip, lsr #2
    5964:	003a2f05 	eorseq	r2, sl, r5, lsl #30
    5968:	6e270000 	cdpvs	0, 2, cr0, cr7, cr0, {0}
    596c:	05000022 	streq	r0, [r0, #-34]	; 0x22
    5970:	086d001f 	stmdaeq	sp!, {r0, r1, r2, r3, r4}^
    5974:	00040000 	andeq	r0, r4, r0
    5978:	000015ac 	andeq	r1, r0, ip, lsr #11
    597c:	00290104 	eoreq	r0, r9, r4, lsl #2
    5980:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    5984:	9f000024 	svcls	0x00000024
    5988:	c0000003 	andgt	r0, r0, r3
    598c:	00000006 	andeq	r0, r0, r6
    5990:	b3000000 	movwlt	r0, #0
    5994:	02000019 	andeq	r0, r0, #25
    5998:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    599c:	02020000 	andeq	r0, r2, #0
    59a0:	0007f805 	andeq	pc, r7, r5, lsl #16
    59a4:	06010200 	streq	r0, [r1], -r0, lsl #4
    59a8:	000009d7 	ldrdeq	r0, [r0], -r7
    59ac:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    59b0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    59b4:	02000000 	andeq	r0, r0, #0
    59b8:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    59bc:	75030000 	strvc	r0, [r3, #-0]
    59c0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    59c4:	00005728 	andeq	r5, r0, r8, lsr #14
    59c8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    59cc:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    59d0:	00387503 	eorseq	r7, r8, r3, lsl #10
    59d4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    59d8:	01020000 	mrseq	r0, (UNDEF: 2)
    59dc:	0009d508 	andeq	sp, r9, r8, lsl #10
    59e0:	63750300 	cmnvs	r5, #0, 6
    59e4:	2d020038 	stccs	0, cr0, [r2, #-224]	; 0xffffff20
    59e8:	0000007a 	andeq	r0, r0, sl, ror r0
    59ec:	00006804 	andeq	r6, r0, r4, lsl #16
    59f0:	04520500 	ldrbeq	r0, [r2], #-1280	; 0x500
    59f4:	2f020000 	svccs	0x00020000
    59f8:	0000008a 	andeq	r0, r0, sl, lsl #1
    59fc:	00004506 	andeq	r4, r0, r6, lsl #10
    5a00:	75760300 	ldrbvc	r0, [r6, #-768]!	; 0x300
    5a04:	31020038 	tstcc	r2, r8, lsr r0
    5a08:	0000009a 	muleq	r0, sl, r0
    5a0c:	00006806 	andeq	r6, r0, r6, lsl #16
    5a10:	02010700 	andeq	r0, r1, #0, 14
    5a14:	0000b43c 	andeq	fp, r0, ip, lsr r4
    5a18:	1ec30800 	cdpne	8, 12, cr0, cr3, cr0, {0}
    5a1c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    5a20:	00544553 	subseq	r4, r4, r3, asr r5
    5a24:	87050001 	strhi	r0, [r5, -r1]
    5a28:	02000007 	andeq	r0, r0, #7
    5a2c:	00009f3c 	andeq	r9, r0, ip, lsr pc
    5a30:	251b0500 	ldrcs	r0, [fp, #-1280]	; 0x500
    5a34:	3c020000 	stccc	0, cr0, [r2], {-0}
    5a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5a3c:	3e020107 	adfccs	f0, f2, f7
    5a40:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a44:	00053808 	andeq	r3, r5, r8, lsl #16
    5a48:	10080000 	andne	r0, r8, r0
    5a4c:	01000009 	tsteq	r0, r9
    5a50:	01220500 	teqeq	r2, r0, lsl #10
    5a54:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    5a58:	000000ca 	andeq	r0, r0, sl, asr #1
    5a5c:	41020107 	tstmi	r2, r7, lsl #2
    5a60:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a64:	00149a08 	andseq	r9, r4, r8, lsl #20
    5a68:	04080000 	streq	r0, [r8], #-0
    5a6c:	01000014 	tsteq	r0, r4, lsl r0
    5a70:	01570500 	cmpeq	r7, r0, lsl #10
    5a74:	41020000 	mrsmi	r0, (UNDEF: 2)
    5a78:	000000ea 	andeq	r0, r0, sl, ror #1
    5a7c:	2a070402 	bcs	1c6a8c <__Stack_Size+0x1c668c>
    5a80:	0a000009 	beq	5aac <__Stack_Size+0x56ac>
    5a84:	01aa0328 			; <UNDEFINED> instruction: 0x01aa0328
    5a88:	0000019c 	muleq	r0, ip, r1
    5a8c:	0052430b 	subseq	r4, r2, fp, lsl #6
    5a90:	7f01ac03 	svcvc	0x0001ac03
    5a94:	00000000 	andeq	r0, r0, r0
    5a98:	0025750c 	eoreq	r7, r5, ip, lsl #10
    5a9c:	01ad0300 			; <UNDEFINED> instruction: 0x01ad0300
    5aa0:	0000007f 	andeq	r0, r0, pc, ror r0
    5aa4:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    5aa8:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    5aac:	00007f01 	andeq	r7, r0, r1, lsl #30
    5ab0:	da0c0800 	ble	307ab8 <__Stack_Size+0x3076b8>
    5ab4:	03000025 	movweq	r0, #37	; 0x25
    5ab8:	007f01af 	rsbseq	r0, pc, pc, lsr #3
    5abc:	0c0c0000 	stceq	0, cr0, [ip], {-0}
    5ac0:	000024bb 			; <UNDEFINED> instruction: 0x000024bb
    5ac4:	7f01b003 	svcvc	0x0001b003
    5ac8:	10000000 	andne	r0, r0, r0
    5acc:	0025fc0c 	eoreq	pc, r5, ip, lsl #24
    5ad0:	01b10300 			; <UNDEFINED> instruction: 0x01b10300
    5ad4:	0000007f 	andeq	r0, r0, pc, ror r0
    5ad8:	260d0c14 			; <UNDEFINED> instruction: 0x260d0c14
    5adc:	b2030000 	andlt	r0, r3, #0
    5ae0:	00007f01 	andeq	r7, r0, r1, lsl #30
    5ae4:	890c1800 	stmdbhi	ip, {fp, ip}
    5ae8:	03000025 	movweq	r0, #37	; 0x25
    5aec:	007f01b3 	ldrhteq	r0, [pc], #-19
    5af0:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
    5af4:	00002524 	andeq	r2, r0, r4, lsr #10
    5af8:	7f01b403 	svcvc	0x0001b403
    5afc:	20000000 	andcs	r0, r0, r0
    5b00:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    5b04:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    5b08:	0000007f 	andeq	r0, r0, pc, ror r0
    5b0c:	af0d0024 	svcge	0x000d0024
    5b10:	03000024 	movweq	r0, #36	; 0x24
    5b14:	011101b6 			; <UNDEFINED> instruction: 0x011101b6
    5b18:	140e0000 	strne	r0, [lr], #-0
    5b1c:	01ed1904 	mvneq	r1, r4, lsl #18
    5b20:	b40f0000 	strlt	r0, [pc], #-0	; 5b28 <__Stack_Size+0x5728>
    5b24:	04000026 	streq	r0, [r0], #-38	; 0x26
    5b28:	00003a1b 	andeq	r3, r0, fp, lsl sl
    5b2c:	7a0f0000 	bvc	3c5b34 <__Stack_Size+0x3c5734>
    5b30:	04000025 	streq	r0, [r0], #-37	; 0x25
    5b34:	00003a1c 	andeq	r3, r0, ip, lsl sl
    5b38:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    5b3c:	04000027 	streq	r0, [r0], #-39	; 0x27
    5b40:	00003a1d 	andeq	r3, r0, sp, lsl sl
    5b44:	d00f0800 	andle	r0, pc, r0, lsl #16
    5b48:	04000026 	streq	r0, [r0], #-38	; 0x26
    5b4c:	00003a1e 	andeq	r3, r0, lr, lsl sl
    5b50:	550f0c00 	strpl	r0, [pc, #-3072]	; 4f58 <__Stack_Size+0x4b58>
    5b54:	04000026 	streq	r0, [r0], #-38	; 0x26
    5b58:	00003a1f 	andeq	r3, r0, pc, lsl sl
    5b5c:	05001000 	streq	r1, [r0, #-0]
    5b60:	00002542 	andeq	r2, r0, r2, asr #10
    5b64:	01a82004 			; <UNDEFINED> instruction: 0x01a82004
    5b68:	b4100000 	ldrlt	r0, [r0], #-0
    5b6c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b70:	0014687c 	andseq	r6, r4, ip, ror r8
    5b74:	00003c08 	andeq	r3, r0, r8, lsl #24
    5b78:	119c0100 	orrsne	r0, ip, r0, lsl #2
    5b7c:	000005ab 	andeq	r0, r0, fp, lsr #11
    5b80:	14a49f01 	strtne	r9, [r4], #3841	; 0xf01
    5b84:	00380800 	eorseq	r0, r8, r0, lsl #16
    5b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b8c:	0000022c 	andeq	r0, r0, ip, lsr #4
    5b90:	0026f312 	eoreq	pc, r6, r2, lsl r3	; <UNPREDICTABLE>
    5b94:	3a9f0100 	bcc	fe7c5f9c <SCS_BASE+0x1e7b7f9c>
    5b98:	01000000 	mrseq	r0, (UNDEF: 0)
    5b9c:	37110050 			; <UNDEFINED> instruction: 0x37110050
    5ba0:	01000026 	tsteq	r0, r6, lsr #32
    5ba4:	000000e9 	andeq	r0, r0, r9, ror #1
    5ba8:	00001400 	andeq	r1, r0, r0, lsl #8
    5bac:	609c0100 	addsvs	r0, ip, r0, lsl #2
    5bb0:	13000002 	movwne	r0, #2
    5bb4:	00002641 	andeq	r2, r0, r1, asr #12
    5bb8:	005ee901 	subseq	lr, lr, r1, lsl #18
    5bbc:	20430000 	subcs	r0, r3, r0
    5bc0:	3d140000 	ldccc	0, cr0, [r4, #-0]
    5bc4:	0100001f 	tsteq	r0, pc, lsl r0
    5bc8:	00003aeb 	andeq	r3, r0, fp, ror #21
    5bcc:	00206400 	eoreq	r6, r0, r0, lsl #8
    5bd0:	76150000 	ldrvc	r0, [r5], -r0
    5bd4:	01000027 	tsteq	r0, r7, lsr #32
    5bd8:	00000106 	andeq	r0, r0, r6, lsl #2
    5bdc:	000c0000 	andeq	r0, ip, r0
    5be0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5be4:	00000285 	andeq	r0, r0, r5, lsl #5
    5be8:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5bec:	01060100 	mrseq	r0, (UNDEF: 22)
    5bf0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5bf4:	15005001 	strne	r5, [r0, #-1]
    5bf8:	0000016f 	andeq	r0, r0, pc, ror #2
    5bfc:	dc011f01 	stcle	15, cr1, [r1], {1}
    5c00:	14080014 	strne	r0, [r8], #-20
    5c04:	01000000 	mrseq	r0, (UNDEF: 0)
    5c08:	0002cc9c 	muleq	r2, ip, ip
    5c0c:	266f1700 	strbtcs	r1, [pc], -r0, lsl #14
    5c10:	1f010000 	svcne	0x00010000
    5c14:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c18:	00208e00 	eoreq	r8, r0, r0, lsl #28
    5c1c:	25541700 	ldrbcs	r1, [r4, #-1792]	; 0x700
    5c20:	1f010000 	svcne	0x00010000
    5c24:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c28:	0020af00 	eoreq	sl, r0, r0, lsl #30
    5c2c:	1f3d1800 	svcne	0x003d1800
    5c30:	21010000 	mrscs	r0, (UNDEF: 1)
    5c34:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c38:	0020d000 	eoreq	sp, r0, r0
    5c3c:	64150000 	ldrvs	r0, [r5], #-0
    5c40:	0100000b 	tsteq	r0, fp
    5c44:	14f0013c 	ldrbtne	r0, [r0], #316	; 0x13c
    5c48:	000c0800 	andeq	r0, ip, r0, lsl #16
    5c4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c50:	000002f1 	strdeq	r0, [r0], -r1
    5c54:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5c58:	013c0100 	teqeq	ip, r0, lsl #2
    5c5c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5c60:	15005001 	strne	r5, [r0, #-1]
    5c64:	00000018 	andeq	r0, r0, r8, lsl r0
    5c68:	fc014f01 	stc2	15, cr4, [r1], {1}
    5c6c:	14080014 	strne	r0, [r8], #-20
    5c70:	01000000 	mrseq	r0, (UNDEF: 0)
    5c74:	0003289c 	muleq	r3, ip, r8
    5c78:	26fb1700 	ldrbtcs	r1, [fp], r0, lsl #14
    5c7c:	4f010000 	svcmi	0x00010000
    5c80:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c84:	00210d00 	eoreq	r0, r1, r0, lsl #26
    5c88:	1f3d1800 	svcne	0x003d1800
    5c8c:	51010000 	mrspl	r0, (UNDEF: 1)
    5c90:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c94:	00212e00 	eoreq	r2, r1, r0, lsl #28
    5c98:	fc190000 	ldc2	0, cr0, [r9], {-0}
    5c9c:	01000008 	tsteq	r0, r8
    5ca0:	005e016d 	subseq	r0, lr, sp, ror #2
    5ca4:	15100000 	ldrne	r0, [r0, #-0]
    5ca8:	00100800 	andseq	r0, r0, r0, lsl #16
    5cac:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cb0:	00068d15 	andeq	r8, r6, r5, lsl sp
    5cb4:	01840100 	orreq	r0, r4, r0, lsl #2
    5cb8:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
    5cbc:	00000014 	andeq	r0, r0, r4, lsl r0
    5cc0:	03759c01 	cmneq	r5, #256	; 0x100
    5cc4:	9f170000 	svcls	0x00170000
    5cc8:	01000026 	tsteq	r0, r6, lsr #32
    5ccc:	003a0184 	eorseq	r0, sl, r4, lsl #3
    5cd0:	21580000 	cmpcs	r8, r0
    5cd4:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5cd8:	0100001f 	tsteq	r0, pc, lsl r0
    5cdc:	003a0186 	eorseq	r0, sl, r6, lsl #3
    5ce0:	21790000 	cmncs	r9, r0
    5ce4:	15000000 	strne	r0, [r0, #-0]
    5ce8:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    5cec:	3401a501 	strcc	sl, [r1], #-1281	; 0x501
    5cf0:	14080015 	strne	r0, [r8], #-21
    5cf4:	01000000 	mrseq	r0, (UNDEF: 0)
    5cf8:	0003ac9c 	muleq	r3, ip, ip
    5cfc:	24c41700 	strbcs	r1, [r4], #1792	; 0x700
    5d00:	a5010000 	strge	r0, [r1, #-0]
    5d04:	00003a01 	andeq	r3, r0, r1, lsl #20
    5d08:	0021a300 	eoreq	sl, r1, r0, lsl #6
    5d0c:	1f3d1800 	svcne	0x003d1800
    5d10:	a7010000 	strge	r0, [r1, -r0]
    5d14:	00003a01 	andeq	r3, r0, r1, lsl #20
    5d18:	0021c400 	eoreq	ip, r1, r0, lsl #8
    5d1c:	f5150000 			; <UNDEFINED> instruction: 0xf5150000
    5d20:	01000001 	tsteq	r0, r1
    5d24:	154801c6 	strbne	r0, [r8, #-454]	; 0x1c6
    5d28:	00140800 	andseq	r0, r4, r0, lsl #16
    5d2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d30:	000003e3 	andeq	r0, r0, r3, ror #7
    5d34:	0024c417 	eoreq	ip, r4, r7, lsl r4
    5d38:	01c60100 	biceq	r0, r6, r0, lsl #2
    5d3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d40:	000021ee 	andeq	r2, r0, lr, ror #3
    5d44:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5d48:	01c80100 	biceq	r0, r8, r0, lsl #2
    5d4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d50:	0000220f 	andeq	r2, r0, pc, lsl #4
    5d54:	26e01500 	strbtcs	r1, [r0], r0, lsl #10
    5d58:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5d5c:	00000001 	andeq	r0, r0, r1
    5d60:	00001800 	andeq	r1, r0, r0, lsl #16
    5d64:	189c0100 	ldmne	ip, {r8}
    5d68:	17000004 	strne	r0, [r0, -r4]
    5d6c:	00002789 	andeq	r2, r0, r9, lsl #15
    5d70:	5e01e901 	cdppl	9, 0, cr14, cr1, cr1, {0}
    5d74:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    5d78:	16000022 	strne	r0, [r0], -r2, lsr #32
    5d7c:	00001a7c 	andeq	r1, r0, ip, ror sl
    5d80:	df01e901 	svcle	0x0001e901
    5d84:	01000000 	mrseq	r0, (UNDEF: 0)
    5d88:	6f150051 	svcvs	0x00150051
    5d8c:	01000007 	tsteq	r0, r7
    5d90:	155c0208 	ldrbne	r0, [ip, #-520]	; 0x208
    5d94:	000c0800 	andeq	r0, ip, r0, lsl #16
    5d98:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d9c:	0000043d 	andeq	r0, r0, sp, lsr r4
    5da0:	00268e16 	eoreq	r8, r6, r6, lsl lr
    5da4:	02080100 	andeq	r0, r8, #0, 2
    5da8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5dac:	15005001 	strne	r5, [r0, #-1]
    5db0:	000024cd 	andeq	r2, r0, sp, asr #9
    5db4:	00021d01 	andeq	r1, r2, r1, lsl #26
    5db8:	14000000 	strne	r0, [r0], #-0
    5dbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5dc0:	0004749c 	muleq	r4, ip, r4
    5dc4:	25381700 	ldrcs	r1, [r8, #-1792]!	; 0x700
    5dc8:	1d010000 	stcne	0, cr0, [r1, #-0]
    5dcc:	00003a02 	andeq	r3, r0, r2, lsl #20
    5dd0:	00227300 	eoreq	r7, r2, r0, lsl #6
    5dd4:	1f3d1800 	svcne	0x003d1800
    5dd8:	1f010000 	svcne	0x00010000
    5ddc:	00003a02 	andeq	r3, r0, r2, lsl #20
    5de0:	00229400 	eoreq	r9, r2, r0, lsl #8
    5de4:	1c150000 	ldcne	0, cr0, [r5], {-0}
    5de8:	01000027 	tsteq	r0, r7, lsr #32
    5dec:	0000023c 	andeq	r0, r0, ip, lsr r2
    5df0:	00200000 	eoreq	r0, r0, r0
    5df4:	9c010000 	stcls	0, cr0, [r1], {-0}
    5df8:	00000499 	muleq	r0, r9, r4
    5dfc:	00250c16 	eoreq	r0, r5, r6, lsl ip
    5e00:	023c0100 	eorseq	r0, ip, #0, 2
    5e04:	0000005e 	andeq	r0, r0, lr, asr r0
    5e08:	15005001 	strne	r5, [r0, #-1]
    5e0c:	000025cf 	andeq	r2, r0, pc, asr #11
    5e10:	00026301 	andeq	r6, r2, r1, lsl #6
    5e14:	0c000000 	stceq	0, cr0, [r0], {-0}
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	0004be9c 	muleq	r4, ip, lr
    5e20:	1a7c1600 	bne	1f0b628 <__Stack_Size+0x1f0b228>
    5e24:	63010000 	movwvs	r0, #4096	; 0x1000
    5e28:	0000df02 	andeq	sp, r0, r2, lsl #30
    5e2c:	00500100 	subseq	r0, r0, r0, lsl #2
    5e30:	00267d15 	eoreq	r7, r6, r5, lsl sp
    5e34:	02790100 	rsbseq	r0, r9, #0, 2
    5e38:	00000000 	andeq	r0, r0, r0
    5e3c:	00000010 	andeq	r0, r0, r0, lsl r0
    5e40:	04e59c01 	strbteq	r9, [r5], #3073	; 0xc01
    5e44:	9f170000 	svcls	0x00170000
    5e48:	01000025 	tsteq	r0, r5, lsr #32
    5e4c:	003a0279 	eorseq	r0, sl, r9, ror r2
    5e50:	22be0000 	adcscs	r0, lr, #0
    5e54:	15000000 	strne	r0, [r0, #-0]
    5e58:	0000274d 	andeq	r2, r0, sp, asr #14
    5e5c:	00028c01 	andeq	r8, r2, r1, lsl #24
    5e60:	0c000000 	stceq	0, cr0, [r0], {-0}
    5e64:	01000000 	mrseq	r0, (UNDEF: 0)
    5e68:	00050a9c 	muleq	r5, ip, sl
    5e6c:	1a7c1600 	bne	1f0b674 <__Stack_Size+0x1f0b274>
    5e70:	8c010000 	stchi	0, cr0, [r1], {-0}
    5e74:	0000df02 	andeq	sp, r0, r2, lsl #30
    5e78:	00500100 	subseq	r0, r0, r0, lsl #2
    5e7c:	00273b15 	eoreq	r3, r7, r5, lsl fp
    5e80:	029c0100 	addseq	r0, ip, #0, 2
    5e84:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    5e88:	00000084 	andeq	r0, r0, r4, lsl #1
    5e8c:	056f9c01 	strbeq	r9, [pc, #-3073]!	; 5293 <__Stack_Size+0x4e93>
    5e90:	c5160000 	ldrgt	r0, [r6, #-0]
    5e94:	01000026 	tsteq	r0, r6, lsr #32
    5e98:	056f029c 	strbeq	r0, [pc, #-668]!	; 5c04 <__Stack_Size+0x5804>
    5e9c:	50010000 	andpl	r0, r1, r0
    5ea0:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    5ea4:	029e0100 	addseq	r0, lr, #0, 2
    5ea8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5eac:	000022df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    5eb0:	0025c718 	eoreq	ip, r5, r8, lsl r7
    5eb4:	029e0100 	addseq	r0, lr, #0, 2
    5eb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ebc:	00002363 	andeq	r2, r0, r3, ror #6
    5ec0:	0025f218 	eoreq	pc, r5, r8, lsl r2	; <UNPREDICTABLE>
    5ec4:	029e0100 	addseq	r0, lr, #0, 2
    5ec8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ecc:	00002393 	muleq	r0, r3, r3
    5ed0:	0026ed18 	eoreq	lr, r6, r8, lsl sp
    5ed4:	029e0100 	addseq	r0, lr, #0, 2
    5ed8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5edc:	000023b8 			; <UNDEFINED> instruction: 0x000023b8
    5ee0:	ed041b00 	vstr	d1, [r4, #-0]
    5ee4:	15000001 	strne	r0, [r0, #-1]
    5ee8:	0000255f 	andeq	r2, r0, pc, asr r5
    5eec:	00030001 	andeq	r0, r3, r1
    5ef0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ef8:	0005aa9c 	muleq	r5, ip, sl
    5efc:	27901700 	ldrcs	r1, [r0, r0, lsl #14]
    5f00:	00010000 	andeq	r0, r1, r0
    5f04:	00003a03 	andeq	r3, r0, r3, lsl #20
    5f08:	00244300 	eoreq	r4, r4, r0, lsl #6
    5f0c:	1a7c1600 	bne	1f0b714 <__Stack_Size+0x1f0b314>
    5f10:	00010000 	andeq	r0, r1, r0
    5f14:	0000df03 	andeq	sp, r0, r3, lsl #30
    5f18:	00510100 	subseq	r0, r1, r0, lsl #2
    5f1c:	000b2815 	andeq	r2, fp, r5, lsl r8
    5f20:	03210100 	teqeq	r1, #0, 2
    5f24:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    5f28:	00000018 	andeq	r0, r0, r8, lsl r0
    5f2c:	05df9c01 	ldrbeq	r9, [pc, #3073]	; 6b35 <__Stack_Size+0x6735>
    5f30:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    5f34:	01000025 	tsteq	r0, r5, lsr #32
    5f38:	003a0321 	eorseq	r0, sl, r1, lsr #6
    5f3c:	247d0000 	ldrbtcs	r0, [sp], #-0
    5f40:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5f44:	0100001a 	tsteq	r0, sl, lsl r0
    5f48:	00df0321 	sbcseq	r0, pc, r1, lsr #6
    5f4c:	51010000 	mrspl	r0, (UNDEF: 1)
    5f50:	05401500 	strbeq	r1, [r0, #-1280]	; 0x500
    5f54:	43010000 	movwmi	r0, #4096	; 0x1000
    5f58:	00160403 	andseq	r0, r6, r3, lsl #8
    5f5c:	00001808 	andeq	r1, r0, r8, lsl #16
    5f60:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    5f64:	17000006 	strne	r0, [r0, -r6]
    5f68:	000025e3 	andeq	r2, r0, r3, ror #11
    5f6c:	3a034301 	bcc	d6b78 <__Stack_Size+0xd6778>
    5f70:	b7000000 	strlt	r0, [r0, -r0]
    5f74:	16000024 	strne	r0, [r0], -r4, lsr #32
    5f78:	00001a7c 	andeq	r1, r0, ip, ror sl
    5f7c:	df034301 	svcle	0x00034301
    5f80:	01000000 	mrseq	r0, (UNDEF: 0)
    5f84:	67150051 			; <UNDEFINED> instruction: 0x67150051
    5f88:	0100001f 	tsteq	r0, pc, lsl r0
    5f8c:	161c0363 	ldrne	r0, [ip], -r3, ror #6
    5f90:	00180800 	andseq	r0, r8, r0, lsl #16
    5f94:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f98:	00000649 	andeq	r0, r0, r9, asr #12
    5f9c:	00252917 	eoreq	r2, r5, r7, lsl r9
    5fa0:	03630100 	cmneq	r3, #0, 2
    5fa4:	0000003a 	andeq	r0, r0, sl, lsr r0
    5fa8:	000024f1 	strdeq	r2, [r0], -r1
    5fac:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5fb0:	03630100 	cmneq	r3, #0, 2
    5fb4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fb8:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5fbc:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    5fc0:	34038401 	strcc	r8, [r3], #-1025	; 0x401
    5fc4:	18080016 	stmdane	r8, {r1, r2, r4}
    5fc8:	01000000 	mrseq	r0, (UNDEF: 0)
    5fcc:	00067e9c 	muleq	r6, ip, lr
    5fd0:	25e31700 	strbcs	r1, [r3, #1792]!	; 0x700
    5fd4:	84010000 	strhi	r0, [r1], #-0
    5fd8:	00003a03 	andeq	r3, r0, r3, lsl #20
    5fdc:	00252b00 	eoreq	r2, r5, r0, lsl #22
    5fe0:	1a7c1600 	bne	1f0b7e8 <__Stack_Size+0x1f0b3e8>
    5fe4:	84010000 	strhi	r0, [r1], #-0
    5fe8:	0000df03 	andeq	sp, r0, r3, lsl #30
    5fec:	00510100 	subseq	r0, r1, r0, lsl #2
    5ff0:	00262415 	eoreq	r2, r6, r5, lsl r4
    5ff4:	039c0100 	orrseq	r0, ip, #0, 2
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	0000000c 	andeq	r0, r0, ip
    6000:	06a39c01 	strteq	r9, [r3], r1, lsl #24
    6004:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    6008:	0100001a 	tsteq	r0, sl, lsl r0
    600c:	00df039c 	smullseq	r0, pc, ip, r3	; <UNPREDICTABLE>
    6010:	50010000 	andpl	r0, r1, r0
    6014:	275b1500 	ldrbcs	r1, [fp, -r0, lsl #10]
    6018:	ac010000 	stcge	0, cr0, [r1], {-0}
    601c:	00000003 	andeq	r0, r0, r3
    6020:	00000c00 	andeq	r0, r0, r0, lsl #24
    6024:	c89c0100 	ldmgt	ip, {r8}
    6028:	16000006 	strne	r0, [r0], -r6
    602c:	00001a7c 	andeq	r1, r0, ip, ror sl
    6030:	df03ac01 	svcle	0x0003ac01
    6034:	01000000 	mrseq	r0, (UNDEF: 0)
    6038:	91150050 	tstls	r5, r0, asr r0
    603c:	01000025 	tsteq	r0, r5, lsr #32
    6040:	000003c1 	andeq	r0, r0, r1, asr #7
    6044:	000c0000 	andeq	r0, ip, r0
    6048:	9c010000 	stcls	0, cr0, [r1], {-0}
    604c:	000006ed 	andeq	r0, r0, sp, ror #13
    6050:	00278116 	eoreq	r8, r7, r6, lsl r1
    6054:	03c10100 	biceq	r0, r1, #0, 2
    6058:	0000005e 	andeq	r0, r0, lr, asr r0
    605c:	1c005001 	stcne	0, cr5, [r0], {1}
    6060:	00000780 	andeq	r0, r0, r0, lsl #15
    6064:	b403dd01 	strlt	sp, [r3], #-3329	; 0xd01
    6068:	4c000000 	stcmi	0, cr0, [r0], {-0}
    606c:	28080016 	stmdacs	r8, {r1, r2, r4}
    6070:	01000000 	mrseq	r0, (UNDEF: 0)
    6074:	0007489c 	muleq	r7, ip, r8
    6078:	26661700 	strbtcs	r1, [r6], -r0, lsl #14
    607c:	dd010000 	stcle	0, cr0, [r1, #-0]
    6080:	00005e03 	andeq	r5, r0, r3, lsl #28
    6084:	00256500 	eoreq	r6, r5, r0, lsl #10
    6088:	6d741a00 	vldmdbvs	r4!, {s3-s2}
    608c:	df010070 	svcle	0x00010070
    6090:	00003a03 	andeq	r3, r0, r3, lsl #20
    6094:	00258600 	eoreq	r8, r5, r0, lsl #12
    6098:	26031800 	strcs	r1, [r3], -r0, lsl #16
    609c:	e0010000 	and	r0, r1, r0
    60a0:	00003a03 	andeq	r3, r0, r3, lsl #20
    60a4:	0025cf00 	eoreq	ip, r5, r0, lsl #30
    60a8:	1c4c1800 	mcrrne	8, 0, r1, ip, cr0
    60ac:	e1010000 	mrs	r0, (UNDEF: 1)
    60b0:	0000b403 	andeq	fp, r0, r3, lsl #8
    60b4:	00260500 	eoreq	r0, r6, r0, lsl #10
    60b8:	411d0000 	tstmi	sp, r0
    60bc:	01000002 	tsteq	r0, r2
    60c0:	0000ffc6 	andeq	pc, r0, r6, asr #31
    60c4:	00167400 	andseq	r7, r6, r0, lsl #8
    60c8:	00002e08 	andeq	r2, r0, r8, lsl #28
    60cc:	b29c0100 	addslt	r0, ip, #0, 2
    60d0:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    60d4:	00002615 	andeq	r2, r0, r5, lsl r6
    60d8:	007fc801 	rsbseq	ip, pc, r1, lsl #16
    60dc:	91020000 	mrsls	r0, (UNDEF: 2)
    60e0:	1c451474 	cfstrdne	mvd1, [r5], {116}	; 0x74
    60e4:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    60e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    60ec:	00002648 	andeq	r2, r0, r8, asr #12
    60f0:	0026aa14 	eoreq	sl, r6, r4, lsl sl
    60f4:	b4ca0100 	strblt	r0, [sl], #256	; 0x100
    60f8:	6d000000 	stcvs	0, cr0, [r0, #-0]
    60fc:	1f000026 	svcne	0x00000026
    6100:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
    6104:	000006ed 	andeq	r0, r0, sp, ror #13
    6108:	000007a1 	andeq	r0, r0, r1, lsr #15
    610c:	02500120 	subseq	r0, r0, #32, 2
    6110:	21003108 	tstcs	r0, r8, lsl #2
    6114:	08001696 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, ip}
    6118:	000006ed 	andeq	r0, r0, sp, ror #13
    611c:	02500120 	subseq	r0, r0, #32, 2
    6120:	00003108 	andeq	r3, r0, r8, lsl #2
    6124:	00095622 	andeq	r5, r9, r2, lsr #12
    6128:	04100100 	ldreq	r0, [r0], #-256	; 0x100
    612c:	080016a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, ip}
    6130:	00000010 	andeq	r0, r0, r0, lsl r0
    6134:	141c9c01 	ldrne	r9, [ip], #-3073	; 0xc01
    6138:	01000025 	tsteq	r0, r5, lsr #32
    613c:	00bf0424 	adcseq	r0, pc, r4, lsr #8
    6140:	00000000 	andeq	r0, r0, r0
    6144:	00140000 	andseq	r0, r4, r0
    6148:	9c010000 	stcls	0, cr0, [r1], {-0}
    614c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6150:	00278917 	eoreq	r8, r7, r7, lsl r9
    6154:	04240100 	strteq	r0, [r4], #-256	; 0x100
    6158:	0000005e 	andeq	r0, r0, lr, asr r0
    615c:	00002680 	andeq	r2, r0, r0, lsl #13
    6160:	001c4c18 	andseq	r4, ip, r8, lsl ip
    6164:	04260100 	strteq	r0, [r6], #-256	; 0x100
    6168:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    616c:	000026a1 	andeq	r2, r0, r1, lsr #13
    6170:	24de1500 	ldrbcs	r1, [lr], #1280	; 0x500
    6174:	47010000 	strmi	r0, [r1, -r0]
    6178:	00000004 	andeq	r0, r0, r4
    617c:	00000c00 	andeq	r0, r0, r0, lsl #24
    6180:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    6184:	16000008 	strne	r0, [r0], -r8
    6188:	00002789 	andeq	r2, r0, r9, lsl #15
    618c:	5e044701 	cdppl	7, 0, cr4, cr4, cr1, {0}
    6190:	01000000 	mrseq	r0, (UNDEF: 0)
    6194:	6f230050 	svcvs	0x00230050
    6198:	34000000 	strcc	r0, [r0], #-0
    619c:	24000008 	strcs	r0, [r0], #-8
    61a0:	0000010a 	andeq	r0, r0, sl, lsl #2
    61a4:	2a1e000f 	bcs	7861e8 <__Stack_Size+0x785de8>
    61a8:	01000027 	tsteq	r0, r7, lsr #32
    61ac:	0008456f 	andeq	r4, r8, pc, ror #10
    61b0:	2b030500 	blcs	c75b8 <__Stack_Size+0xc71b8>
    61b4:	04080027 	streq	r0, [r8], #-39	; 0x27
    61b8:	00000824 	andeq	r0, r0, r4, lsr #16
    61bc:	00006f23 	andeq	r6, r0, r3, lsr #30
    61c0:	00085a00 	andeq	r5, r8, r0, lsl #20
    61c4:	010a2400 	tsteq	sl, r0, lsl #8
    61c8:	00030000 	andeq	r0, r3, r0
    61cc:	00279e1e 	eoreq	r9, r7, lr, lsl lr
    61d0:	6b700100 	blvs	1c065d8 <__Stack_Size+0x1c061d8>
    61d4:	05000008 	streq	r0, [r0, #-8]
    61d8:	00273b03 	eoreq	r3, r7, r3, lsl #22
    61dc:	084a0408 	stmdaeq	sl, {r3, sl}^
    61e0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    61e4:	0400001f 	streq	r0, [r0], #-31
    61e8:	0017d300 	andseq	sp, r7, r0, lsl #6
    61ec:	29010400 	stmdbcs	r1, {sl}
    61f0:	01000000 	mrseq	r0, (UNDEF: 0)
    61f4:	00002d6a 	andeq	r2, r0, sl, ror #26
    61f8:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    61fc:	00000800 	andeq	r0, r0, r0, lsl #16
    6200:	00000000 	andeq	r0, r0, r0
    6204:	00001cd0 	ldrdeq	r1, [r0], -r0
    6208:	26050402 	strcs	r0, [r5], -r2, lsl #8
    620c:	02000008 	andeq	r0, r0, #8
    6210:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    6214:	01020000 	mrseq	r0, (UNDEF: 2)
    6218:	0009d706 	andeq	sp, r9, r6, lsl #14
    621c:	33750300 	cmncc	r5, #0, 6
    6220:	27020032 	smladxcs	r2, r2, r0, r0
    6224:	00000045 	andeq	r0, r0, r5, asr #32
    6228:	33070402 	movwcc	r0, #29698	; 0x7402
    622c:	03000009 	movweq	r0, #9
    6230:	00363175 	eorseq	r3, r6, r5, ror r1
    6234:	00572802 	subseq	r2, r7, r2, lsl #16
    6238:	02020000 	andeq	r0, r2, #0
    623c:	000bd007 	andeq	sp, fp, r7
    6240:	38750300 	ldmdacc	r5!, {r8, r9}^
    6244:	68290200 	stmdavs	r9!, {r9}
    6248:	02000000 	andeq	r0, r0, #0
    624c:	09d50801 	ldmibeq	r5, {r0, fp}^
    6250:	52040000 	andpl	r0, r4, #0
    6254:	02000004 	andeq	r0, r0, #4
    6258:	00007a2f 	andeq	r7, r0, pc, lsr #20
    625c:	00450500 	subeq	r0, r5, r0, lsl #10
    6260:	b3040000 	movwlt	r0, #16384	; 0x4000
    6264:	02000002 	andeq	r0, r0, #2
    6268:	00008a30 	andeq	r8, r0, r0, lsr sl
    626c:	00570500 	subseq	r0, r7, r0, lsl #10
    6270:	01060000 	mrseq	r0, (UNDEF: 6)
    6274:	00a43c02 	adceq	r3, r4, r2, lsl #24
    6278:	c3070000 	movwgt	r0, #28672	; 0x7000
    627c:	0000001e 	andeq	r0, r0, lr, lsl r0
    6280:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6284:	04000100 	streq	r0, [r0], #-256	; 0x100
    6288:	00000787 	andeq	r0, r0, r7, lsl #15
    628c:	008f3c02 	addeq	r3, pc, r2, lsl #24
    6290:	1b040000 	blne	106298 <__Stack_Size+0x105e98>
    6294:	02000025 	andeq	r0, r0, #37	; 0x25
    6298:	00008f3c 	andeq	r8, r0, ip, lsr pc
    629c:	02010600 	andeq	r0, r1, #0, 12
    62a0:	0000cf3e 	andeq	ip, r0, lr, lsr pc
    62a4:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    62a8:	07000000 	streq	r0, [r0, -r0]
    62ac:	00000910 	andeq	r0, r0, r0, lsl r9
    62b0:	22040001 	andcs	r0, r4, #1
    62b4:	02000001 	andeq	r0, r0, #1
    62b8:	0000ba3e 	andeq	fp, r0, lr, lsr sl
    62bc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    62c0:	0000092a 	andeq	r0, r0, sl, lsr #18
    62c4:	0b035009 	bleq	da2f0 <__Stack_Size+0xd9ef0>
    62c8:	0002f202 	andeq	pc, r2, r2, lsl #4
    62cc:	52430a00 	subpl	r0, r3, #0, 20
    62d0:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    62d4:	00007f02 	andeq	r7, r0, r2, lsl #30
    62d8:	b20b0000 	andlt	r0, fp, #0
    62dc:	03000007 	movweq	r0, #7
    62e0:	004c020e 	subeq	r0, ip, lr, lsl #4
    62e4:	0a020000 	beq	862ec <__Stack_Size+0x85eec>
    62e8:	00325243 	eorseq	r5, r2, r3, asr #4
    62ec:	7f020f03 	svcvc	0x00020f03
    62f0:	04000000 	streq	r0, [r0], #-0
    62f4:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    62f8:	02100300 	andseq	r0, r0, #0, 6
    62fc:	0000004c 	andeq	r0, r0, ip, asr #32
    6300:	05a60b06 	streq	r0, [r6, #2822]!	; 0xb06
    6304:	11030000 	mrsne	r0, (UNDEF: 3)
    6308:	00007f02 	andeq	r7, r0, r2, lsl #30
    630c:	c60b0800 	strgt	r0, [fp], -r0, lsl #16
    6310:	03000007 	movweq	r0, #7
    6314:	004c0212 	subeq	r0, ip, r2, lsl r2
    6318:	0b0a0000 	bleq	286320 <__Stack_Size+0x285f20>
    631c:	00000470 	andeq	r0, r0, r0, ror r4
    6320:	7f021303 	svcvc	0x00021303
    6324:	0c000000 	stceq	0, cr0, [r0], {-0}
    6328:	0007d00b 	andeq	sp, r7, fp
    632c:	02140300 	andseq	r0, r4, #0, 6
    6330:	0000004c 	andeq	r0, r0, ip, asr #32
    6334:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    6338:	02150300 	andseq	r0, r5, #0, 6
    633c:	0000007f 	andeq	r0, r0, pc, ror r0
    6340:	07da0b10 	bfieq	r0, r0, #22, #5
    6344:	16030000 	strne	r0, [r3], -r0
    6348:	00004c02 	andeq	r4, r0, r2, lsl #24
    634c:	450a1200 	strmi	r1, [sl, #-512]	; 0x200
    6350:	03005247 	movweq	r5, #583	; 0x247
    6354:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    6358:	0b140000 	bleq	506360 <__Stack_Size+0x505f60>
    635c:	000007e4 	andeq	r0, r0, r4, ror #15
    6360:	4c021803 	stcmi	8, cr1, [r2], {3}
    6364:	16000000 	strne	r0, [r0], -r0
    6368:	0002e70b 	andeq	lr, r2, fp, lsl #14
    636c:	02190300 	andseq	r0, r9, #0, 6
    6370:	0000007f 	andeq	r0, r0, pc, ror r0
    6374:	07ee0b18 			; <UNDEFINED> instruction: 0x07ee0b18
    6378:	1a030000 	bne	c6380 <__Stack_Size+0xc5f80>
    637c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6380:	ed0b1a00 	vstr	s2, [fp, #-0]
    6384:	03000002 	movweq	r0, #2
    6388:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    638c:	0b1c0000 	bleq	706394 <__Stack_Size+0x705f94>
    6390:	00000c43 	andeq	r0, r0, r3, asr #24
    6394:	4c021c03 	stcmi	12, cr1, [r2], {3}
    6398:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    639c:	0005200b 	andeq	r2, r5, fp
    63a0:	021d0300 	andseq	r0, sp, #0, 6
    63a4:	0000007f 	andeq	r0, r0, pc, ror r0
    63a8:	08020b20 	stmdaeq	r2, {r5, r8, r9, fp}
    63ac:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    63b0:	00004c02 	andeq	r4, r0, r2, lsl #24
    63b4:	430a2200 	movwmi	r2, #41472	; 0xa200
    63b8:	0300544e 	movweq	r5, #1102	; 0x44e
    63bc:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    63c0:	0b240000 	bleq	9063c8 <__Stack_Size+0x905fc8>
    63c4:	0000080c 	andeq	r0, r0, ip, lsl #16
    63c8:	4c022003 	stcmi	0, cr2, [r2], {3}
    63cc:	26000000 	strcs	r0, [r0], -r0
    63d0:	4353500a 	cmpmi	r3, #10
    63d4:	02210300 	eoreq	r0, r1, #0, 6
    63d8:	0000007f 	andeq	r0, r0, pc, ror r0
    63dc:	0a6d0b28 	beq	1b49084 <__Stack_Size+0x1b48c84>
    63e0:	22030000 	andcs	r0, r3, #0
    63e4:	00004c02 	andeq	r4, r0, r2, lsl #24
    63e8:	410a2a00 	tstmi	sl, r0, lsl #20
    63ec:	03005252 	movweq	r5, #594	; 0x252
    63f0:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    63f4:	0b2c0000 	bleq	b063fc <__Stack_Size+0xb05ffc>
    63f8:	00000a78 	andeq	r0, r0, r8, ror sl
    63fc:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    6400:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6404:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    6408:	02250300 	eoreq	r0, r5, #0, 6
    640c:	0000007f 	andeq	r0, r0, pc, ror r0
    6410:	0a830b30 	beq	fe0c90d8 <SCS_BASE+0x1e0bb0d8>
    6414:	26030000 	strcs	r0, [r3], -r0
    6418:	00004c02 	andeq	r4, r0, r2, lsl #24
    641c:	d30b3200 	movwle	r3, #45568	; 0xb200
    6420:	03000002 	movweq	r0, #2
    6424:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    6428:	0b340000 	bleq	d06430 <__Stack_Size+0xd06030>
    642c:	00000a8e 	andeq	r0, r0, lr, lsl #21
    6430:	4c022803 	stcmi	8, cr2, [r2], {3}
    6434:	36000000 	strcc	r0, [r0], -r0
    6438:	0002d80b 	andeq	sp, r2, fp, lsl #16
    643c:	02290300 	eoreq	r0, r9, #0, 6
    6440:	0000007f 	andeq	r0, r0, pc, ror r0
    6444:	0a990b38 	beq	fe64912c <SCS_BASE+0x1e63b12c>
    6448:	2a030000 	bcs	c6450 <__Stack_Size+0xc6050>
    644c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6450:	dd0b3a00 	vstrle	s6, [fp, #-0]
    6454:	03000002 	movweq	r0, #2
    6458:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    645c:	0b3c0000 	bleq	f06464 <__Stack_Size+0xf06064>
    6460:	00000aa4 	andeq	r0, r0, r4, lsr #21
    6464:	4c022c03 	stcmi	12, cr2, [r2], {3}
    6468:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    646c:	0002e20b 	andeq	lr, r2, fp, lsl #4
    6470:	022d0300 	eoreq	r0, sp, #0, 6
    6474:	0000007f 	andeq	r0, r0, pc, ror r0
    6478:	0aaf0b40 	beq	febc9180 <SCS_BASE+0x1ebbb180>
    647c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    6480:	00004c02 	andeq	r4, r0, r2, lsl #24
    6484:	ae0b4200 	cdpge	2, 0, cr4, cr11, cr0, {0}
    6488:	03000002 	movweq	r0, #2
    648c:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    6490:	0b440000 	bleq	1106498 <__Stack_Size+0x1106098>
    6494:	00000aba 			; <UNDEFINED> instruction: 0x00000aba
    6498:	4c023003 	stcmi	0, cr3, [r2], {3}
    649c:	46000000 	strmi	r0, [r0], -r0
    64a0:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    64a4:	02310300 	eorseq	r0, r1, #0, 6
    64a8:	0000007f 	andeq	r0, r0, pc, ror r0
    64ac:	0ac50b48 	beq	ff1491d4 <SCS_BASE+0x1f13b1d4>
    64b0:	32030000 	andcc	r0, r3, #0
    64b4:	00004c02 	andeq	r4, r0, r2, lsl #24
    64b8:	2f0b4a00 	svccs	0x000b4a00
    64bc:	03000008 	movweq	r0, #8
    64c0:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    64c4:	0b4c0000 	bleq	13064cc <__Stack_Size+0x13060cc>
    64c8:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    64cc:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    64d0:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    64d4:	02570c00 	subseq	r0, r7, #0, 24
    64d8:	35030000 	strcc	r0, [r3, #-0]
    64dc:	0000e102 	andeq	lr, r0, r2, lsl #2
    64e0:	040a0d00 	streq	r0, [sl], #-3328	; 0xd00
    64e4:	0003431b 	andeq	r4, r3, fp, lsl r3
    64e8:	04570e00 	ldrbeq	r0, [r7], #-3584	; 0xe00
    64ec:	1d040000 	stcne	0, cr0, [r4, #-0]
    64f0:	0000004c 	andeq	r0, r0, ip, asr #32
    64f4:	057c0e00 	ldrbeq	r0, [ip, #-3584]!	; 0xe00
    64f8:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    64fc:	0000004c 	andeq	r0, r0, ip, asr #32
    6500:	06b20e02 	ldrteq	r0, [r2], r2, lsl #28
    6504:	1f040000 	svcne	0x00040000
    6508:	0000004c 	andeq	r0, r0, ip, asr #32
    650c:	028e0e04 	addeq	r0, lr, #4, 28	; 0x40
    6510:	20040000 	andcs	r0, r4, r0
    6514:	0000004c 	andeq	r0, r0, ip, asr #32
    6518:	04bc0e06 	ldrteq	r0, [ip], #3590	; 0xe06
    651c:	21040000 	mrscs	r0, (UNDEF: 4)
    6520:	0000005e 	andeq	r0, r0, lr, asr r0
    6524:	79040008 	stmdbvc	r4, {r3}
    6528:	0400000b 	streq	r0, [r0], #-11
    652c:	0002fe22 	andeq	pc, r2, r2, lsr #28
    6530:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    6534:	0003b725 	andeq	fp, r3, r5, lsr #14
    6538:	2f220e00 	svccs	0x00220e00
    653c:	27040000 	strcs	r0, [r4, -r0]
    6540:	0000004c 	andeq	r0, r0, ip, asr #32
    6544:	2aa20e00 	bcs	fe889d4c <SCS_BASE+0x1e87bd4c>
    6548:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    654c:	0000004c 	andeq	r0, r0, ip, asr #32
    6550:	2ff30e02 	svccs	0x00f30e02
    6554:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    6558:	0000004c 	andeq	r0, r0, ip, asr #32
    655c:	2a850e04 	bcs	fe149d74 <SCS_BASE+0x1e13bd74>
    6560:	2a040000 	bcs	106568 <__Stack_Size+0x106168>
    6564:	0000004c 	andeq	r0, r0, ip, asr #32
    6568:	284b0e06 	stmdacs	fp, {r1, r2, r9, sl, fp}^
    656c:	2b040000 	blcs	106574 <__Stack_Size+0x106174>
    6570:	0000004c 	andeq	r0, r0, ip, asr #32
    6574:	2ca80e08 	stccs	14, cr0, [r8], #32
    6578:	2c040000 	stccs	0, cr0, [r4], {-0}
    657c:	0000004c 	andeq	r0, r0, ip, asr #32
    6580:	299f0e0a 	ldmibcs	pc, {r1, r3, r9, sl, fp}	; <UNPREDICTABLE>
    6584:	2d040000 	stccs	0, cr0, [r4, #-0]
    6588:	0000004c 	andeq	r0, r0, ip, asr #32
    658c:	2ded0e0c 	stclcs	14, cr0, [sp, #48]!	; 0x30
    6590:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    6594:	0000004c 	andeq	r0, r0, ip, asr #32
    6598:	3904000e 	stmdbcc	r4, {r1, r2, r3}
    659c:	04000028 	streq	r0, [r0], #-40	; 0x28
    65a0:	00034e2f 	andeq	r4, r3, pc, lsr #28
    65a4:	040a0d00 	streq	r0, [sl], #-3328	; 0xd00
    65a8:	00040732 	andeq	r0, r4, r2, lsr r7
    65ac:	2e4f0e00 	cdpcs	14, 4, cr0, cr15, cr0, {0}
    65b0:	34040000 	strcc	r0, [r4], #-0
    65b4:	0000004c 	andeq	r0, r0, ip, asr #32
    65b8:	2f4a0e00 	svccs	0x004a0e00
    65bc:	35040000 	strcc	r0, [r4, #-0]
    65c0:	0000004c 	andeq	r0, r0, ip, asr #32
    65c4:	2eda0e02 	cdpcs	14, 13, cr0, cr10, cr2, {0}
    65c8:	36040000 	strcc	r0, [r4], -r0
    65cc:	0000004c 	andeq	r0, r0, ip, asr #32
    65d0:	2bd50e04 	blcs	ff549de8 <SCS_BASE+0x1f53bde8>
    65d4:	37040000 	strcc	r0, [r4, -r0]
    65d8:	0000004c 	andeq	r0, r0, ip, asr #32
    65dc:	31220e06 	teqcc	r2, r6, lsl #28
    65e0:	38040000 	stmdacc	r4, {}	; <UNPREDICTABLE>
    65e4:	0000004c 	andeq	r0, r0, ip, asr #32
    65e8:	9f040008 	svcls	0x00040008
    65ec:	04000028 	streq	r0, [r0], #-40	; 0x28
    65f0:	0003c239 	andeq	ip, r3, r9, lsr r2
    65f4:	040e0d00 	streq	r0, [lr], #-3328	; 0xd00
    65f8:	00046f3c 	andeq	r6, r4, ip, lsr pc
    65fc:	2f3c0e00 	svccs	0x003c0e00
    6600:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    6604:	0000004c 	andeq	r0, r0, ip, asr #32
    6608:	2a110e00 	bcs	449e10 <__Stack_Size+0x449a10>
    660c:	3f040000 	svccc	0x00040000
    6610:	0000004c 	andeq	r0, r0, ip, asr #32
    6614:	2ba80e02 	blcs	fea09e24 <SCS_BASE+0x1e9fbe24>
    6618:	40040000 	andmi	r0, r4, r0
    661c:	0000004c 	andeq	r0, r0, ip, asr #32
    6620:	30450e04 	subcc	r0, r5, r4, lsl #28
    6624:	41040000 	mrsmi	r0, (UNDEF: 4)
    6628:	0000004c 	andeq	r0, r0, ip, asr #32
    662c:	2c9e0e06 	ldccs	14, cr0, [lr], {6}
    6630:	42040000 	andmi	r0, r4, #0
    6634:	0000004c 	andeq	r0, r0, ip, asr #32
    6638:	2b4f0e08 	blcs	13c9e60 <__Stack_Size+0x13c9a60>
    663c:	43040000 	movwmi	r0, #16384	; 0x4000
    6640:	0000004c 	andeq	r0, r0, ip, asr #32
    6644:	2fcd0e0a 	svccs	0x00cd0e0a
    6648:	44040000 	strmi	r0, [r4], #-0
    664c:	0000004c 	andeq	r0, r0, ip, asr #32
    6650:	2b04000c 	blcs	106688 <__Stack_Size+0x106288>
    6654:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    6658:	00041245 	andeq	r1, r4, r5, asr #4
    665c:	31570f00 	cmpcc	r7, r0, lsl #30
    6660:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6664:	04ac0105 	strteq	r0, [ip], #261	; 0x105
    6668:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    666c:	01000029 	tsteq	r0, r9, lsr #32
    6670:	04ac0518 	strteq	r0, [ip], #1304	; 0x518
    6674:	b1100000 	tstlt	r0, r0
    6678:	01000028 	tsteq	r0, r8, lsr #32
    667c:	004c0518 	subeq	r0, ip, r8, lsl r5
    6680:	af110000 	svcge	0x00110000
    6684:	01000029 	tsteq	r0, r9, lsr #32
    6688:	004c051a 	subeq	r0, ip, sl, lsl r5
    668c:	12000000 	andne	r0, r0, #0
    6690:	0002f204 	andeq	pc, r2, r4, lsl #4
    6694:	2a4a1300 	bcs	128b29c <__Stack_Size+0x128ae9c>
    6698:	ed010000 	stc	0, cr0, [r1, #-0]
    669c:	0000000b 	andeq	r0, r0, fp
    66a0:	00003200 	andeq	r3, r0, r0, lsl #4
    66a4:	279c0100 	ldrcs	r0, [ip, r0, lsl #2]
    66a8:	14000005 	strne	r0, [r0], #-5
    66ac:	000029c9 	andeq	r2, r0, r9, asr #19
    66b0:	ac0bed01 	stcge	13, cr14, [fp], {1}
    66b4:	01000004 	tsteq	r0, r4
    66b8:	2f4a1550 	svccs	0x004a1550
    66bc:	ed010000 	stc	0, cr0, [r1, #-0]
    66c0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    66c4:	0026e000 	eoreq	lr, r6, r0
    66c8:	2eda1500 	cdpcs	5, 13, cr1, cr10, cr0, {0}
    66cc:	ed010000 	stc	0, cr0, [r1, #-0]
    66d0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    66d4:	00270100 	eoreq	r0, r7, r0, lsl #2
    66d8:	31221500 	teqcc	r2, r0, lsl #10
    66dc:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    66e0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    66e4:	00272200 	eoreq	r2, r7, r0, lsl #4
    66e8:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    66ec:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    66f0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    66f4:	00274300 	eoreq	r4, r7, r0, lsl #6
    66f8:	2b201600 	blcs	80bf00 <__Stack_Size+0x80bb00>
    66fc:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    6700:	00004c0b 	andeq	r4, r0, fp, lsl #24
    6704:	00277e00 	eoreq	r7, r7, r0, lsl #28
    6708:	81130000 	tsthi	r3, r0
    670c:	01000028 	tsteq	r0, r8, lsr #32
    6710:	00000c1b 	andeq	r0, r0, fp, lsl ip
    6714:	003a0000 	eorseq	r0, sl, r0
    6718:	9c010000 	stcls	0, cr0, [r1], {-0}
    671c:	000005ac 	andeq	r0, r0, ip, lsr #11
    6720:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6724:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6728:	000004ac 	andeq	r0, r0, ip, lsr #9
    672c:	4a155001 	bmi	55a738 <__Stack_Size+0x55a338>
    6730:	0100002f 	tsteq	r0, pc, lsr #32
    6734:	004c0c1b 	subeq	r0, ip, fp, lsl ip
    6738:	27a80000 	strcs	r0, [r8, r0]!
    673c:	da150000 	ble	546744 <__Stack_Size+0x546344>
    6740:	0100002e 	tsteq	r0, lr, lsr #32
    6744:	004c0c1b 	subeq	r0, ip, fp, lsl ip
    6748:	27c90000 	strbcs	r0, [r9, r0]
    674c:	22150000 	andscs	r0, r5, #0
    6750:	01000031 	tsteq	r0, r1, lsr r0
    6754:	004c0c1c 	subeq	r0, ip, ip, lsl ip
    6758:	27ea0000 	strbcs	r0, [sl, r0]!
    675c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    6760:	0100002e 	tsteq	r0, lr, lsr #32
    6764:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    6768:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
    676c:	20160000 	andscs	r0, r6, r0
    6770:	0100002b 	tsteq	r0, fp, lsr #32
    6774:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    6778:	28350000 	ldmdacs	r5!, {}	; <UNPREDICTABLE>
    677c:	74170000 	ldrvc	r0, [r7], #-0
    6780:	0100706d 	tsteq	r0, sp, rrx
    6784:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    6788:	285f0000 	ldmdacs	pc, {}^	; <UNPREDICTABLE>
    678c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6790:	00003052 	andeq	r3, r0, r2, asr r0
    6794:	00008601 	andeq	r8, r0, r1, lsl #12
    6798:	00c80000 	sbceq	r0, r8, r0
    679c:	9c010000 	stcls	0, cr0, [r1], {-0}
    67a0:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    67a4:	0029c919 	eoreq	ip, r9, r9, lsl r9
    67a8:	ac860100 	stfges	f0, [r6], {0}
    67ac:	92000004 	andls	r0, r0, #4
    67b0:	1a000028 	bne	6858 <__Stack_Size+0x6458>
    67b4:	00000000 	andeq	r0, r0, r0
    67b8:	00001f17 	andeq	r1, r0, r7, lsl pc
    67bc:	000005e8 	andeq	r0, r0, r8, ror #11
    67c0:	0151011b 	cmpeq	r1, fp, lsl r1
    67c4:	50011b31 	andpl	r1, r1, r1, lsr fp
    67c8:	1a003101 	bne	12bd4 <__Stack_Size+0x127d4>
    67cc:	00000000 	andeq	r0, r0, r0
    67d0:	00001f2e 	andeq	r1, r0, lr, lsr #30
    67d4:	00000602 	andeq	r0, r0, r2, lsl #12
    67d8:	0151011b 	cmpeq	r1, fp, lsl r1
    67dc:	50011b31 	andpl	r1, r1, r1, lsr fp
    67e0:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    67e4:	00001a00 	andeq	r1, r0, r0, lsl #20
    67e8:	1f170000 	svcne	0x00170000
    67ec:	061a0000 	ldreq	r0, [sl], -r0
    67f0:	011b0000 	tsteq	fp, r0
    67f4:	1b310151 	blne	c46d40 <__Stack_Size+0xc46940>
    67f8:	32015001 	andcc	r5, r1, #1
    67fc:	00001c00 	andeq	r1, r0, r0, lsl #24
    6800:	1f170000 	svcne	0x00170000
    6804:	062d0000 	strteq	r0, [sp], -r0
    6808:	011b0000 	tsteq	fp, r0
    680c:	00300151 	eorseq	r0, r0, r1, asr r1
    6810:	0000001a 	andeq	r0, r0, sl, lsl r0
    6814:	001f1700 	andseq	r1, pc, r0, lsl #14
    6818:	00064500 	andeq	r4, r6, r0, lsl #10
    681c:	51011b00 	tstpl	r1, r0, lsl #22
    6820:	011b3101 	tsteq	fp, r1, lsl #2
    6824:	00340150 	eorseq	r0, r4, r0, asr r1
    6828:	0000001a 	andeq	r0, r0, sl, lsl r0
    682c:	001f1700 	andseq	r1, pc, r0, lsl #14
    6830:	00065d00 	andeq	r5, r6, r0, lsl #26
    6834:	51011b00 	tstpl	r1, r0, lsl #22
    6838:	011b3101 	tsteq	fp, r1, lsl #2
    683c:	00380150 	eorseq	r0, r8, r0, asr r1
    6840:	0000001a 	andeq	r0, r0, sl, lsl r0
    6844:	001f1700 	andseq	r1, pc, r0, lsl #14
    6848:	00067500 	andeq	r7, r6, r0, lsl #10
    684c:	51011b00 	tstpl	r1, r0, lsl #22
    6850:	011b3101 	tsteq	fp, r1, lsl #2
    6854:	00400150 	subeq	r0, r0, r0, asr r1
    6858:	0000001a 	andeq	r0, r0, sl, lsl r0
    685c:	001f1700 	andseq	r1, pc, r0, lsl #14
    6860:	00068e00 	andeq	r8, r6, r0, lsl #28
    6864:	51011b00 	tstpl	r1, r0, lsl #22
    6868:	011b3101 	tsteq	fp, r1, lsl #2
    686c:	20080250 	andcs	r0, r8, r0, asr r2
    6870:	00001a00 	andeq	r1, r0, r0, lsl #20
    6874:	1f2e0000 	svcne	0x002e0000
    6878:	06a80000 	strteq	r0, [r8], r0
    687c:	011b0000 	tsteq	fp, r0
    6880:	1b310151 	blne	c46dcc <__Stack_Size+0xc469cc>
    6884:	0a035001 	beq	da890 <__Stack_Size+0xda490>
    6888:	1d002000 	stcne	0, cr2, [r0, #-0]
    688c:	00000000 	andeq	r0, r0, r0
    6890:	00001f2e 	andeq	r1, r0, lr, lsr #30
    6894:	0151011b 	cmpeq	r1, fp, lsl r1
    6898:	18000030 	stmdane	r0, {r4, r5}
    689c:	00000c78 	andeq	r0, r0, r8, ror ip
    68a0:	16b4c601 	ldrtne	ip, [r4], r1, lsl #12
    68a4:	003c0800 	eorseq	r0, ip, r0, lsl #16
    68a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    68ac:	000006e8 	andeq	r0, r0, r8, ror #13
    68b0:	0029c91e 	eoreq	ip, r9, lr, lsl r9
    68b4:	acc60100 	stfgee	f0, [r6], {0}
    68b8:	01000004 	tsteq	r0, r4
    68bc:	2b791e50 	blcs	1e4e204 <__Stack_Size+0x1e4de04>
    68c0:	c6010000 	strgt	r0, [r1], -r0
    68c4:	000006e8 	andeq	r0, r0, r8, ror #13
    68c8:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    68cc:	00034304 	andeq	r4, r3, r4, lsl #6
    68d0:	295e1800 	ldmdbcs	lr, {fp, ip}^
    68d4:	ed010000 	stc	0, cr0, [r1, #-0]
    68d8:	00000000 	andeq	r0, r0, r0
    68dc:	00000074 	andeq	r0, r0, r4, ror r0
    68e0:	074b9c01 	strbeq	r9, [fp, -r1, lsl #24]
    68e4:	c91e0000 	ldmdbgt	lr, {}	; <UNPREDICTABLE>
    68e8:	01000029 	tsteq	r0, r9, lsr #32
    68ec:	0004aced 	andeq	sl, r4, sp, ror #25
    68f0:	1e500100 	rdfnes	f0, f0, f0
    68f4:	00002d91 	muleq	r0, r1, sp
    68f8:	074bed01 	strbeq	lr, [fp, -r1, lsl #26]
    68fc:	51010000 	mrspl	r0, (UNDEF: 1)
    6900:	002f021f 	eoreq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    6904:	4cef0100 	stfmie	f0, [pc]	; 690c <__Stack_Size+0x650c>
    6908:	6d000000 	stcvs	0, cr0, [r0, #-0]
    690c:	1f000029 	svcne	0x00000029
    6910:	00002b20 	andeq	r2, r0, r0, lsr #22
    6914:	004cef01 	subeq	lr, ip, r1, lsl #30
    6918:	298c0000 	stmibcs	ip, {}	; <UNPREDICTABLE>
    691c:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
    6920:	01000030 	tsteq	r0, r0, lsr r0
    6924:	00004cef 	andeq	r4, r0, pc, ror #25
    6928:	0029b600 	eoreq	fp, r9, r0, lsl #12
    692c:	04120000 	ldreq	r0, [r2], #-0
    6930:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    6934:	002a2620 	eoreq	r2, sl, r0, lsr #12
    6938:	01480100 	mrseq	r0, (UNDEF: 88)
    693c:	00000000 	andeq	r0, r0, r0
    6940:	00000088 	andeq	r0, r0, r8, lsl #1
    6944:	07b49c01 	ldreq	r9, [r4, r1, lsl #24]!
    6948:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    694c:	01000029 	tsteq	r0, r9, lsr #32
    6950:	04ac0148 	strteq	r0, [ip], #328	; 0x148
    6954:	50010000 	andpl	r0, r1, r0
    6958:	002d9114 	eoreq	r9, sp, r4, lsl r1
    695c:	01480100 	mrseq	r0, (UNDEF: 88)
    6960:	0000074b 	andeq	r0, r0, fp, asr #14
    6964:	02165101 	andseq	r5, r6, #1073741824	; 0x40000000
    6968:	0100002f 	tsteq	r0, pc, lsr #32
    696c:	004c014a 	subeq	r0, ip, sl, asr #2
    6970:	29f20000 	ldmibcs	r2!, {}^	; <UNPREDICTABLE>
    6974:	20160000 	andscs	r0, r6, r0
    6978:	0100002b 	tsteq	r0, fp, lsr #32
    697c:	004c014a 	subeq	r0, ip, sl, asr #2
    6980:	2a110000 	bcs	446988 <__Stack_Size+0x446588>
    6984:	f5160000 			; <UNDEFINED> instruction: 0xf5160000
    6988:	01000030 	tsteq	r0, r0, lsr r0
    698c:	004c014a 	subeq	r0, ip, sl, asr #2
    6990:	2a720000 	bcs	1c86998 <__Stack_Size+0x1c86598>
    6994:	20000000 	andcs	r0, r0, r0
    6998:	00002ab2 			; <UNDEFINED> instruction: 0x00002ab2
    699c:	0001a401 	andeq	sl, r1, r1, lsl #8
    69a0:	84000000 	strhi	r0, [r0], #-0
    69a4:	01000000 	mrseq	r0, (UNDEF: 0)
    69a8:	0008179c 	muleq	r8, ip, r7
    69ac:	29c91400 	stmibcs	r9, {sl, ip}^
    69b0:	a4010000 	strge	r0, [r1], #-0
    69b4:	0004ac01 	andeq	sl, r4, r1, lsl #24
    69b8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    69bc:	00002d91 	muleq	r0, r1, sp
    69c0:	4b01a401 	blmi	6f9cc <__Stack_Size+0x6f5cc>
    69c4:	01000007 	tsteq	r0, r7
    69c8:	2f021651 	svccs	0x00021651
    69cc:	a6010000 	strge	r0, [r1], -r0
    69d0:	00004c01 	andeq	r4, r0, r1, lsl #24
    69d4:	002aa700 	eoreq	sl, sl, r0, lsl #14
    69d8:	2b201600 	blcs	80c1e0 <__Stack_Size+0x80bde0>
    69dc:	a6010000 	strge	r0, [r1], -r0
    69e0:	00004c01 	andeq	r4, r0, r1, lsl #24
    69e4:	002ac600 	eoreq	ip, sl, r0, lsl #12
    69e8:	30f51600 	rscscc	r1, r5, r0, lsl #12
    69ec:	a6010000 	strge	r0, [r1], -r0
    69f0:	00004c01 	andeq	r4, r0, r1, lsl #24
    69f4:	002b2700 	eoreq	r2, fp, r0, lsl #14
    69f8:	4a200000 	bmi	806a00 <__Stack_Size+0x806600>
    69fc:	0100002d 	tsteq	r0, sp, lsr #32
    6a00:	00000200 	andeq	r0, r0, r0, lsl #4
    6a04:	00680000 	rsbeq	r0, r8, r0
    6a08:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a0c:	0000087c 	andeq	r0, r0, ip, ror r8
    6a10:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6a14:	02000100 	andeq	r0, r0, #0, 2
    6a18:	000004ac 	andeq	r0, r0, ip, lsr #9
    6a1c:	91155001 	tstls	r5, r1
    6a20:	0100002d 	tsteq	r0, sp, lsr #32
    6a24:	074b0200 	strbeq	r0, [fp, -r0, lsl #4]
    6a28:	2b5c0000 	blcs	1706a30 <__Stack_Size+0x1706630>
    6a2c:	02160000 	andseq	r0, r6, #0
    6a30:	0100002f 	tsteq	r0, pc, lsr #32
    6a34:	004c0202 	subeq	r0, ip, r2, lsl #4
    6a38:	2b7d0000 	blcs	1f46a40 <__Stack_Size+0x1f46640>
    6a3c:	20160000 	andscs	r0, r6, r0
    6a40:	0100002b 	tsteq	r0, fp, lsr #32
    6a44:	004c0202 	subeq	r0, ip, r2, lsl #4
    6a48:	2b9c0000 	blcs	fe706a50 <SCS_BASE+0x1e6f8a50>
    6a4c:	f5160000 			; <UNDEFINED> instruction: 0xf5160000
    6a50:	01000030 	tsteq	r0, r0, lsr r0
    6a54:	004c0202 	subeq	r0, ip, r2, lsl #4
    6a58:	2bc60000 	blcs	ff186a60 <SCS_BASE+0x1f178a60>
    6a5c:	20000000 	andcs	r0, r0, r0
    6a60:	00002f7f 	andeq	r2, r0, pc, ror pc
    6a64:	0002d101 	andeq	sp, r2, r1, lsl #2
    6a68:	22000000 	andcs	r0, r0, #0
    6a6c:	01000000 	mrseq	r0, (UNDEF: 0)
    6a70:	0008af9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    6a74:	29c91400 	stmibcs	r9, {sl, ip}^
    6a78:	d1010000 	mrsle	r0, (UNDEF: 1)
    6a7c:	0004ac02 	andeq	sl, r4, r2, lsl #24
    6a80:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6a84:	00002b0d 	andeq	r2, r0, sp, lsl #22
    6a88:	af02d101 	svcge	0x0002d101
    6a8c:	01000008 	tsteq	r0, r8
    6a90:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    6a94:	0000046f 	andeq	r0, r0, pc, ror #8
    6a98:	00300f20 	eorseq	r0, r0, r0, lsr #30
    6a9c:	02ee0100 	rsceq	r0, lr, #0, 2
    6aa0:	00000000 	andeq	r0, r0, r0
    6aa4:	00000012 	andeq	r0, r0, r2, lsl r0
    6aa8:	08da9c01 	ldmeq	sl, {r0, sl, fp, ip, pc}^
    6aac:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    6ab0:	0100002b 	tsteq	r0, fp, lsr #32
    6ab4:	06e802ee 	strbteq	r0, [r8], lr, ror #5
    6ab8:	50010000 	andpl	r0, r1, r0
    6abc:	291a2000 	ldmdbcs	sl, {sp}
    6ac0:	00010000 	andeq	r0, r1, r0
    6ac4:	00000003 	andeq	r0, r0, r3
    6ac8:	00001400 	andeq	r1, r0, r0, lsl #8
    6acc:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    6ad0:	14000008 	strne	r0, [r0], #-8
    6ad4:	00002d91 	muleq	r0, r1, sp
    6ad8:	4b030001 	blmi	c6ae4 <__Stack_Size+0xc66e4>
    6adc:	01000007 	tsteq	r0, r7
    6ae0:	be200050 	mcrlt	0, 1, r0, cr0, cr0, {2}
    6ae4:	01000027 	tsteq	r0, r7, lsr #32
    6ae8:	00000315 	andeq	r0, r0, r5, lsl r3
    6aec:	00100000 	andseq	r0, r0, r0
    6af0:	9c010000 	stcls	0, cr0, [r1], {-0}
    6af4:	00000924 	andeq	r0, r0, r4, lsr #18
    6af8:	002cf814 	eoreq	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    6afc:	03150100 	tsteq	r5, #0, 2
    6b00:	00000924 	andeq	r0, r0, r4, lsr #18
    6b04:	12005001 	andne	r5, r0, #1
    6b08:	00040704 	andeq	r0, r4, r4, lsl #14
    6b0c:	308a2000 	addcc	r2, sl, r0
    6b10:	27010000 	strcs	r0, [r1, -r0]
    6b14:	00000003 	andeq	r0, r0, r3
    6b18:	00001200 	andeq	r1, r0, r0, lsl #4
    6b1c:	4f9c0100 	svcmi	0x009c0100
    6b20:	14000009 	strne	r0, [r0], #-9
    6b24:	00002b0d 	andeq	r2, r0, sp, lsl #22
    6b28:	af032701 	svcge	0x00032701
    6b2c:	01000008 	tsteq	r0, r8
    6b30:	e7200050 			; <UNDEFINED> instruction: 0xe7200050
    6b34:	01000004 	tsteq	r0, r4
    6b38:	16f0033c 			; <UNDEFINED> instruction: 0x16f0033c
    6b3c:	00180800 	andseq	r0, r8, r0, lsl #16
    6b40:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b44:	00000982 	andeq	r0, r0, r2, lsl #19
    6b48:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6b4c:	033c0100 	teqeq	ip, #0, 2
    6b50:	000004ac 	andeq	r0, r0, ip, lsr #9
    6b54:	7c145001 	ldcvc	0, cr5, [r4], {1}
    6b58:	0100001a 	tsteq	r0, sl, lsl r0
    6b5c:	00cf033c 	sbceq	r0, pc, ip, lsr r3	; <UNPREDICTABLE>
    6b60:	51010000 	mrspl	r0, (UNDEF: 1)
    6b64:	2f592000 	svccs	0x00592000
    6b68:	57010000 	strpl	r0, [r1, -r0]
    6b6c:	00000003 	andeq	r0, r0, r3
    6b70:	00001c00 	andeq	r1, r0, r0, lsl #24
    6b74:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    6b78:	14000009 	strne	r0, [r0], #-9
    6b7c:	000029c9 	andeq	r2, r0, r9, asr #19
    6b80:	ac035701 	stcge	7, cr5, [r3], {1}
    6b84:	01000004 	tsteq	r0, r4
    6b88:	1a7c1450 	bne	1f0bcd0 <__Stack_Size+0x1f0b8d0>
    6b8c:	57010000 	strpl	r0, [r1, -r0]
    6b90:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6b94:	00510100 	subseq	r0, r1, r0, lsl #2
    6b98:	00088820 	andeq	r8, r8, r0, lsr #16
    6b9c:	037d0100 	cmneq	sp, #0, 2
    6ba0:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    6ba4:	00000012 	andeq	r0, r0, r2, lsl r0
    6ba8:	09f89c01 	ldmibeq	r8!, {r0, sl, fp, ip, pc}^
    6bac:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6bb0:	01000029 	tsteq	r0, r9, lsr #32
    6bb4:	04ac037d 	strteq	r0, [ip], #893	; 0x37d
    6bb8:	50010000 	andpl	r0, r1, r0
    6bbc:	0030fc15 	eorseq	pc, r0, r5, lsl ip	; <UNPREDICTABLE>
    6bc0:	037d0100 	cmneq	sp, #0, 2
    6bc4:	0000004c 	andeq	r0, r0, ip, asr #32
    6bc8:	00002bf0 	strdeq	r2, [r0], -r0
    6bcc:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6bd0:	037d0100 	cmneq	sp, #0, 2
    6bd4:	000000cf 	andeq	r0, r0, pc, asr #1
    6bd8:	20005201 	andcs	r5, r0, r1, lsl #4
    6bdc:	00002c54 	andeq	r2, r0, r4, asr ip
    6be0:	0003a001 	andeq	sl, r3, r1
    6be4:	04000000 	streq	r0, [r0], #-0
    6be8:	01000000 	mrseq	r0, (UNDEF: 0)
    6bec:	000a2b9c 	muleq	sl, ip, fp
    6bf0:	29c91400 	stmibcs	r9, {sl, ip}^
    6bf4:	a0010000 	andge	r0, r1, r0
    6bf8:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6bfc:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6c00:	00002e2d 	andeq	r2, r0, sp, lsr #28
    6c04:	4c03a001 	stcmi	0, cr10, [r3], {1}
    6c08:	01000000 	mrseq	r0, (UNDEF: 0)
    6c0c:	ea200051 	b	806d58 <__Stack_Size+0x806958>
    6c10:	0100002a 	tsteq	r0, sl, lsr #32
    6c14:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
    6c18:	00080000 	andeq	r0, r8, r0
    6c1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c20:	00000a6e 	andeq	r0, r0, lr, ror #20
    6c24:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6c28:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c2c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6c30:	1f145001 	svcne	0x00145001
    6c34:	0100002c 	tsteq	r0, ip, lsr #32
    6c38:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    6c3c:	51010000 	mrspl	r0, (UNDEF: 1)
    6c40:	002a8f15 	eoreq	r8, sl, r5, lsl pc
    6c44:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c48:	0000004c 	andeq	r0, r0, ip, asr #32
    6c4c:	00002c2a 	andeq	r2, r0, sl, lsr #24
    6c50:	30042000 	andcc	r2, r4, r0
    6c54:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c58:	00000003 	andeq	r0, r0, r3
    6c5c:	00001200 	andeq	r1, r0, r0, lsl #4
    6c60:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    6c64:	1400000a 	strne	r0, [r0], #-10
    6c68:	000029c9 	andeq	r2, r0, r9, asr #19
    6c6c:	ac03dc01 	stcge	12, cr13, [r3], {1}
    6c70:	01000004 	tsteq	r0, r4
    6c74:	312f1550 	teqcc	pc, r0, asr r5	; <UNPREDICTABLE>
    6c78:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c7c:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c80:	002c4b00 	eoreq	r4, ip, r0, lsl #22
    6c84:	1a7c1400 	bne	1f0bc8c <__Stack_Size+0x1f0b88c>
    6c88:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c8c:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6c90:	00520100 	subseq	r0, r2, r0, lsl #2
    6c94:	002e9220 	eoreq	r9, lr, r0, lsr #4
    6c98:	03f80100 	mvnseq	r0, #0, 2
    6c9c:	00000000 	andeq	r0, r0, r0
    6ca0:	0000000e 	andeq	r0, r0, lr
    6ca4:	0ad69c01 	beq	ff5adcb0 <SCS_BASE+0x1f59fcb0>
    6ca8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6cac:	01000029 	tsteq	r0, r9, lsr #32
    6cb0:	04ac03f8 	strteq	r0, [ip], #1016	; 0x3f8
    6cb4:	50010000 	andpl	r0, r1, r0
    6cb8:	2ace2000 	bcs	ff38ecc0 <SCS_BASE+0x1f380cc0>
    6cbc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6cc0:	00000004 	andeq	r0, r0, r4
    6cc4:	00001a00 	andeq	r1, r0, r0, lsl #20
    6cc8:	3f9c0100 	svccc	0x009c0100
    6ccc:	1400000b 	strne	r0, [r0], #-11
    6cd0:	000029c9 	andeq	r2, r0, r9, asr #19
    6cd4:	ac040e01 	stcge	14, cr0, [r4], {1}
    6cd8:	01000004 	tsteq	r0, r4
    6cdc:	28b11550 	ldmcs	r1!, {r4, r6, r8, sl, ip}
    6ce0:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6ce4:	00004c04 	andeq	r4, r0, r4, lsl #24
    6ce8:	002c8500 	eoreq	r8, ip, r0, lsl #10
    6cec:	047a2100 	ldrbteq	r2, [sl], #-256	; 0x100
    6cf0:	00000000 	andeq	r0, r0, r0
    6cf4:	000e0000 	andeq	r0, lr, r0
    6cf8:	15010000 	strne	r0, [r1, #-0]
    6cfc:	04932204 	ldreq	r2, [r3], #516	; 0x204
    6d00:	2c850000 	stccs	0, cr0, [r5], {0}
    6d04:	87230000 	strhi	r0, [r3, -r0]!
    6d08:	01000004 	tsteq	r0, r4
    6d0c:	00002450 	andeq	r2, r0, r0, asr r4
    6d10:	000e0000 	andeq	r0, lr, r0
    6d14:	9f250000 	svcls	0x00250000
    6d18:	a6000004 	strge	r0, [r0], -r4
    6d1c:	0000002c 	andeq	r0, r0, ip, lsr #32
    6d20:	9e200000 	cdpls	0, 2, cr0, cr0, cr0, {0}
    6d24:	0100002f 	tsteq	r0, pc, lsr #32
    6d28:	0000042d 	andeq	r0, r0, sp, lsr #8
    6d2c:	00340000 	eorseq	r0, r4, r0
    6d30:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d34:	00000bee 	andeq	r0, r0, lr, ror #23
    6d38:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6d3c:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6d40:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d44:	00002cdb 	ldrdeq	r2, [r0], -fp
    6d48:	002cb815 	eoreq	fp, ip, r5, lsl r8
    6d4c:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6d50:	0000004c 	andeq	r0, r0, ip, asr #32
    6d54:	00002d0f 	andeq	r2, r0, pc, lsl #26
    6d58:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    6d5c:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    6d60:	0000004c 	andeq	r0, r0, ip, asr #32
    6d64:	00002d30 	andeq	r2, r0, r0, lsr sp
    6d68:	00312615 	eorseq	r2, r1, r5, lsl r6
    6d6c:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    6d70:	0000004c 	andeq	r0, r0, ip, asr #32
    6d74:	00002d51 	andeq	r2, r0, r1, asr sp
    6d78:	00047a26 	andeq	r7, r4, r6, lsr #20
    6d7c:	00000000 	andeq	r0, r0, r0
    6d80:	00000e00 	andeq	r0, r0, r0, lsl #28
    6d84:	04410100 	strbeq	r0, [r1], #-256	; 0x100
    6d88:	00000bcb 	andeq	r0, r0, fp, asr #23
    6d8c:	00049323 	andeq	r9, r4, r3, lsr #6
    6d90:	23550100 	cmpcs	r5, #0, 2
    6d94:	00000487 	andeq	r0, r0, r7, lsl #9
    6d98:	00245401 	eoreq	r5, r4, r1, lsl #8
    6d9c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6da0:	25000000 	strcs	r0, [r0, #-0]
    6da4:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6da8:	00002d8b 	andeq	r2, r0, fp, lsl #27
    6dac:	001a0000 	andseq	r0, sl, r0
    6db0:	27000000 	strcs	r0, [r0, -r0]
    6db4:	e4000005 	str	r0, [r0], #-5
    6db8:	1b00000b 	blne	6dec <__Stack_Size+0x69ec>
    6dbc:	31015201 	tstcc	r1, r1, lsl #4
    6dc0:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6dc4:	27000074 	smlsdxcs	r0, r4, r0, r0
    6dc8:	00000000 	andeq	r0, r0, r0
    6dcc:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    6dd0:	2dfe2000 	ldclcs	0, cr2, [lr]
    6dd4:	b1010000 	mrslt	r0, (UNDEF: 1)
    6dd8:	00000004 	andeq	r0, r0, r4
    6ddc:	00001400 	andeq	r1, r0, r0, lsl #8
    6de0:	519c0100 	orrspl	r0, ip, r0, lsl #2
    6de4:	1400000c 	strne	r0, [r0], #-12
    6de8:	000029c9 	andeq	r2, r0, r9, asr #19
    6dec:	ac04b101 	stfged	f3, [r4], {1}
    6df0:	01000004 	tsteq	r0, r4
    6df4:	28c81550 	stmiacs	r8, {r4, r6, r8, sl, ip}^
    6df8:	b1010000 	mrslt	r0, (UNDEF: 1)
    6dfc:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e00:	002db500 	eoreq	fp, sp, r0, lsl #10
    6e04:	30c31400 	sbccc	r1, r3, r0, lsl #8
    6e08:	b1010000 	mrslt	r0, (UNDEF: 1)
    6e0c:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e10:	15520100 	ldrbne	r0, [r2, #-256]	; 0x100
    6e14:	00002da2 	andeq	r2, r0, r2, lsr #27
    6e18:	4c04b201 	sfmmi	f3, 1, [r4], {1}
    6e1c:	d6000000 	strle	r0, [r0], -r0
    6e20:	1600002d 	strne	r0, [r0], -sp, lsr #32
    6e24:	000029af 	andeq	r2, r0, pc, lsr #19
    6e28:	4c04b401 	cfstrsmi	mvf11, [r4], {1}
    6e2c:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    6e30:	0000002d 	andeq	r0, r0, sp, lsr #32
    6e34:	002eea20 	eoreq	lr, lr, r0, lsr #20
    6e38:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6e3c:	00000000 	andeq	r0, r0, r0
    6e40:	0000001a 	andeq	r0, r0, sl, lsl r0
    6e44:	0cc89c01 	stcleq	12, cr9, [r8], {1}
    6e48:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6e4c:	01000029 	tsteq	r0, r9, lsr #32
    6e50:	04ac045b 	strteq	r0, [ip], #1115	; 0x45b
    6e54:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    6e58:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
    6e5c:	01000028 	tsteq	r0, r8, lsr #32
    6e60:	004c045b 	subeq	r0, ip, fp, asr r4
    6e64:	2e440000 	cdpcs	0, 4, cr0, cr4, cr0, {0}
    6e68:	c3150000 	tstgt	r5, #0
    6e6c:	01000030 	tsteq	r0, r0, lsr r0
    6e70:	004c045b 	subeq	r0, ip, fp, asr r4
    6e74:	2e650000 	cdpcs	0, 6, cr0, cr5, cr0, {0}
    6e78:	a2150000 	andsge	r0, r5, #0
    6e7c:	0100002d 	tsteq	r0, sp, lsr #32
    6e80:	004c045c 	subeq	r0, ip, ip, asr r4
    6e84:	2e860000 	cdpcs	0, 8, cr0, cr6, cr0, {0}
    6e88:	af160000 	svcge	0x00160000
    6e8c:	01000029 	tsteq	r0, r9, lsr #32
    6e90:	004c045e 	subeq	r0, ip, lr, asr r4
    6e94:	2ea70000 	cdpcs	0, 10, cr0, cr7, cr0, {0}
    6e98:	00280000 	eoreq	r0, r8, r0
    6e9c:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    6ea0:	1b00000b 	blne	6ed4 <__Stack_Size+0x6ad4>
    6ea4:	74025001 	strvc	r5, [r2], #-1
    6ea8:	20000000 	andcs	r0, r0, r0
    6eac:	00002a32 	andeq	r2, r0, r2, lsr sl
    6eb0:	00048d01 	andeq	r8, r4, r1, lsl #26
    6eb4:	14000000 	strne	r0, [r0], #-0
    6eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    6ebc:	000d2f9c 	muleq	sp, ip, pc	; <UNPREDICTABLE>
    6ec0:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    6ec4:	8d010000 	stchi	0, cr0, [r1, #-0]
    6ec8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6ecc:	002ee400 	eoreq	lr, lr, r0, lsl #8
    6ed0:	28c81500 	stmiacs	r8, {r8, sl, ip}^
    6ed4:	8d010000 	stchi	0, cr0, [r1, #-0]
    6ed8:	00004c04 	andeq	r4, r0, r4, lsl #24
    6edc:	002f0200 	eoreq	r0, pc, r0, lsl #4
    6ee0:	30c31500 	sbccc	r1, r3, r0, lsl #10
    6ee4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6ee8:	00004c04 	andeq	r4, r0, r4, lsl #24
    6eec:	002f2300 	eoreq	r2, pc, r0, lsl #6
    6ef0:	2da21500 	cfstr32cs	mvfx1, [r2]
    6ef4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6ef8:	00004c04 	andeq	r4, r0, r4, lsl #24
    6efc:	002f4400 	eoreq	r4, pc, r0, lsl #8
    6f00:	00002800 	andeq	r2, r0, r0, lsl #16
    6f04:	0bee0000 	bleq	ffb86f0c <SCS_BASE+0x1fb78f0c>
    6f08:	011b0000 	tsteq	fp, r0
    6f0c:	00740250 	rsbseq	r0, r4, r0, asr r2
    6f10:	4d200000 	stcmi	0, cr0, [r0, #-0]
    6f14:	0100000c 	tsteq	r0, ip
    6f18:	171a04d6 			; <UNDEFINED> instruction: 0x171a04d6
    6f1c:	00060800 	andeq	r0, r6, r0, lsl #16
    6f20:	9c010000 	stcls	0, cr0, [r1], {-0}
    6f24:	00000d70 	andeq	r0, r0, r0, ror sp
    6f28:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6f2c:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f30:	000004ac 	andeq	r0, r0, ip, lsr #9
    6f34:	b4145001 	ldrlt	r5, [r4], #-1
    6f38:	0100002e 	tsteq	r0, lr, lsr #32
    6f3c:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    6f40:	51010000 	mrspl	r0, (UNDEF: 1)
    6f44:	002bf114 	eoreq	pc, fp, r4, lsl r1	; <UNPREDICTABLE>
    6f48:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f4c:	0000004c 	andeq	r0, r0, ip, asr #32
    6f50:	20005201 	andcs	r5, r0, r1, lsl #4
    6f54:	00002d14 	andeq	r2, r0, r4, lsl sp
    6f58:	0004f201 	andeq	pc, r4, r1, lsl #4
    6f5c:	10000000 	andne	r0, r0, r0
    6f60:	01000000 	mrseq	r0, (UNDEF: 0)
    6f64:	000db59c 	muleq	sp, ip, r5
    6f68:	29c91400 	stmibcs	r9, {sl, ip}^
    6f6c:	f2010000 	vhadd.s8	d0, d1, d0
    6f70:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6f74:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6f78:	0000057c 	andeq	r0, r0, ip, ror r5
    6f7c:	4c04f201 	sfmmi	f7, 1, [r4], {1}
    6f80:	65000000 	strvs	r0, [r0, #-0]
    6f84:	1600002f 	strne	r0, [r0], -pc, lsr #32
    6f88:	00002a1f 	andeq	r2, r0, pc, lsl sl
    6f8c:	4c04f401 	cfstrsmi	mvf15, [r4], {1}
    6f90:	86000000 	strhi	r0, [r0], -r0
    6f94:	0000002f 	andeq	r0, r0, pc, lsr #32
    6f98:	00047a29 	andeq	r7, r4, r9, lsr #20
    6f9c:	00000000 	andeq	r0, r0, r0
    6fa0:	00001000 	andeq	r1, r0, r0
    6fa4:	e29c0100 	adds	r0, ip, #0, 2
    6fa8:	2300000d 	movwcs	r0, #13
    6fac:	00000487 	andeq	r0, r0, r7, lsl #9
    6fb0:	93225001 	teqls	r2, #1
    6fb4:	bb000004 	bllt	6fcc <__Stack_Size+0x6bcc>
    6fb8:	2500002f 	strcs	r0, [r0, #-47]	; 0x2f
    6fbc:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6fc0:	00002fdc 	ldrdeq	r2, [r0], -ip
    6fc4:	2c7a2000 	ldclcs	0, cr2, [sl], #-0
    6fc8:	45010000 	strmi	r0, [r1, #-0]
    6fcc:	00000005 	andeq	r0, r0, r5
    6fd0:	00003c00 	andeq	r3, r0, r0, lsl #24
    6fd4:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    6fd8:	1400000e 	strne	r0, [r0], #-14
    6fdc:	000029c9 	andeq	r2, r0, r9, asr #19
    6fe0:	ac054501 	cfstr32ge	mvfx4, [r5], {1}
    6fe4:	01000004 	tsteq	r0, r4
    6fe8:	2bc51550 	blcs	ff14c530 <SCS_BASE+0x1f13e530>
    6fec:	45010000 	strmi	r0, [r1, #-0]
    6ff0:	00004c05 	andeq	r4, r0, r5, lsl #24
    6ff4:	00301100 	eorseq	r1, r0, r0, lsl #2
    6ff8:	297f1500 	ldmdbcs	pc!, {r8, sl, ip}^	; <UNPREDICTABLE>
    6ffc:	46010000 	strmi	r0, [r1], -r0
    7000:	00004c05 	andeq	r4, r0, r5, lsl #24
    7004:	00303200 	eorseq	r3, r0, r0, lsl #4
    7008:	29df1500 	ldmibcs	pc, {r8, sl, ip}^	; <UNPREDICTABLE>
    700c:	46010000 	strmi	r0, [r1], -r0
    7010:	00004c05 	andeq	r4, r0, r5, lsl #24
    7014:	00305300 	eorseq	r5, r0, r0, lsl #6
    7018:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    701c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    7020:	00004c05 	andeq	r4, r0, r5, lsl #24
    7024:	00307400 	eorseq	r7, r0, r0, lsl #8
    7028:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    702c:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7030:	00004c05 	andeq	r4, r0, r5, lsl #24
    7034:	0030a900 	eorseq	sl, r0, r0, lsl #18
    7038:	2b201600 	blcs	80c840 <__Stack_Size+0x80c440>
    703c:	4a010000 	bmi	47044 <__Stack_Size+0x46c44>
    7040:	00004c05 	andeq	r4, r0, r5, lsl #24
    7044:	0030d300 	eorseq	sp, r0, r0, lsl #6
    7048:	26200000 	strtcs	r0, [r0], -r0
    704c:	01000030 	tsteq	r0, r0, lsr r0
    7050:	0000057f 	andeq	r0, r0, pc, ror r5
    7054:	00100000 	andseq	r0, r0, r0
    7058:	9c010000 	stcls	0, cr0, [r1], {-0}
    705c:	00000eac 	andeq	r0, r0, ip, lsr #29
    7060:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7064:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6f6c <__Stack_Size+0x6b6c>
    7068:	000004ac 	andeq	r0, r0, ip, lsr #9
    706c:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    7070:	01000029 	tsteq	r0, r9, lsr #32
    7074:	004c057f 	subeq	r0, ip, pc, ror r5
    7078:	30fd0000 	rscscc	r0, sp, r0
    707c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7080:	0100002e 	tsteq	r0, lr, lsr #32
    7084:	004c0581 	subeq	r0, ip, r1, lsl #11
    7088:	311e0000 	tstcc	lr, r0
    708c:	20000000 	andcs	r0, r0, r0
    7090:	00002906 	andeq	r2, r0, r6, lsl #18
    7094:	0005a101 	andeq	sl, r5, r1, lsl #2
    7098:	14000000 	strne	r0, [r0], #-0
    709c:	01000000 	mrseq	r0, (UNDEF: 0)
    70a0:	000ef19c 	muleq	lr, ip, r1
    70a4:	29c91400 	stmibcs	r9, {sl, ip}^
    70a8:	a1010000 	mrsge	r0, (UNDEF: 1)
    70ac:	0004ac05 	andeq	sl, r4, r5, lsl #24
    70b0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    70b4:	000029ce 	andeq	r2, r0, lr, asr #19
    70b8:	4c05a101 	stfmid	f2, [r5], {1}
    70bc:	53000000 	movwpl	r0, #0
    70c0:	16000031 			; <UNDEFINED> instruction: 0x16000031
    70c4:	00002e3d 	andeq	r2, r0, sp, lsr lr
    70c8:	4c05a301 	stcmi	3, cr10, [r5], {1}
    70cc:	74000000 	strvc	r0, [r0], #-0
    70d0:	00000031 	andeq	r0, r0, r1, lsr r0
    70d4:	00310320 	eorseq	r0, r1, r0, lsr #6
    70d8:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    70dc:	00000000 	andeq	r0, r0, r0
    70e0:	00000010 	andeq	r0, r0, r0, lsl r0
    70e4:	0f369c01 	svceq	0x00369c01
    70e8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    70ec:	01000029 	tsteq	r0, r9, lsr #32
    70f0:	04ac05c3 	strteq	r0, [ip], #1475	; 0x5c3
    70f4:	50010000 	andpl	r0, r1, r0
    70f8:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    70fc:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7100:	0000004c 	andeq	r0, r0, ip, asr #32
    7104:	000031a9 	andeq	r3, r0, r9, lsr #3
    7108:	002e4616 	eoreq	r4, lr, r6, lsl r6
    710c:	05c50100 	strbeq	r0, [r5, #256]	; 0x100
    7110:	0000004c 	andeq	r0, r0, ip, asr #32
    7114:	000031ca 	andeq	r3, r0, sl, asr #3
    7118:	2d562000 	ldclcs	0, cr2, [r6, #-0]
    711c:	e5010000 	str	r0, [r1, #-0]
    7120:	00000005 	andeq	r0, r0, r5
    7124:	00001400 	andeq	r1, r0, r0, lsl #8
    7128:	7b9c0100 	blvc	fe707530 <SCS_BASE+0x1e6f9530>
    712c:	1400000f 	strne	r0, [r0], #-15
    7130:	000029c9 	andeq	r2, r0, r9, asr #19
    7134:	ac05e501 	cfstr32ge	mvfx14, [r5], {1}
    7138:	01000004 	tsteq	r0, r4
    713c:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    7140:	e5010000 	str	r0, [r1, #-0]
    7144:	00004c05 	andeq	r4, r0, r5, lsl #24
    7148:	0031ff00 	eorseq	pc, r1, r0, lsl #30
    714c:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7150:	e7010000 	str	r0, [r1, -r0]
    7154:	00004c05 	andeq	r4, r0, r5, lsl #24
    7158:	00322000 	eorseq	r2, r2, r0
    715c:	f8200000 			; <UNDEFINED> instruction: 0xf8200000
    7160:	0100002a 	tsteq	r0, sl, lsr #32
    7164:	00000602 	andeq	r0, r0, r2, lsl #12
    7168:	00180000 	andseq	r0, r8, r0
    716c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7170:	00000fae 	andeq	r0, r0, lr, lsr #31
    7174:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7178:	06020100 	streq	r0, [r2], -r0, lsl #2
    717c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7180:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7184:	0100001a 	tsteq	r0, sl, lsl r0
    7188:	00cf0602 	sbceq	r0, pc, r2, lsl #12
    718c:	51010000 	mrspl	r0, (UNDEF: 1)
    7190:	2e5b2000 	cdpcs	0, 5, cr2, cr11, cr0, {0}
    7194:	1d010000 	stcne	0, cr0, [r1, #-0]
    7198:	00000006 	andeq	r0, r0, r6
    719c:	00001800 	andeq	r1, r0, r0, lsl #16
    71a0:	e19c0100 	orrs	r0, ip, r0, lsl #2
    71a4:	1400000f 	strne	r0, [r0], #-15
    71a8:	000029c9 	andeq	r2, r0, r9, asr #19
    71ac:	ac061d01 	stcge	13, cr1, [r6], {1}
    71b0:	01000004 	tsteq	r0, r4
    71b4:	1a7c1450 	bne	1f0c2fc <__Stack_Size+0x1f0befc>
    71b8:	1d010000 	stcne	0, cr0, [r1, #-0]
    71bc:	0000cf06 	andeq	ip, r0, r6, lsl #30
    71c0:	00510100 	subseq	r0, r1, r0, lsl #2
    71c4:	00294320 	eoreq	r4, r9, r0, lsr #6
    71c8:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    71cc:	00000000 	andeq	r0, r0, r0
    71d0:	00000018 	andeq	r0, r0, r8, lsl r0
    71d4:	10149c01 	andsne	r9, r4, r1, lsl #24
    71d8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    71dc:	01000029 	tsteq	r0, r9, lsr #32
    71e0:	04ac0639 	strteq	r0, [ip], #1593	; 0x639
    71e4:	50010000 	andpl	r0, r1, r0
    71e8:	001a7c14 	andseq	r7, sl, r4, lsl ip
    71ec:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    71f0:	000000cf 	andeq	r0, r0, pc, asr #1
    71f4:	20005101 	andcs	r5, r0, r1, lsl #2
    71f8:	00002e69 	andeq	r2, r0, r9, ror #28
    71fc:	00065501 	andeq	r5, r6, r1, lsl #10
    7200:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    7204:	01000000 	mrseq	r0, (UNDEF: 0)
    7208:	0010479c 	mulseq	r0, ip, r7
    720c:	29c91400 	stmibcs	r9, {sl, ip}^
    7210:	55010000 	strpl	r0, [r1, #-0]
    7214:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7218:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    721c:	00001a7c 	andeq	r1, r0, ip, ror sl
    7220:	cf065501 	svcgt	0x00065501
    7224:	01000000 	mrseq	r0, (UNDEF: 0)
    7228:	6a200051 	bvs	807374 <__Stack_Size+0x806f74>
    722c:	01000029 	tsteq	r0, r9, lsr #32
    7230:	00000674 	andeq	r0, r0, r4, ror r6
    7234:	00100000 	andseq	r0, r0, r0
    7238:	9c010000 	stcls	0, cr0, [r1], {-0}
    723c:	0000108c 	andeq	r1, r0, ip, lsl #1
    7240:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7244:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    7248:	000004ac 	andeq	r0, r0, ip, lsr #9
    724c:	2b155001 	blcs	55b258 <__Stack_Size+0x55ae58>
    7250:	01000028 	tsteq	r0, r8, lsr #32
    7254:	004c0674 	subeq	r0, ip, r4, ror r6
    7258:	32550000 	subscc	r0, r5, #0
    725c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7260:	0100002e 	tsteq	r0, lr, lsr #32
    7264:	004c0676 	subeq	r0, ip, r6, ror r6
    7268:	32760000 	rsbscc	r0, r6, #0
    726c:	20000000 	andcs	r0, r0, r0
    7270:	000028f1 	strdeq	r2, [r0], -r1
    7274:	00069501 	andeq	r9, r6, r1, lsl #10
    7278:	14000000 	strne	r0, [r0], #-0
    727c:	01000000 	mrseq	r0, (UNDEF: 0)
    7280:	0010d19c 	mulseq	r0, ip, r1
    7284:	29c91400 	stmibcs	r9, {sl, ip}^
    7288:	95010000 	strls	r0, [r1, #-0]
    728c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7290:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7294:	0000282b 	andeq	r2, r0, fp, lsr #16
    7298:	4c069501 	cfstr32mi	mvfx9, [r6], {1}
    729c:	ab000000 	blge	72a4 <__Stack_Size+0x6ea4>
    72a0:	16000032 			; <UNDEFINED> instruction: 0x16000032
    72a4:	00002e3d 	andeq	r2, r0, sp, lsr lr
    72a8:	4c069701 	stcmi	7, cr9, [r6], {1}
    72ac:	cc000000 	stcgt	0, cr0, [r0], {-0}
    72b0:	00000032 	andeq	r0, r0, r2, lsr r0
    72b4:	00285a20 	eoreq	r5, r8, r0, lsr #20
    72b8:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    72bc:	00000000 	andeq	r0, r0, r0
    72c0:	00000010 	andeq	r0, r0, r0, lsl r0
    72c4:	11169c01 	tstne	r6, r1, lsl #24
    72c8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    72cc:	01000029 	tsteq	r0, r9, lsr #32
    72d0:	04ac06b6 	strteq	r0, [ip], #1718	; 0x6b6
    72d4:	50010000 	andpl	r0, r1, r0
    72d8:	00282b15 	eoreq	r2, r8, r5, lsl fp
    72dc:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    72e0:	0000004c 	andeq	r0, r0, ip, asr #32
    72e4:	00003301 	andeq	r3, r0, r1, lsl #6
    72e8:	002e4616 	eoreq	r4, lr, r6, lsl r6
    72ec:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    72f0:	0000004c 	andeq	r0, r0, ip, asr #32
    72f4:	00003322 	andeq	r3, r0, r2, lsr #6
    72f8:	27cf2000 	strbcs	r2, [pc, r0]
    72fc:	d7010000 	strle	r0, [r1, -r0]
    7300:	00000006 	andeq	r0, r0, r6
    7304:	00001400 	andeq	r1, r0, r0, lsl #8
    7308:	5b9c0100 	blpl	fe707710 <SCS_BASE+0x1e6f9710>
    730c:	14000011 	strne	r0, [r0], #-17
    7310:	000029c9 	andeq	r2, r0, r9, asr #19
    7314:	ac06d701 	stcge	7, cr13, [r6], {1}
    7318:	01000004 	tsteq	r0, r4
    731c:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7320:	d7010000 	strle	r0, [r1, -r0]
    7324:	00004c06 	andeq	r4, r0, r6, lsl #24
    7328:	00335700 	eorseq	r5, r3, r0, lsl #14
    732c:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7330:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    7334:	00004c06 	andeq	r4, r0, r6, lsl #24
    7338:	00337800 	eorseq	r7, r3, r0, lsl #16
    733c:	db200000 	blle	807344 <__Stack_Size+0x806f44>
    7340:	0100002d 	tsteq	r0, sp, lsr #32
    7344:	000006f7 	strdeq	r0, [r0], -r7
    7348:	00100000 	andseq	r0, r0, r0
    734c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7350:	000011a0 	andeq	r1, r0, r0, lsr #3
    7354:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7358:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    735c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7360:	8c155001 	ldchi	0, cr5, [r5], {1}
    7364:	01000028 	tsteq	r0, r8, lsr #32
    7368:	004c06f7 	strdeq	r0, [ip], #-103	; 0xffffff99
    736c:	33ad0000 			; <UNDEFINED> instruction: 0x33ad0000
    7370:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7374:	0100002e 	tsteq	r0, lr, lsr #32
    7378:	004c06f9 	strdeq	r0, [ip], #-105	; 0xffffff97
    737c:	33ce0000 	biccc	r0, lr, #0
    7380:	20000000 	andcs	r0, r0, r0
    7384:	00002b3d 	andeq	r2, r0, sp, lsr fp
    7388:	00071801 	andeq	r1, r7, r1, lsl #16
    738c:	14000000 	strne	r0, [r0], #-0
    7390:	01000000 	mrseq	r0, (UNDEF: 0)
    7394:	0011e59c 	mulseq	r1, ip, r5
    7398:	29c91400 	stmibcs	r9, {sl, ip}^
    739c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    73a0:	0004ac07 	andeq	sl, r4, r7, lsl #24
    73a4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    73a8:	0000288c 	andeq	r2, r0, ip, lsl #17
    73ac:	4c071801 	stcmi	8, cr1, [r7], {1}
    73b0:	03000000 	movweq	r0, #0
    73b4:	16000034 			; <UNDEFINED> instruction: 0x16000034
    73b8:	00002e3d 	andeq	r2, r0, sp, lsr lr
    73bc:	4c071a01 	stcmi	10, cr1, [r7], {1}
    73c0:	24000000 	strcs	r0, [r0], #-0
    73c4:	00000034 	andeq	r0, r0, r4, lsr r0
    73c8:	0029b720 	eoreq	fp, r9, r0, lsr #14
    73cc:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    73d0:	00000000 	andeq	r0, r0, r0
    73d4:	00000010 	andeq	r0, r0, r0, lsl r0
    73d8:	122a9c01 	eorne	r9, sl, #256	; 0x100
    73dc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    73e0:	01000029 	tsteq	r0, r9, lsr #32
    73e4:	04ac0739 	strteq	r0, [ip], #1849	; 0x739
    73e8:	50010000 	andpl	r0, r1, r0
    73ec:	00288c15 	eoreq	r8, r8, r5, lsl ip
    73f0:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    73f4:	0000004c 	andeq	r0, r0, ip, asr #32
    73f8:	00003459 	andeq	r3, r0, r9, asr r4
    73fc:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7400:	073b0100 	ldreq	r0, [fp, -r0, lsl #2]!
    7404:	0000004c 	andeq	r0, r0, ip, asr #32
    7408:	0000347a 	andeq	r3, r0, sl, ror r4
    740c:	27ac2000 	strcs	r2, [ip, r0]!
    7410:	5a010000 	bpl	47418 <__Stack_Size+0x47018>
    7414:	00000007 	andeq	r0, r0, r7
    7418:	00001400 	andeq	r1, r0, r0, lsl #8
    741c:	6f9c0100 	svcvs	0x009c0100
    7420:	14000012 	strne	r0, [r0], #-18
    7424:	000029c9 	andeq	r2, r0, r9, asr #19
    7428:	ac075a01 	stcge	10, cr5, [r7], {1}
    742c:	01000004 	tsteq	r0, r4
    7430:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    7434:	5a010000 	bpl	4743c <__Stack_Size+0x4703c>
    7438:	00004c07 	andeq	r4, r0, r7, lsl #24
    743c:	0034af00 	eorseq	sl, r4, r0, lsl #30
    7440:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7444:	5c010000 	stcpl	0, cr0, [r1], {-0}
    7448:	00004c07 	andeq	r4, r0, r7, lsl #24
    744c:	0034d000 	eorseq	sp, r4, r0
    7450:	9d200000 	stcls	0, cr0, [r0, #-0]
    7454:	01000030 	tsteq	r0, r0, lsr r0
    7458:	0000077b 	andeq	r0, r0, fp, ror r7
    745c:	00100000 	andseq	r0, r0, r0
    7460:	9c010000 	stcls	0, cr0, [r1], {-0}
    7464:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
    7468:	0029c914 	eoreq	ip, r9, r4, lsl r9
    746c:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    7470:	000004ac 	andeq	r0, r0, ip, lsr #9
    7474:	e5155001 	ldr	r5, [r5, #-1]
    7478:	0100002b 	tsteq	r0, fp, lsr #32
    747c:	004c077b 	subeq	r0, ip, fp, ror r7
    7480:	35050000 	strcc	r0, [r5, #-0]
    7484:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7488:	0100002e 	tsteq	r0, lr, lsr #32
    748c:	004c077d 	subeq	r0, ip, sp, ror r7
    7490:	35260000 	strcc	r0, [r6, #-0]!
    7494:	20000000 	andcs	r0, r0, r0
    7498:	00002f8e 	andeq	r2, r0, lr, lsl #31
    749c:	00079b01 	andeq	r9, r7, r1, lsl #22
    74a0:	10000000 	andne	r0, r0, r0
    74a4:	01000000 	mrseq	r0, (UNDEF: 0)
    74a8:	0012f99c 	mulseq	r2, ip, r9
    74ac:	29c91400 	stmibcs	r9, {sl, ip}^
    74b0:	9b010000 	blls	474b8 <__Stack_Size+0x470b8>
    74b4:	0004ac07 	andeq	sl, r4, r7, lsl #24
    74b8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74bc:	00002be5 	andeq	r2, r0, r5, ror #23
    74c0:	4c079b01 	stcmi	11, cr9, [r7], {1}
    74c4:	5b000000 	blpl	74cc <__Stack_Size+0x70cc>
    74c8:	16000035 			; <UNDEFINED> instruction: 0x16000035
    74cc:	00002e3d 	andeq	r2, r0, sp, lsr lr
    74d0:	4c079d01 	stcmi	13, cr9, [r7], {1}
    74d4:	7c000000 	stcvc	0, cr0, [r0], {-0}
    74d8:	00000035 	andeq	r0, r0, r5, lsr r0
    74dc:	002d3a20 	eoreq	r3, sp, r0, lsr #20
    74e0:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    74e4:	00000000 	andeq	r0, r0, r0
    74e8:	00000010 	andeq	r0, r0, r0, lsl r0
    74ec:	133e9c01 	teqne	lr, #256	; 0x100
    74f0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    74f4:	01000029 	tsteq	r0, r9, lsr #32
    74f8:	04ac07bb 	strteq	r0, [ip], #1979	; 0x7bb
    74fc:	50010000 	andpl	r0, r1, r0
    7500:	002be515 	eoreq	lr, fp, r5, lsl r5
    7504:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    7508:	0000004c 	andeq	r0, r0, ip, asr #32
    750c:	000035a6 	andeq	r3, r0, r6, lsr #11
    7510:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7514:	07bd0100 	ldreq	r0, [sp, r0, lsl #2]!
    7518:	0000004c 	andeq	r0, r0, ip, asr #32
    751c:	000035c7 	andeq	r3, r0, r7, asr #11
    7520:	2abe2000 	bcs	fef8f528 <SCS_BASE+0x1ef81528>
    7524:	db010000 	blle	4752c <__Stack_Size+0x4712c>
    7528:	00000007 	andeq	r0, r0, r7
    752c:	00001000 	andeq	r1, r0, r0
    7530:	839c0100 	orrshi	r0, ip, #0, 2
    7534:	14000013 	strne	r0, [r0], #-19
    7538:	000029c9 	andeq	r2, r0, r9, asr #19
    753c:	ac07db01 	stcge	11, cr13, [r7], {1}
    7540:	01000004 	tsteq	r0, r4
    7544:	2be51550 	blcs	ff94ca8c <SCS_BASE+0x1f93ea8c>
    7548:	db010000 	blle	47550 <__Stack_Size+0x47150>
    754c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7550:	0035fc00 	eorseq	pc, r5, r0, lsl #24
    7554:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    7558:	dd010000 	stcle	0, cr0, [r1, #-0]
    755c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7560:	00361d00 	eorseq	r1, r6, r0, lsl #26
    7564:	d1200000 	teqle	r0, r0
    7568:	0100002c 	tsteq	r0, ip, lsr #32
    756c:	000007fb 	strdeq	r0, [r0], -fp
    7570:	00100000 	andseq	r0, r0, r0
    7574:	9c010000 	stcls	0, cr0, [r1], {-0}
    7578:	000013c8 	andeq	r1, r0, r8, asr #7
    757c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7580:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7584:	000004ac 	andeq	r0, r0, ip, lsr #9
    7588:	4b155001 	blmi	55b594 <__Stack_Size+0x55b194>
    758c:	01000028 	tsteq	r0, r8, lsr #32
    7590:	004c07fb 	strdeq	r0, [ip], #-123	; 0xffffff85
    7594:	36470000 	strbcc	r0, [r7], -r0
    7598:	20160000 	andscs	r0, r6, r0
    759c:	0100002b 	tsteq	r0, fp, lsr #32
    75a0:	004c07fd 	strdeq	r0, [ip], #-125	; 0xffffff83
    75a4:	36680000 	strbtcc	r0, [r8], -r0
    75a8:	20000000 	andcs	r0, r0, r0
    75ac:	00002e0c 	andeq	r2, r0, ip, lsl #28
    75b0:	00081801 	andeq	r1, r8, r1, lsl #16
    75b4:	10000000 	andne	r0, r0, r0
    75b8:	01000000 	mrseq	r0, (UNDEF: 0)
    75bc:	00140d9c 	mulseq	r4, ip, sp
    75c0:	29c91400 	stmibcs	r9, {sl, ip}^
    75c4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    75c8:	0004ac08 	andeq	sl, r4, r8, lsl #24
    75cc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    75d0:	00002ca8 	andeq	r2, r0, r8, lsr #25
    75d4:	4c081801 	stcmi	8, cr1, [r8], {1}
    75d8:	9d000000 	stcls	0, cr0, [r0, #-0]
    75dc:	16000036 			; <UNDEFINED> instruction: 0x16000036
    75e0:	00002b20 	andeq	r2, r0, r0, lsr #22
    75e4:	4c081a01 	stcmi	10, cr1, [r8], {1}
    75e8:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    75ec:	00000036 	andeq	r0, r0, r6, lsr r0
    75f0:	00316e20 	eorseq	r6, r1, r0, lsr #28
    75f4:	08360100 	ldmdaeq	r6!, {r8}
    75f8:	00000000 	andeq	r0, r0, r0
    75fc:	00000014 	andeq	r0, r0, r4, lsl r0
    7600:	14529c01 	ldrbne	r9, [r2], #-3073	; 0xc01
    7604:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7608:	01000029 	tsteq	r0, r9, lsr #32
    760c:	04ac0836 	strteq	r0, [ip], #2102	; 0x836
    7610:	50010000 	andpl	r0, r1, r0
    7614:	00284b15 	eoreq	r4, r8, r5, lsl fp
    7618:	08360100 	ldmdaeq	r6!, {r8}
    761c:	0000004c 	andeq	r0, r0, ip, asr #32
    7620:	000036f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    7624:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7628:	08380100 	ldmdaeq	r8!, {r8}
    762c:	0000004c 	andeq	r0, r0, ip, asr #32
    7630:	00003714 	andeq	r3, r0, r4, lsl r7
    7634:	305d2000 	subscc	r2, sp, r0
    7638:	53010000 	movwpl	r0, #4096	; 0x1000
    763c:	00000008 	andeq	r0, r0, r8
    7640:	00001400 	andeq	r1, r0, r0, lsl #8
    7644:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    7648:	14000014 	strne	r0, [r0], #-20
    764c:	000029c9 	andeq	r2, r0, r9, asr #19
    7650:	ac085301 	stcge	3, cr5, [r8], {1}
    7654:	01000004 	tsteq	r0, r4
    7658:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    765c:	53010000 	movwpl	r0, #4096	; 0x1000
    7660:	00004c08 	andeq	r4, r0, r8, lsl #24
    7664:	00374900 	eorseq	r4, r7, r0, lsl #18
    7668:	2b201600 	blcs	80ce70 <__Stack_Size+0x80ca70>
    766c:	55010000 	strpl	r0, [r1, #-0]
    7670:	00004c08 	andeq	r4, r0, r8, lsl #24
    7674:	00376a00 	eorseq	r6, r7, r0, lsl #20
    7678:	ad200000 	stcge	0, cr0, [r0, #-0]
    767c:	01000030 	tsteq	r0, r0, lsr r0
    7680:	00000871 	andeq	r0, r0, r1, ror r8
    7684:	00140000 	andseq	r0, r4, r0
    7688:	9c010000 	stcls	0, cr0, [r1], {-0}
    768c:	000014dc 	ldrdeq	r1, [r0], -ip
    7690:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7694:	08710100 	ldmdaeq	r1!, {r8}^
    7698:	000004ac 	andeq	r0, r0, ip, lsr #9
    769c:	4b155001 	blmi	55b6a8 <__Stack_Size+0x55b2a8>
    76a0:	01000028 	tsteq	r0, r8, lsr #32
    76a4:	004c0871 	subeq	r0, ip, r1, ror r8
    76a8:	379f0000 	ldrcc	r0, [pc, r0]
    76ac:	20160000 	andscs	r0, r6, r0
    76b0:	0100002b 	tsteq	r0, fp, lsr #32
    76b4:	004c0873 	subeq	r0, ip, r3, ror r8
    76b8:	37c00000 	strbcc	r0, [r0, r0]
    76bc:	20000000 	andcs	r0, r0, r0
    76c0:	00002814 	andeq	r2, r0, r4, lsl r8
    76c4:	00088e01 	andeq	r8, r8, r1, lsl #28
    76c8:	14000000 	strne	r0, [r0], #-0
    76cc:	01000000 	mrseq	r0, (UNDEF: 0)
    76d0:	0015219c 	mulseq	r5, ip, r1
    76d4:	29c91400 	stmibcs	r9, {sl, ip}^
    76d8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    76dc:	0004ac08 	andeq	sl, r4, r8, lsl #24
    76e0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    76e4:	00002ca8 	andeq	r2, r0, r8, lsr #25
    76e8:	4c088e01 	stcmi	14, cr8, [r8], {1}
    76ec:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    76f0:	16000037 			; <UNDEFINED> instruction: 0x16000037
    76f4:	00002b20 	andeq	r2, r0, r0, lsr #22
    76f8:	4c089001 	stcmi	0, cr9, [r8], {1}
    76fc:	16000000 	strne	r0, [r0], -r0
    7700:	00000038 	andeq	r0, r0, r8, lsr r0
    7704:	00307420 	eorseq	r7, r0, r0, lsr #8
    7708:	08ac0100 	stmiaeq	ip!, {r8}
    770c:	00000000 	andeq	r0, r0, r0
    7710:	00000014 	andeq	r0, r0, r4, lsl r0
    7714:	15669c01 	strbne	r9, [r6, #-3073]!	; 0xc01
    7718:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    771c:	01000029 	tsteq	r0, r9, lsr #32
    7720:	04ac08ac 	strteq	r0, [ip], #2220	; 0x8ac
    7724:	50010000 	andpl	r0, r1, r0
    7728:	00284b15 	eoreq	r4, r8, r5, lsl fp
    772c:	08ac0100 	stmiaeq	ip!, {r8}
    7730:	0000004c 	andeq	r0, r0, ip, asr #32
    7734:	0000384b 	andeq	r3, r0, fp, asr #16
    7738:	002b2016 	eoreq	r2, fp, r6, lsl r0
    773c:	08ae0100 	stmiaeq	lr!, {r8}
    7740:	0000004c 	andeq	r0, r0, ip, asr #32
    7744:	0000386c 	andeq	r3, r0, ip, ror #16
    7748:	2c032000 	stccs	0, cr2, [r3], {-0}
    774c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    7750:	00000008 	andeq	r0, r0, r8
    7754:	00001c00 	andeq	r1, r0, r0, lsl #24
    7758:	a99c0100 	ldmibge	ip, {r8}
    775c:	14000015 	strne	r0, [r0], #-21
    7760:	000029c9 	andeq	r2, r0, r9, asr #19
    7764:	ac08ce01 	stcge	14, cr12, [r8], {1}
    7768:	01000004 	tsteq	r0, r4
    776c:	2e4f1450 	mcrcs	4, 2, r1, cr15, cr0, {2}
    7770:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    7774:	00004c08 	andeq	r4, r0, r8, lsl #24
    7778:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    777c:	00002ebe 			; <UNDEFINED> instruction: 0x00002ebe
    7780:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    7784:	a1000000 	mrsge	r0, (UNDEF: 0)
    7788:	00000038 	andeq	r0, r0, r8, lsr r0
    778c:	0028dc20 	eoreq	sp, r8, r0, lsr #24
    7790:	08ea0100 	stmiaeq	sl!, {r8}^
    7794:	00000000 	andeq	r0, r0, r0
    7798:	0000001c 	andeq	r0, r0, ip, lsl r0
    779c:	15ec9c01 	strbne	r9, [ip, #3073]!	; 0xc01
    77a0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    77a4:	01000029 	tsteq	r0, r9, lsr #32
    77a8:	04ac08ea 	strteq	r0, [ip], #2282	; 0x8ea
    77ac:	50010000 	andpl	r0, r1, r0
    77b0:	002e4f14 	eoreq	r4, lr, r4, lsl pc
    77b4:	08ea0100 	stmiaeq	sl!, {r8}^
    77b8:	0000004c 	andeq	r0, r0, ip, asr #32
    77bc:	95155101 	ldrls	r5, [r5, #-257]	; 0x101
    77c0:	0100002c 	tsteq	r0, ip, lsr #32
    77c4:	004c08ea 	subeq	r0, ip, sl, ror #17
    77c8:	38c20000 	stmiacc	r2, {}^	; <UNPREDICTABLE>
    77cc:	20000000 	andcs	r0, r0, r0
    77d0:	00002b90 	muleq	r0, r0, fp
    77d4:	00091201 	andeq	r1, r9, r1, lsl #4
    77d8:	44000000 	strmi	r0, [r0], #-0
    77dc:	01000000 	mrseq	r0, (UNDEF: 0)
    77e0:	0016339c 	mulseq	r6, ip, r3
    77e4:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    77e8:	12010000 	andne	r0, r1, #0
    77ec:	0004ac09 	andeq	sl, r4, r9, lsl #24
    77f0:	0038e300 	eorseq	lr, r8, r0, lsl #6
    77f4:	2e4f1500 	cdpcs	5, 4, cr1, cr15, cr0, {0}
    77f8:	12010000 	andne	r0, r1, #0
    77fc:	00004c09 	andeq	r4, r0, r9, lsl #24
    7800:	00390300 	eorseq	r0, r9, r0, lsl #6
    7804:	2f221500 	svccs	0x00221500
    7808:	12010000 	andne	r0, r1, #0
    780c:	00004c09 	andeq	r4, r0, r9, lsl #24
    7810:	00393d00 	eorseq	r3, r9, r0, lsl #26
    7814:	c3200000 	teqgt	r0, #0
    7818:	0100002d 	tsteq	r0, sp, lsr #32
    781c:	00000938 	andeq	r0, r0, r8, lsr r9
    7820:	00180000 	andseq	r0, r8, r0
    7824:	9c010000 	stcls	0, cr0, [r1], {-0}
    7828:	00001666 	andeq	r1, r0, r6, ror #12
    782c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7830:	09380100 	ldmdbeq	r8!, {r8}
    7834:	000004ac 	andeq	r0, r0, ip, lsr #9
    7838:	7c145001 	ldcvc	0, cr5, [r4], {1}
    783c:	0100001a 	tsteq	r0, sl, lsl r0
    7840:	00cf0938 	sbceq	r0, pc, r8, lsr r9	; <UNPREDICTABLE>
    7844:	51010000 	mrspl	r0, (UNDEF: 1)
    7848:	292b2000 	stmdbcs	fp!, {sp}
    784c:	55010000 	strpl	r0, [r1, #-0]
    7850:	00000009 	andeq	r0, r0, r9
    7854:	00001800 	andeq	r1, r0, r0, lsl #16
    7858:	999c0100 	ldmibls	ip, {r8}
    785c:	14000016 	strne	r0, [r0], #-22
    7860:	000029c9 	andeq	r2, r0, r9, asr #19
    7864:	ac095501 	cfstr32ge	mvfx5, [r9], {1}
    7868:	01000004 	tsteq	r0, r4
    786c:	2ce71450 	cfstrdcs	mvd1, [r7], #320	; 0x140
    7870:	55010000 	strpl	r0, [r1, #-0]
    7874:	00004c09 	andeq	r4, r0, r9, lsl #24
    7878:	00510100 	subseq	r0, r1, r0, lsl #2
    787c:	002c3f20 	eoreq	r3, ip, r0, lsr #30
    7880:	09700100 	ldmdbeq	r0!, {r8}^
    7884:	00000000 	andeq	r0, r0, r0
    7888:	00000018 	andeq	r0, r0, r8, lsl r0
    788c:	16cc9c01 	strbne	r9, [ip], r1, lsl #24
    7890:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7894:	01000029 	tsteq	r0, r9, lsr #32
    7898:	04ac0970 	strteq	r0, [ip], #2416	; 0x970
    789c:	50010000 	andpl	r0, r1, r0
    78a0:	001a7c14 	andseq	r7, sl, r4, lsl ip
    78a4:	09700100 	ldmdbeq	r0!, {r8}^
    78a8:	000000cf 	andeq	r0, r0, pc, asr #1
    78ac:	20005101 	andcs	r5, r0, r1, lsl #2
    78b0:	00002f0b 	andeq	r2, r0, fp, lsl #30
    78b4:	00098d01 	andeq	r8, r9, r1, lsl #26
    78b8:	16000000 	strne	r0, [r0], -r0
    78bc:	01000000 	mrseq	r0, (UNDEF: 0)
    78c0:	0017019c 	mulseq	r7, ip, r1
    78c4:	29c91400 	stmibcs	r9, {sl, ip}^
    78c8:	8d010000 	stchi	0, cr0, [r1, #-0]
    78cc:	0004ac09 	andeq	sl, r4, r9, lsl #24
    78d0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    78d4:	00002953 	andeq	r2, r0, r3, asr r9
    78d8:	4c098d01 	stcmi	13, cr8, [r9], {1}
    78dc:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    78e0:	00000039 	andeq	r0, r0, r9, lsr r0
    78e4:	002b6120 	eoreq	r6, fp, r0, lsr #2
    78e8:	09ae0100 	stmibeq	lr!, {r8}
    78ec:	00000000 	andeq	r0, r0, r0
    78f0:	00000016 	andeq	r0, r0, r6, lsl r0
    78f4:	17369c01 	ldrne	r9, [r6, -r1, lsl #24]!
    78f8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    78fc:	01000029 	tsteq	r0, r9, lsr #32
    7900:	04ac09ae 	strteq	r0, [ip], #2478	; 0x9ae
    7904:	50010000 	andpl	r0, r1, r0
    7908:	002f2d15 	eoreq	r2, pc, r5, lsl sp	; <UNPREDICTABLE>
    790c:	09ae0100 	stmibeq	lr!, {r8}
    7910:	0000004c 	andeq	r0, r0, ip, asr #32
    7914:	0000397f 	andeq	r3, r0, pc, ror r9
    7918:	2daf2000 	stccs	0, cr2, [pc]	; 7920 <__Stack_Size+0x7520>
    791c:	ca010000 	bgt	47924 <__Stack_Size+0x47524>
    7920:	00000009 	andeq	r0, r0, r9
    7924:	00001600 	andeq	r1, r0, r0, lsl #12
    7928:	6b9c0100 	blvs	fe707d30 <SCS_BASE+0x1e6f9d30>
    792c:	14000017 	strne	r0, [r0], #-23
    7930:	000029c9 	andeq	r2, r0, r9, asr #19
    7934:	ac09ca01 	stcge	10, cr12, [r9], {1}
    7938:	01000004 	tsteq	r0, r4
    793c:	2a031550 	bcs	cce84 <__Stack_Size+0xcca84>
    7940:	ca010000 	bgt	47948 <__Stack_Size+0x47548>
    7944:	00004c09 	andeq	r4, r0, r9, lsl #24
    7948:	0039a000 	eorseq	sl, r9, r0
    794c:	3d200000 	stccc	0, cr0, [r0, #-0]
    7950:	01000031 	tsteq	r0, r1, lsr r0
    7954:	000009e4 	andeq	r0, r0, r4, ror #19
    7958:	00160000 	andseq	r0, r6, r0
    795c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7960:	000017a0 	andeq	r1, r0, r0, lsr #15
    7964:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7968:	09e40100 	stmibeq	r4!, {r8}^
    796c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7970:	b9155001 	ldmdblt	r5, {r0, ip, lr}
    7974:	0100002f 	tsteq	r0, pc, lsr #32
    7978:	004c09e4 	subeq	r0, ip, r4, ror #19
    797c:	39c10000 	stmibcc	r1, {}^	; <UNPREDICTABLE>
    7980:	20000000 	andcs	r0, r0, r0
    7984:	00002bb6 			; <UNDEFINED> instruction: 0x00002bb6
    7988:	0009f901 	andeq	pc, r9, r1, lsl #18
    798c:	04000000 	streq	r0, [r0], #-0
    7990:	01000000 	mrseq	r0, (UNDEF: 0)
    7994:	0017d39c 	mulseq	r7, ip, r3
    7998:	29c91400 	stmibcs	r9, {sl, ip}^
    799c:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    79a0:	0004ac09 	andeq	sl, r4, r9, lsl #24
    79a4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    79a8:	000031f9 	strdeq	r3, [r0], -r9
    79ac:	4c09f901 	stcmi	9, cr15, [r9], {1}
    79b0:	01000000 	mrseq	r0, (UNDEF: 0)
    79b4:	e1200051 	qsub	r0, r1, r0
    79b8:	0100002f 	tsteq	r0, pc, lsr #32
    79bc:	00000a0a 	andeq	r0, r0, sl, lsl #20
    79c0:	00040000 	andeq	r0, r4, r0
    79c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    79c8:	00001806 	andeq	r1, r0, r6, lsl #16
    79cc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    79d0:	0a0a0100 	beq	287dd8 <__Stack_Size+0x2879d8>
    79d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    79d8:	e8145001 	ldmda	r4, {r0, ip, lr}
    79dc:	0100002f 	tsteq	r0, pc, lsr #32
    79e0:	004c0a0a 	subeq	r0, ip, sl, lsl #20
    79e4:	51010000 	mrspl	r0, (UNDEF: 1)
    79e8:	27e42000 	strbcs	r2, [r4, r0]!
    79ec:	1c010000 	stcne	0, cr0, [r1], {-0}
    79f0:	0000000a 	andeq	r0, r0, sl
    79f4:	00000400 	andeq	r0, r0, r0, lsl #8
    79f8:	399c0100 	ldmibcc	ip, {r8}
    79fc:	14000018 	strne	r0, [r0], #-24
    7a00:	000029c9 	andeq	r2, r0, r9, asr #19
    7a04:	ac0a1c01 	stcge	12, cr1, [sl], {1}
    7a08:	01000004 	tsteq	r0, r4
    7a0c:	27eb1450 	ubfxcs	r1, r0, #8, #12
    7a10:	1c010000 	stcne	0, cr0, [r1], {-0}
    7a14:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7a18:	00510100 	subseq	r0, r1, r0, lsl #2
    7a1c:	0027f420 	eoreq	pc, r7, r0, lsr #8
    7a20:	0a2e0100 	beq	b87e28 <__Stack_Size+0xb87a28>
    7a24:	00000000 	andeq	r0, r0, r0
    7a28:	00000004 	andeq	r0, r0, r4
    7a2c:	186c9c01 	stmdane	ip!, {r0, sl, fp, ip, pc}^
    7a30:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a34:	01000029 	tsteq	r0, r9, lsr #32
    7a38:	04ac0a2e 	strteq	r0, [ip], #2606	; 0xa2e
    7a3c:	50010000 	andpl	r0, r1, r0
    7a40:	0027fb14 	eoreq	pc, r7, r4, lsl fp	; <UNPREDICTABLE>
    7a44:	0a2e0100 	beq	b87e4c <__Stack_Size+0xb87a4c>
    7a48:	0000004c 	andeq	r0, r0, ip, asr #32
    7a4c:	20005101 	andcs	r5, r0, r1, lsl #2
    7a50:	00002d2a 	andeq	r2, r0, sl, lsr #26
    7a54:	000a4001 	andeq	r4, sl, r1
    7a58:	04000000 	streq	r0, [r0], #-0
    7a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7a60:	00189f9c 	mulseq	r8, ip, pc	; <UNPREDICTABLE>
    7a64:	29c91400 	stmibcs	r9, {sl, ip}^
    7a68:	40010000 	andmi	r0, r1, r0
    7a6c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7a70:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7a74:	00002d31 	andeq	r2, r0, r1, lsr sp
    7a78:	4c0a4001 	stcmi	0, cr4, [sl], {1}
    7a7c:	01000000 	mrseq	r0, (UNDEF: 0)
    7a80:	04200051 	strteq	r0, [r0], #-81	; 0x51
    7a84:	01000028 	tsteq	r0, r8, lsr #32
    7a88:	00000a52 	andeq	r0, r0, r2, asr sl
    7a8c:	00060000 	andeq	r0, r6, r0
    7a90:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a94:	000018d2 	ldrdeq	r1, [r0], -r2
    7a98:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a9c:	0a520100 	beq	1487ea4 <__Stack_Size+0x1487aa4>
    7aa0:	000004ac 	andeq	r0, r0, ip, lsr #9
    7aa4:	0b145001 	bleq	51bab0 <__Stack_Size+0x51b6b0>
    7aa8:	01000028 	tsteq	r0, r8, lsr #32
    7aac:	004c0a52 	subeq	r0, ip, r2, asr sl
    7ab0:	51010000 	mrspl	r0, (UNDEF: 1)
    7ab4:	2eaa2000 	cdpcs	0, 10, cr2, cr10, cr0, {0}
    7ab8:	6a010000 	bvs	47ac0 <__Stack_Size+0x476c0>
    7abc:	0000000a 	andeq	r0, r0, sl
    7ac0:	00001600 	andeq	r1, r0, r0, lsl #12
    7ac4:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    7ac8:	14000019 	strne	r0, [r0], #-25
    7acc:	000029c9 	andeq	r2, r0, r9, asr #19
    7ad0:	ac0a6a01 	stcge	10, cr6, [sl], {1}
    7ad4:	01000004 	tsteq	r0, r4
    7ad8:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7adc:	6a010000 	bvs	47ae4 <__Stack_Size+0x476e4>
    7ae0:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7ae4:	0039e200 	eorseq	lr, r9, r0, lsl #4
    7ae8:	66200000 	strtvs	r0, [r0], -r0
    7aec:	0100002c 	tsteq	r0, ip, lsr #32
    7af0:	00000a86 	andeq	r0, r0, r6, lsl #21
    7af4:	001a0000 	andseq	r0, sl, r0
    7af8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7afc:	0000193c 	andeq	r1, r0, ip, lsr r9
    7b00:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7b04:	0a860100 	beq	fe187f0c <SCS_BASE+0x1e179f0c>
    7b08:	000004ac 	andeq	r0, r0, ip, lsr #9
    7b0c:	23155001 	tstcs	r5, #1
    7b10:	0100002e 	tsteq	r0, lr, lsr #32
    7b14:	004c0a86 	subeq	r0, ip, r6, lsl #21
    7b18:	3a030000 	bcc	c7b20 <__Stack_Size+0xc7720>
    7b1c:	20000000 	andcs	r0, r0, r0
    7b20:	000030d6 	ldrdeq	r3, [r0], -r6
    7b24:	00028a01 	andeq	r8, r2, r1, lsl #20
    7b28:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    7b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    7b30:	001a3e9c 	mulseq	sl, ip, lr
    7b34:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7b38:	8a010000 	bhi	47b40 <__Stack_Size+0x47740>
    7b3c:	0004ac02 	andeq	sl, r4, r2, lsl #24
    7b40:	003a2400 	eorseq	r2, sl, r0, lsl #8
    7b44:	2cf81500 	cfldr64cs	mvdx1, [r8]
    7b48:	8a010000 	bhi	47b50 <__Stack_Size+0x47750>
    7b4c:	00092402 	andeq	r2, r9, r2, lsl #8
    7b50:	003a8a00 	eorseq	r8, sl, r0, lsl #20
    7b54:	2f6c1600 	svccs	0x006c1600
    7b58:	8c010000 	stchi	0, cr0, [r1], {-0}
    7b5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    7b60:	003acf00 	eorseq	ip, sl, r0, lsl #30
    7b64:	2e7e1600 	cdpcs	6, 7, cr1, cr14, cr0, {0}
    7b68:	8d010000 	stchi	0, cr0, [r1, #-0]
    7b6c:	00004c02 	andeq	r4, r0, r2, lsl #24
    7b70:	003af900 	eorseq	pc, sl, r0, lsl #18
    7b74:	00001a00 	andeq	r1, r0, r0, lsl #20
    7b78:	04b20000 	ldrteq	r0, [r2], #0
    7b7c:	19a60000 	stmibne	r6!, {}	; <UNPREDICTABLE>
    7b80:	011b0000 	tsteq	fp, r0
    7b84:	00750250 	rsbseq	r0, r5, r0, asr r2
    7b88:	00001a00 	andeq	r1, r0, r0, lsl #20
    7b8c:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7b90:	19ba0000 	ldmibne	sl!, {}	; <UNPREDICTABLE>
    7b94:	011b0000 	tsteq	fp, r0
    7b98:	00750250 	rsbseq	r0, r5, r0, asr r2
    7b9c:	00001a00 	andeq	r1, r0, r0, lsl #20
    7ba0:	05270000 	streq	r0, [r7, #-0]!
    7ba4:	19da0000 	ldmibne	sl, {}^	; <UNPREDICTABLE>
    7ba8:	011b0000 	tsteq	fp, r0
    7bac:	00760252 	rsbseq	r0, r6, r2, asr r2
    7bb0:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    7bb4:	011b0077 	tsteq	fp, r7, ror r0
    7bb8:	00750250 	rsbseq	r0, r5, r0, asr r2
    7bbc:	00001c00 	andeq	r1, r0, r0, lsl #24
    7bc0:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7bc4:	19ef0000 	stmibne	pc!, {}^	; <UNPREDICTABLE>
    7bc8:	011b0000 	tsteq	fp, r0
    7bcc:	01f30350 	mvnseq	r0, r0, asr r3
    7bd0:	00270050 	eoreq	r0, r7, r0, asr r0
    7bd4:	27000000 	strcs	r0, [r0, -r0]
    7bd8:	1a000005 	bne	7bf4 <__Stack_Size+0x77f4>
    7bdc:	00000000 	andeq	r0, r0, r0
    7be0:	00001907 	andeq	r1, r0, r7, lsl #18
    7be4:	00001a0c 	andeq	r1, r0, ip, lsl #20
    7be8:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7bec:	1a000075 	bne	7dc8 <__Stack_Size+0x79c8>
    7bf0:	00000000 	andeq	r0, r0, r0
    7bf4:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7bf8:	00001a2c 	andeq	r1, r0, ip, lsr #20
    7bfc:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    7c00:	011b0076 	tsteq	fp, r6, ror r0
    7c04:	00770251 	rsbseq	r0, r7, r1, asr r2
    7c08:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7c0c:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    7c10:	00000000 	andeq	r0, r0, r0
    7c14:	000018d2 	ldrdeq	r1, [r0], -r2
    7c18:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7c1c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7c20:	2ec62000 	cdpcs	0, 12, cr2, cr6, cr0, {0}
    7c24:	a2010000 	andge	r0, r1, #0
    7c28:	0000000a 	andeq	r0, r0, sl
    7c2c:	00001600 	andeq	r1, r0, r0, lsl #12
    7c30:	739c0100 	orrsvc	r0, ip, #0, 2
    7c34:	1400001a 	strne	r0, [r0], #-26
    7c38:	000029c9 	andeq	r2, r0, r9, asr #19
    7c3c:	ac0aa201 	sfmge	f2, 1, [sl], {1}
    7c40:	01000004 	tsteq	r0, r4
    7c44:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7c48:	a2010000 	andge	r0, r1, #0
    7c4c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7c50:	003b2300 	eorseq	r2, fp, r0, lsl #6
    7c54:	ef200000 	svc	0x00200000
    7c58:	01000029 	tsteq	r0, r9, lsr #32
    7c5c:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    7c60:	001a0000 	andseq	r0, sl, r0
    7c64:	9c010000 	stcls	0, cr0, [r1], {-0}
    7c68:	00001aa8 	andeq	r1, r0, r8, lsr #21
    7c6c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7c70:	0abe0100 	beq	fef88078 <SCS_BASE+0x1ef7a078>
    7c74:	000004ac 	andeq	r0, r0, ip, lsr #9
    7c78:	23155001 	tstcs	r5, #1
    7c7c:	0100002e 	tsteq	r0, lr, lsr #32
    7c80:	004c0abe 	strheq	r0, [ip], #-174	; 0xffffff52
    7c84:	3b440000 	blcc	1107c8c <__Stack_Size+0x110788c>
    7c88:	2a000000 	bcs	7c90 <__Stack_Size+0x7890>
    7c8c:	00002d09 	andeq	r2, r0, r9, lsl #26
    7c90:	010c4b01 	tsteq	ip, r1, lsl #22
    7c94:	00001b0a 	andeq	r1, r0, sl, lsl #22
    7c98:	0029c910 	eoreq	ip, r9, r0, lsl r9
    7c9c:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7ca0:	000004ac 	andeq	r0, r0, ip, lsr #9
    7ca4:	002f4a10 	eoreq	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
    7ca8:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7cac:	0000004c 	andeq	r0, r0, ip, asr #32
    7cb0:	002eda10 	eoreq	sp, lr, r0, lsl sl
    7cb4:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7cb8:	0000004c 	andeq	r0, r0, ip, asr #32
    7cbc:	00312210 	eorseq	r2, r1, r0, lsl r2
    7cc0:	0c4c0100 	stfeqe	f0, [ip], {-0}
    7cc4:	0000004c 	andeq	r0, r0, ip, asr #32
    7cc8:	002e4611 	eoreq	r4, lr, r1, lsl r6
    7ccc:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7cd0:	0000004c 	andeq	r0, r0, ip, asr #32
    7cd4:	002b2011 	eoreq	r2, fp, r1, lsl r0
    7cd8:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7cdc:	0000004c 	andeq	r0, r0, ip, asr #32
    7ce0:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    7ce4:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7ce8:	0000004c 	andeq	r0, r0, ip, asr #32
    7cec:	303a2a00 	eorscc	r2, sl, r0, lsl #20
    7cf0:	7a010000 	bvc	47cf8 <__Stack_Size+0x478f8>
    7cf4:	1b6c010c 	blne	1b0812c <__Stack_Size+0x1b07d2c>
    7cf8:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    7cfc:	01000029 	tsteq	r0, r9, lsr #32
    7d00:	04ac0c7a 	strteq	r0, [ip], #3194	; 0xc7a
    7d04:	4a100000 	bmi	407d0c <__Stack_Size+0x40790c>
    7d08:	0100002f 	tsteq	r0, pc, lsr #32
    7d0c:	004c0c7a 	subeq	r0, ip, sl, ror ip
    7d10:	da100000 	ble	407d18 <__Stack_Size+0x407918>
    7d14:	0100002e 	tsteq	r0, lr, lsr #32
    7d18:	004c0c7a 	subeq	r0, ip, sl, ror ip
    7d1c:	22100000 	andscs	r0, r0, #0
    7d20:	01000031 	tsteq	r0, r1, lsr r0
    7d24:	004c0c7b 	subeq	r0, ip, fp, ror ip
    7d28:	46110000 	ldrmi	r0, [r1], -r0
    7d2c:	0100002e 	tsteq	r0, lr, lsr #32
    7d30:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7d34:	20110000 	andscs	r0, r1, r0
    7d38:	0100002b 	tsteq	r0, fp, lsr #32
    7d3c:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7d40:	742b0000 	strtvc	r0, [fp], #-0
    7d44:	0100706d 	tsteq	r0, sp, rrx
    7d48:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7d4c:	20000000 	andcs	r0, r0, r0
    7d50:	00003117 	andeq	r3, r0, r7, lsl r1
    7d54:	00024901 	andeq	r4, r2, r1, lsl #18
    7d58:	b6000000 	strlt	r0, [r0], -r0
    7d5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7d60:	001cc49c 	mulseq	ip, ip, r4
    7d64:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7d68:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7d6c:	0004ac02 	andeq	sl, r4, r2, lsl #24
    7d70:	003b6500 	eorseq	r6, fp, r0, lsl #10
    7d74:	2cf81500 	cfldr64cs	mvdx1, [r8]
    7d78:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7d7c:	00092402 	andeq	r2, r9, r2, lsl #8
    7d80:	003bfd00 	eorseq	pc, fp, r0, lsl #26
    7d84:	1aa82c00 	bne	fea12d8c <SCS_BASE+0x1ea04d8c>
    7d88:	00000000 	andeq	r0, r0, r0
    7d8c:	07c80000 	strbeq	r0, [r8, r0]
    7d90:	6a010000 	bvs	47d98 <__Stack_Size+0x47998>
    7d94:	001bfc02 	andseq	pc, fp, r2, lsl #24
    7d98:	1ad92200 	bne	ff6505a0 <SCS_BASE+0x1f6425a0>
    7d9c:	3c5b0000 	mracc	r0, fp, acc0
    7da0:	cd220000 	stcgt	0, cr0, [r2, #-0]
    7da4:	6e00001a 	mcrvs	0, 0, r0, cr0, cr10, {0}
    7da8:	2200003c 	andcs	r0, r0, #60	; 0x3c
    7dac:	00001ac1 	andeq	r1, r0, r1, asr #21
    7db0:	00003c81 	andeq	r3, r0, r1, lsl #25
    7db4:	001ab522 	andseq	fp, sl, r2, lsr #10
    7db8:	003c9400 	eorseq	r9, ip, r0, lsl #8
    7dbc:	07c82d00 	strbeq	r2, [r8, r0, lsl #26]
    7dc0:	e5250000 	str	r0, [r5, #-0]!
    7dc4:	b500001a 	strlt	r0, [r0, #-26]
    7dc8:	2500003c 	strcs	r0, [r0, #-60]	; 0x3c
    7dcc:	00001af1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7dd0:	00003cf0 	strdeq	r3, [r0], -r0
    7dd4:	001afd25 	andseq	pc, sl, r5, lsr #26
    7dd8:	003d2600 	eorseq	r2, sp, r0, lsl #12
    7ddc:	2c000000 	stccs	0, cr0, [r0], {-0}
    7de0:	00001b0a 	andeq	r1, r0, sl, lsl #22
    7de4:	00000000 	andeq	r0, r0, r0
    7de8:	000007e8 	andeq	r0, r0, r8, ror #15
    7dec:	56027401 	strpl	r7, [r2], -r1, lsl #8
    7df0:	2200001c 	andcs	r0, r0, #28
    7df4:	00001b3b 	andeq	r1, r0, fp, lsr fp
    7df8:	00003d49 	andeq	r3, r0, r9, asr #26
    7dfc:	001b2f22 	andseq	r2, fp, r2, lsr #30
    7e00:	003d5c00 	eorseq	r5, sp, r0, lsl #24
    7e04:	1b232200 	blne	8d060c <__Stack_Size+0x8d020c>
    7e08:	3d6f0000 	stclcc	0, cr0, [pc, #-0]	; 7e10 <__Stack_Size+0x7a10>
    7e0c:	17220000 	strne	r0, [r2, -r0]!
    7e10:	8200001b 	andhi	r0, r0, #27
    7e14:	2d00003d 	stccs	0, cr0, [r0, #-244]	; 0xffffff0c
    7e18:	000007e8 	andeq	r0, r0, r8, ror #15
    7e1c:	001b4725 	andseq	r4, fp, r5, lsr #14
    7e20:	003da300 	eorseq	sl, sp, r0, lsl #6
    7e24:	1b532500 	blne	14d122c <__Stack_Size+0x14d0e2c>
    7e28:	3dea0000 	stclcc	0, cr0, [sl]
    7e2c:	5f250000 	svcpl	0x00250000
    7e30:	2500001b 	strcs	r0, [r0, #-27]
    7e34:	0000003e 	andeq	r0, r0, lr, lsr r0
    7e38:	00001a00 	andeq	r1, r0, r0, lsl #20
    7e3c:	04b20000 	ldrteq	r0, [r2], #0
    7e40:	1c6a0000 	stclne	0, cr0, [sl], #-0
    7e44:	011b0000 	tsteq	fp, r0
    7e48:	00740250 	rsbseq	r0, r4, r0, asr r2
    7e4c:	00001c00 	andeq	r1, r0, r0, lsl #24
    7e50:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7e54:	1c7f0000 	ldclne	0, cr0, [pc], #-0	; 7e5c <__Stack_Size+0x7a5c>
    7e58:	011b0000 	tsteq	fp, r0
    7e5c:	01f30350 	mvnseq	r0, r0, asr r3
    7e60:	00270050 	eoreq	r0, r7, r0, asr r0
    7e64:	27000000 	strcs	r0, [r0, -r0]
    7e68:	1c000005 	stcne	0, cr0, [r0], {5}
    7e6c:	00000000 	andeq	r0, r0, r0
    7e70:	00001907 	andeq	r1, r0, r7, lsl #18
    7e74:	00001c9d 	muleq	r0, sp, ip
    7e78:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7e7c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7e80:	0000001c 	andeq	r0, r0, ip, lsl r0
    7e84:	001a3e00 	andseq	r3, sl, r0, lsl #28
    7e88:	001cb200 	andseq	fp, ip, r0, lsl #4
    7e8c:	50011b00 	andpl	r1, r1, r0, lsl #22
    7e90:	5001f303 	andpl	pc, r1, r3, lsl #6
    7e94:	00001d00 	andeq	r1, r0, r0, lsl #26
    7e98:	1a730000 	bne	1cc7ea0 <__Stack_Size+0x1cc7aa0>
    7e9c:	011b0000 	tsteq	fp, r0
    7ea0:	01f30350 	mvnseq	r0, r0, asr r3
    7ea4:	20000050 	andcs	r0, r0, r0, asr r0
    7ea8:	00002b28 	andeq	r2, r0, r8, lsr #22
    7eac:	000ad801 	andeq	sp, sl, r1, lsl #16
    7eb0:	10000000 	andne	r0, r0, r0
    7eb4:	01000000 	mrseq	r0, (UNDEF: 0)
    7eb8:	001cf99c 	mulseq	ip, ip, r9
    7ebc:	29c91400 	stmibcs	r9, {sl, ip}^
    7ec0:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7ec4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7ec8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7ecc:	00002897 	muleq	r0, r7, r8
    7ed0:	4c0ad801 	stcmi	8, cr13, [sl], {1}
    7ed4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    7ed8:	0000003e 	andeq	r0, r0, lr, lsr r0
    7edc:	00298f2e 	eoreq	r8, r9, lr, lsr #30
    7ee0:	0aec0100 	beq	ffb082e8 <SCS_BASE+0x1fafa2e8>
    7ee4:	0000004c 	andeq	r0, r0, ip, asr #32
    7ee8:	00000000 	andeq	r0, r0, r0
    7eec:	00000006 	andeq	r0, r0, r6
    7ef0:	1d249c01 	stcne	12, cr9, [r4, #-4]!
    7ef4:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7ef8:	01000029 	tsteq	r0, r9, lsr #32
    7efc:	04ac0aec 	strteq	r0, [ip], #2796	; 0xaec
    7f00:	3e690000 	cdpcc	0, 6, cr0, cr9, cr0, {0}
    7f04:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7f08:	00002a55 	andeq	r2, r0, r5, asr sl
    7f0c:	4c0afd01 	stcmi	13, cr15, [sl], {1}
    7f10:	00000000 	andeq	r0, r0, r0
    7f14:	06000000 	streq	r0, [r0], -r0
    7f18:	01000000 	mrseq	r0, (UNDEF: 0)
    7f1c:	001d4f9c 	mulseq	sp, ip, pc	; <UNPREDICTABLE>
    7f20:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7f24:	fd010000 	stc2	0, cr0, [r1, #-0]
    7f28:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7f2c:	003e8a00 	eorseq	r8, lr, r0, lsl #20
    7f30:	652e0000 	strvs	r0, [lr, #-0]!
    7f34:	0100002a 	tsteq	r0, sl, lsr #32
    7f38:	004c0b0e 	subeq	r0, ip, lr, lsl #22
    7f3c:	00000000 	andeq	r0, r0, r0
    7f40:	00060000 	andeq	r0, r6, r0
    7f44:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f48:	00001d7a 	andeq	r1, r0, sl, ror sp
    7f4c:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7f50:	0b0e0100 	bleq	388358 <__Stack_Size+0x387f58>
    7f54:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f58:	00003eab 	andeq	r3, r0, fp, lsr #29
    7f5c:	2a752e00 	bcs	1d53764 <__Stack_Size+0x1d53364>
    7f60:	1f010000 	svcne	0x00010000
    7f64:	00004c0b 	andeq	r4, r0, fp, lsl #24
    7f68:	00000000 	andeq	r0, r0, r0
    7f6c:	00000800 	andeq	r0, r0, r0, lsl #16
    7f70:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    7f74:	1500001d 	strne	r0, [r0, #-29]
    7f78:	000029c9 	andeq	r2, r0, r9, asr #19
    7f7c:	ac0b1f01 	stcge	15, cr1, [fp], {1}
    7f80:	cc000004 	stcgt	0, cr0, [r0], {4}
    7f84:	0000003e 	andeq	r0, r0, lr, lsr r0
    7f88:	002d822e 	eoreq	r8, sp, lr, lsr #4
    7f8c:	0b2f0100 	bleq	bc8394 <__Stack_Size+0xbc7f94>
    7f90:	0000004c 	andeq	r0, r0, ip, asr #32
    7f94:	00000000 	andeq	r0, r0, r0
    7f98:	00000006 	andeq	r0, r0, r6
    7f9c:	1dd09c01 	ldclne	12, cr9, [r0, #4]
    7fa0:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7fa4:	01000029 	tsteq	r0, r9, lsr #32
    7fa8:	04ac0b2f 	strteq	r0, [ip], #2863	; 0xb2f
    7fac:	3eed0000 	cdpcc	0, 14, cr0, cr13, cr0, {0}
    7fb0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7fb4:	00002c0e 	andeq	r2, r0, lr, lsl #24
    7fb8:	4c0b3f01 	stcmi	15, cr3, [fp], {1}
    7fbc:	00000000 	andeq	r0, r0, r0
    7fc0:	06000000 	streq	r0, [r0], -r0
    7fc4:	01000000 	mrseq	r0, (UNDEF: 0)
    7fc8:	001dfb9c 	mulseq	sp, ip, fp
    7fcc:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7fd0:	3f010000 	svccc	0x00010000
    7fd4:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7fd8:	003f0e00 	eorseq	r0, pc, r0, lsl #28
    7fdc:	6f2e0000 	svcvs	0x002e0000
    7fe0:	01000028 	tsteq	r0, r8, lsr #32
    7fe4:	00a40b5d 	adceq	r0, r4, sp, asr fp
    7fe8:	00000000 	andeq	r0, r0, r0
    7fec:	000c0000 	andeq	r0, ip, r0
    7ff0:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ff4:	00001e44 	andeq	r1, r0, r4, asr #28
    7ff8:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7ffc:	0b5d0100 	bleq	1748404 <__Stack_Size+0x1748004>
    8000:	000004ac 	andeq	r0, r0, ip, lsr #9
    8004:	00003f2f 	andeq	r3, r0, pc, lsr #30
    8008:	002b9f14 	eoreq	r9, fp, r4, lsl pc
    800c:	0b5d0100 	bleq	1748414 <__Stack_Size+0x1748014>
    8010:	0000004c 	andeq	r0, r0, ip, asr #32
    8014:	4c165101 	ldfmis	f5, [r6], {1}
    8018:	0100001c 	tsteq	r0, ip, lsl r0
    801c:	00af0b5f 	adceq	r0, pc, pc, asr fp	; <UNPREDICTABLE>
    8020:	3f500000 	svccc	0x00500000
    8024:	20000000 	andcs	r0, r0, r0
    8028:	000002a0 	andeq	r0, r0, r0, lsr #5
    802c:	200b8601 	andcs	r8, fp, r1, lsl #12
    8030:	08080017 	stmdaeq	r8, {r0, r1, r2, r4}
    8034:	01000000 	mrseq	r0, (UNDEF: 0)
    8038:	001e799c 	mulseq	lr, ip, r9
    803c:	29c91400 	stmibcs	r9, {sl, ip}^
    8040:	86010000 	strhi	r0, [r1], -r0
    8044:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8048:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    804c:	00002b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    8050:	4c0b8601 	stcmi	6, cr8, [fp], {1}
    8054:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    8058:	0000003f 	andeq	r0, r0, pc, lsr r0
    805c:	0030e52e 	eorseq	lr, r0, lr, lsr #10
    8060:	0ba20100 	bleq	fe888468 <SCS_BASE+0x1e87a468>
    8064:	000000af 	andeq	r0, r0, pc, lsr #1
    8068:	00000000 	andeq	r0, r0, r0
    806c:	00000016 	andeq	r0, r0, r6, lsl r0
    8070:	1ee29c01 	cdpne	12, 14, cr9, cr2, cr1, {0}
    8074:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    8078:	01000029 	tsteq	r0, r9, lsr #32
    807c:	04ac0ba2 	strteq	r0, [ip], #2978	; 0xba2
    8080:	3f990000 	svccc	0x00990000
    8084:	fc140000 	ldc2	0, cr0, [r4], {-0}
    8088:	01000030 	tsteq	r0, r0, lsr r0
    808c:	004c0ba2 	subeq	r0, ip, r2, lsr #23
    8090:	51010000 	mrspl	r0, (UNDEF: 1)
    8094:	001c4c16 	andseq	r4, ip, r6, lsl ip
    8098:	0ba40100 	bleq	fe9084a0 <SCS_BASE+0x1e8fa4a0>
    809c:	000000af 	andeq	r0, r0, pc, lsr #1
    80a0:	00003fba 			; <UNDEFINED> instruction: 0x00003fba
    80a4:	001c4d16 	andseq	r4, ip, r6, lsl sp
    80a8:	0ba50100 	bleq	fe9484b0 <SCS_BASE+0x1e93a4b0>
    80ac:	0000004c 	andeq	r0, r0, ip, asr #32
    80b0:	00003fd9 	ldrdeq	r3, [r0], -r9
    80b4:	0028e816 	eoreq	lr, r8, r6, lsl r8
    80b8:	0ba50100 	bleq	fe9484c0 <SCS_BASE+0x1e93a4c0>
    80bc:	0000004c 	andeq	r0, r0, ip, asr #32
    80c0:	00003ffd 	strdeq	r3, [r0], -sp
    80c4:	0e592000 	cdpeq	0, 5, cr2, cr9, cr0, {0}
    80c8:	cd010000 	stcgt	0, cr0, [r1, #-0]
    80cc:	0017280b 	andseq	r2, r7, fp, lsl #16
    80d0:	00000808 	andeq	r0, r0, r8, lsl #16
    80d4:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    80d8:	1400001f 	strne	r0, [r0], #-31
    80dc:	000029c9 	andeq	r2, r0, r9, asr #19
    80e0:	ac0bcd01 	stcge	13, cr12, [fp], {1}
    80e4:	01000004 	tsteq	r0, r4
    80e8:	30fc1550 	rscscc	r1, ip, r0, asr r5
    80ec:	cd010000 	stcgt	0, cr0, [r1, #-0]
    80f0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    80f4:	00402100 	subeq	r2, r0, r0, lsl #2
    80f8:	b02f0000 	eorlt	r0, pc, r0
    80fc:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8100:	1f2e0115 	svcne	0x002e0115
    8104:	3a300000 	bcc	c0810c <__Stack_Size+0xc07d0c>
    8108:	30000000 	andcc	r0, r0, r0
    810c:	000000cf 	andeq	r0, r0, pc, asr #1
    8110:	1f673100 	svcne	0x00673100
    8114:	14050000 	strne	r0, [r5], #-0
    8118:	003a3001 	eorseq	r3, sl, r1
    811c:	cf300000 	svcgt	0x00300000
    8120:	00000000 	andeq	r0, r0, r0
    8124:	00020700 	andeq	r0, r2, r0, lsl #14
    8128:	91000400 	tstls	r0, r0, lsl #8
    812c:	0400001a 	streq	r0, [r0], #-26
    8130:	00002901 	andeq	r2, r0, r1, lsl #18
    8134:	31970100 	orrscc	r0, r7, r0, lsl #2
    8138:	039f0000 	orrseq	r0, pc, #0
    813c:	0ad00000 	beq	ff408144 <SCS_BASE+0x1f3fa144>
    8140:	00000000 	andeq	r0, r0, r0
    8144:	26050000 	strcs	r0, [r5], -r0
    8148:	04020000 	streq	r0, [r2], #-0
    814c:	00082605 	andeq	r2, r8, r5, lsl #12
    8150:	05020200 	streq	r0, [r2, #-512]	; 0x200
    8154:	000007f8 	strdeq	r0, [r0], -r8
    8158:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    815c:	03000009 	movweq	r0, #9
    8160:	00323375 	eorseq	r3, r2, r5, ror r3
    8164:	00452702 	subeq	r2, r5, r2, lsl #14
    8168:	04020000 	streq	r0, [r2], #-0
    816c:	00093307 	andeq	r3, r9, r7, lsl #6
    8170:	07020200 	streq	r0, [r2, -r0, lsl #4]
    8174:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8178:	00387503 	eorseq	r7, r8, r3, lsl #10
    817c:	005d2902 	subseq	r2, sp, r2, lsl #18
    8180:	01020000 	mrseq	r0, (UNDEF: 2)
    8184:	0009d508 	andeq	sp, r9, r8, lsl #10
    8188:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    818c:	2f020000 	svccs	0x00020000
    8190:	0000006f 	andeq	r0, r0, pc, rrx
    8194:	00004505 	andeq	r4, r0, r5, lsl #10
    8198:	23a80400 			; <UNDEFINED> instruction: 0x23a80400
    819c:	33020000 	movwcc	r0, #8192	; 0x2000
    81a0:	0000007f 	andeq	r0, r0, pc, ror r0
    81a4:	00006f06 	andeq	r6, r0, r6, lsl #30
    81a8:	02010700 	andeq	r0, r1, #0, 14
    81ac:	0000993c 	andeq	r9, r0, ip, lsr r9
    81b0:	1ec30800 	cdpne	8, 12, cr0, cr3, cr0, {0}
    81b4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    81b8:	00544553 	subseq	r4, r4, r3, asr r5
    81bc:	87040001 	strhi	r0, [r4, -r1]
    81c0:	02000007 	andeq	r0, r0, #7
    81c4:	0000843c 	andeq	r8, r0, ip, lsr r4
    81c8:	02010700 	andeq	r0, r1, #0, 14
    81cc:	0000b93e 	andeq	fp, r0, lr, lsr r9
    81d0:	05380800 	ldreq	r0, [r8, #-2048]!	; 0x800
    81d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    81d8:	00000910 	andeq	r0, r0, r0, lsl r9
    81dc:	22040001 	andcs	r0, r4, #1
    81e0:	02000001 	andeq	r0, r0, #1
    81e4:	0000a43e 	andeq	sl, r0, lr, lsr r4
    81e8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    81ec:	0000092a 	andeq	r0, r0, sl, lsr #18
    81f0:	0203100a 	andeq	r1, r3, #10
    81f4:	00010902 	andeq	r0, r1, r2, lsl #18
    81f8:	31ec0b00 	mvncc	r0, r0, lsl #22
    81fc:	04030000 	streq	r0, [r3], #-0
    8200:	00006402 	andeq	r6, r0, r2, lsl #8
    8204:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    8208:	03000032 	movweq	r0, #50	; 0x32
    820c:	00640205 	rsbeq	r0, r4, r5, lsl #4
    8210:	0c040000 	stceq	0, cr0, [r4], {-0}
    8214:	004c4156 	subeq	r4, ip, r6, asr r1
    8218:	64020603 	strvs	r0, [r2], #-1539	; 0x603
    821c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8220:	0031d60b 	eorseq	sp, r1, fp, lsl #12
    8224:	02070300 	andeq	r0, r7, #0, 6
    8228:	00000074 	andeq	r0, r0, r4, ror r0
    822c:	dc0d000c 	stcle	0, cr0, [sp], {12}
    8230:	03000031 	movweq	r0, #49	; 0x31
    8234:	00cb0208 	sbceq	r0, fp, r8, lsl #4
    8238:	010e0000 	mrseq	r0, (UNDEF: 14)
    823c:	01000032 	tsteq	r0, r2, lsr r0
    8240:	0000002b 	andeq	r0, r0, fp, lsr #32
    8244:	00001800 	andeq	r1, r0, r0, lsl #16
    8248:	389c0100 	ldmcc	ip, {r8}
    824c:	0f000001 	svceq	0x00000001
    8250:	0000321e 	andeq	r3, r0, lr, lsl r2
    8254:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    8258:	50010000 	andpl	r0, r1, r0
    825c:	0a0d0e00 	beq	34ba64 <__Stack_Size+0x34b664>
    8260:	42010000 	andmi	r0, r1, #0
    8264:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
    8268:	0000000c 	andeq	r0, r0, ip
    826c:	015b9c01 	cmpeq	fp, r1, lsl #24
    8270:	340f0000 	strcc	r0, [pc], #-0	; 8278 <__Stack_Size+0x7e78>
    8274:	01000006 	tsteq	r0, r6
    8278:	00003a42 	andeq	r3, r0, r2, asr #20
    827c:	00500100 	subseq	r0, r0, r0, lsl #2
    8280:	0008950e 	andeq	r9, r8, lr, lsl #10
    8284:	3c550100 	ldfcce	f0, [r5], {-0}
    8288:	28080017 	stmdacs	r8, {r0, r1, r2, r4}
    828c:	01000000 	mrseq	r0, (UNDEF: 0)
    8290:	0001809c 	muleq	r1, ip, r0
    8294:	31f11000 	mvnscc	r1, r0
    8298:	55010000 	strpl	r0, [r1, #-0]
    829c:	0000003a 	andeq	r0, r0, sl, lsr r0
    82a0:	00004042 	andeq	r4, r0, r2, asr #32
    82a4:	075e0e00 	ldrbeq	r0, [lr, -r0, lsl #28]
    82a8:	70010000 	andvc	r0, r1, r0
    82ac:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
    82b0:	00000018 	andeq	r0, r0, r8, lsl r0
    82b4:	01a39c01 			; <UNDEFINED> instruction: 0x01a39c01
    82b8:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
    82bc:	0100001a 	tsteq	r0, sl, lsl r0
    82c0:	0000b970 	andeq	fp, r0, r0, ror r9
    82c4:	00500100 	subseq	r0, r0, r0, lsl #2
    82c8:	00318411 	eorseq	r8, r1, r1, lsl r4
    82cc:	3a860100 	bcc	fe1886d4 <SCS_BASE+0x1e17a6d4>
    82d0:	00000000 	andeq	r0, r0, r0
    82d4:	0c000000 	stceq	0, cr0, [r0], {-0}
    82d8:	01000000 	mrseq	r0, (UNDEF: 0)
    82dc:	31b3129c 			; <UNDEFINED> instruction: 0x31b3129c
    82e0:	96010000 	strls	r0, [r1], -r0
    82e4:	00000099 	muleq	r0, r9, r0
    82e8:	00000000 	andeq	r0, r0, r0
    82ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    82f0:	c9109c01 	ldmdbgt	r0, {r0, sl, fp, ip, pc}
    82f4:	01000031 	tsteq	r0, r1, lsr r0
    82f8:	00005396 	muleq	r0, r6, r3
    82fc:	00407d00 	subeq	r7, r0, r0, lsl #26
    8300:	26031300 	strcs	r1, [r3], -r0, lsl #6
    8304:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    8308:	0000003a 	andeq	r0, r0, sl, lsr r0
    830c:	0000409e 	muleq	r0, lr, r0
    8310:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    8314:	3a980100 	bcc	fe60871c <SCS_BASE+0x1e5fa71c>
    8318:	bd000000 	stclt	0, cr0, [r0, #-0]
    831c:	13000040 	movwne	r0, #64	; 0x40
    8320:	00001c4c 	andeq	r1, r0, ip, asr #24
    8324:	00999901 	addseq	r9, r9, r1, lsl #18
    8328:	40ea0000 	rscmi	r0, sl, r0
    832c:	00000000 	andeq	r0, r0, r0
    8330:	00000a28 	andeq	r0, r0, r8, lsr #20
    8334:	1bb90004 	blne	fee4834c <SCS_BASE+0x1ee3a34c>
    8338:	01040000 	mrseq	r0, (UNDEF: 4)
    833c:	00000029 	andeq	r0, r0, r9, lsr #32
    8340:	0033c201 	eorseq	ip, r3, r1, lsl #4
    8344:	00039f00 	andeq	r9, r3, r0, lsl #30
    8348:	000b0800 	andeq	r0, fp, r0, lsl #16
    834c:	00000000 	andeq	r0, r0, r0
    8350:	0026e700 	eoreq	lr, r6, r0, lsl #14
    8354:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8358:	00000938 	andeq	r0, r0, r8, lsr r9
    835c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    8360:	02000008 	andeq	r0, r0, #8
    8364:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    8368:	01020000 	mrseq	r0, (UNDEF: 2)
    836c:	0009d706 	andeq	sp, r9, r6, lsl #14
    8370:	33750300 	cmncc	r5, #0, 6
    8374:	27020032 	smladxcs	r2, r2, r0, r0
    8378:	0000004c 	andeq	r0, r0, ip, asr #32
    837c:	33070402 	movwcc	r0, #29698	; 0x7402
    8380:	03000009 	movweq	r0, #9
    8384:	00363175 	eorseq	r3, r6, r5, ror r1
    8388:	005e2802 	subseq	r2, lr, r2, lsl #16
    838c:	02020000 	andeq	r0, r2, #0
    8390:	000bd007 	andeq	sp, fp, r7
    8394:	38750300 	ldmdacc	r5!, {r8, r9}^
    8398:	6f290200 	svcvs	0x00290200
    839c:	02000000 	andeq	r0, r0, #0
    83a0:	09d50801 	ldmibeq	r5, {r0, fp}^
    83a4:	52040000 	andpl	r0, r4, #0
    83a8:	02000004 	andeq	r0, r0, #4
    83ac:	0000812f 	andeq	r8, r0, pc, lsr #2
    83b0:	004c0500 	subeq	r0, ip, r0, lsl #10
    83b4:	b3040000 	movwlt	r0, #16384	; 0x4000
    83b8:	02000002 	andeq	r0, r0, #2
    83bc:	00009130 	andeq	r9, r0, r0, lsr r1
    83c0:	005e0500 	subseq	r0, lr, r0, lsl #10
    83c4:	01060000 	mrseq	r0, (UNDEF: 6)
    83c8:	00ab3c02 	adceq	r3, fp, r2, lsl #24
    83cc:	c3070000 	movwgt	r0, #28672	; 0x7000
    83d0:	0000001e 	andeq	r0, r0, lr, lsl r0
    83d4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    83d8:	04000100 	streq	r0, [r0], #-256	; 0x100
    83dc:	00000787 	andeq	r0, r0, r7, lsl #15
    83e0:	00963c02 	addseq	r3, r6, r2, lsl #24
    83e4:	1b040000 	blne	1083ec <__Stack_Size+0x107fec>
    83e8:	02000025 	andeq	r0, r0, #37	; 0x25
    83ec:	0000963c 	andeq	r9, r0, ip, lsr r6
    83f0:	02010600 	andeq	r0, r1, #0, 12
    83f4:	0000d63e 	andeq	sp, r0, lr, lsr r6
    83f8:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    83fc:	07000000 	streq	r0, [r0, -r0]
    8400:	00000910 	andeq	r0, r0, r0, lsl r9
    8404:	22040001 	andcs	r0, r4, #1
    8408:	02000001 	andeq	r0, r0, #1
    840c:	0000c13e 	andeq	ip, r0, lr, lsr r1
    8410:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8414:	0000092a 	andeq	r0, r0, sl, lsr #18
    8418:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    841c:	0001a602 	andeq	sl, r1, r2, lsl #12
    8420:	52530a00 	subspl	r0, r3, #0, 20
    8424:	023a0300 	eorseq	r0, sl, #0, 6
    8428:	00000086 	andeq	r0, r0, r6, lsl #1
    842c:	07b20b00 	ldreq	r0, [r2, r0, lsl #22]!
    8430:	3b030000 	blcc	c8438 <__Stack_Size+0xc8038>
    8434:	00005302 	andeq	r5, r0, r2, lsl #6
    8438:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    843c:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    8440:	00008602 	andeq	r8, r0, r2, lsl #12
    8444:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
    8448:	03000007 	movweq	r0, #7
    844c:	0053023d 	subseq	r0, r3, sp, lsr r2
    8450:	0a060000 	beq	188458 <__Stack_Size+0x188058>
    8454:	00525242 	subseq	r5, r2, r2, asr #4
    8458:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    845c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8460:	0007c60b 	andeq	ip, r7, fp, lsl #12
    8464:	023f0300 	eorseq	r0, pc, #0, 6
    8468:	00000053 	andeq	r0, r0, r3, asr r0
    846c:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    8470:	40030031 	andmi	r0, r3, r1, lsr r0
    8474:	00008602 	andeq	r8, r0, r2, lsl #12
    8478:	d00b0c00 	andle	r0, fp, r0, lsl #24
    847c:	03000007 	movweq	r0, #7
    8480:	00530241 	subseq	r0, r3, r1, asr #4
    8484:	0a0e0000 	beq	38848c <__Stack_Size+0x38808c>
    8488:	00325243 	eorseq	r5, r2, r3, asr #4
    848c:	86024203 	strhi	r4, [r2], -r3, lsl #4
    8490:	10000000 	andne	r0, r0, r0
    8494:	0007da0b 	andeq	sp, r7, fp, lsl #20
    8498:	02430300 	subeq	r0, r3, #0, 6
    849c:	00000053 	andeq	r0, r0, r3, asr r0
    84a0:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    84a4:	44030033 	strmi	r0, [r3], #-51	; 0x33
    84a8:	00008602 	andeq	r8, r0, r2, lsl #12
    84ac:	e40b1400 	str	r1, [fp], #-1024	; 0x400
    84b0:	03000007 	movweq	r0, #7
    84b4:	00530245 	subseq	r0, r3, r5, asr #4
    84b8:	0b160000 	bleq	5884c0 <__Stack_Size+0x5880c0>
    84bc:	0000023c 	andeq	r0, r0, ip, lsr r2
    84c0:	86024603 	strhi	r4, [r2], -r3, lsl #12
    84c4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    84c8:	0007ee0b 	andeq	lr, r7, fp, lsl #28
    84cc:	02470300 	subeq	r0, r7, #0, 6
    84d0:	00000053 	andeq	r0, r0, r3, asr r0
    84d4:	a40c001a 	strge	r0, [ip], #-26
    84d8:	03000004 	movweq	r0, #4
    84dc:	00e80248 	rsceq	r0, r8, r8, asr #4
    84e0:	100d0000 	andne	r0, sp, r0
    84e4:	02031a04 	andeq	r1, r3, #4, 20	; 0x4000
    84e8:	7a0e0000 	bvc	3884f0 <__Stack_Size+0x3880f0>
    84ec:	04000002 	streq	r0, [r0], #-2
    84f0:	0000411c 	andeq	r4, r0, ip, lsl r1
    84f4:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
    84f8:	04000001 	streq	r0, [r0], #-1
    84fc:	0000531d 	andeq	r5, r0, sp, lsl r3
    8500:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
    8504:	04000001 	streq	r0, [r0], #-1
    8508:	0000531e 	andeq	r5, r0, lr, lsl r3
    850c:	1b0e0600 	blne	389d14 <__Stack_Size+0x389914>
    8510:	0400000b 	streq	r0, [r0], #-11
    8514:	0000531f 	andeq	r5, r0, pc, lsl r3
    8518:	9b0e0800 	blls	38a520 <__Stack_Size+0x38a120>
    851c:	04000005 	streq	r0, [r0], #-5
    8520:	00005320 	andeq	r5, r0, r0, lsr #6
    8524:	b90e0a00 	stmdblt	lr, {r9, fp}
    8528:	04000005 	streq	r0, [r0], #-5
    852c:	00005321 	andeq	r5, r0, r1, lsr #6
    8530:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    8534:	00000aee 	andeq	r0, r0, lr, ror #21
    8538:	01b22204 			; <UNDEFINED> instruction: 0x01b22204
    853c:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    8540:	02472504 	subeq	r2, r7, #4, 10	; 0x1000000
    8544:	130e0000 	movwne	r0, #57344	; 0xe000
    8548:	04000034 	streq	r0, [r0], #-52	; 0x34
    854c:	00005327 	andeq	r5, r0, r7, lsr #6
    8550:	c10e0000 	mrsgt	r0, (UNDEF: 14)
    8554:	04000034 	streq	r0, [r0], #-52	; 0x34
    8558:	00005328 	andeq	r5, r0, r8, lsr #6
    855c:	3f0e0200 	svccc	0x000e0200
    8560:	04000032 	streq	r0, [r0], #-50	; 0x32
    8564:	00005329 	andeq	r5, r0, r9, lsr #6
    8568:	d30e0400 	movwle	r0, #58368	; 0xe400
    856c:	04000034 	streq	r0, [r0], #-52	; 0x34
    8570:	0000532a 	andeq	r5, r0, sl, lsr #6
    8574:	04000600 	streq	r0, [r0], #-1536	; 0x600
    8578:	00003278 	andeq	r3, r0, r8, ror r2
    857c:	020e2b04 	andeq	r2, lr, #4, 22	; 0x1000
    8580:	140d0000 	strne	r0, [sp], #-0
    8584:	02971905 	addseq	r1, r7, #81920	; 0x14000
    8588:	b40e0000 	strlt	r0, [lr], #-0
    858c:	05000026 	streq	r0, [r0, #-38]	; 0x26
    8590:	0000411b 	andeq	r4, r0, fp, lsl r1
    8594:	7a0e0000 	bvc	38859c <__Stack_Size+0x38819c>
    8598:	05000025 	streq	r0, [r0, #-37]	; 0x25
    859c:	0000411c 	andeq	r4, r0, ip, lsl r1
    85a0:	0c0e0400 	cfstrseq	mvf0, [lr], {-0}
    85a4:	05000027 	streq	r0, [r0, #-39]	; 0x27
    85a8:	0000411d 	andeq	r4, r0, sp, lsl r1
    85ac:	d00e0800 	andle	r0, lr, r0, lsl #16
    85b0:	05000026 	streq	r0, [r0, #-38]	; 0x26
    85b4:	0000411e 	andeq	r4, r0, lr, lsl r1
    85b8:	550e0c00 	strpl	r0, [lr, #-3072]	; 0xc00
    85bc:	05000026 	streq	r0, [r0, #-38]	; 0x26
    85c0:	0000411f 	andeq	r4, r0, pc, lsl r1
    85c4:	04001000 	streq	r1, [r0], #-0
    85c8:	00002542 	andeq	r2, r0, r2, asr #10
    85cc:	02522005 	subseq	r2, r2, #5
    85d0:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 85d8 <__Stack_Size+0x81d8>
    85d4:	0100000a 	tsteq	r0, sl
    85d8:	00177c5a 	andseq	r7, r7, sl, asr ip
    85dc:	00009408 	andeq	r9, r0, r8, lsl #8
    85e0:	729c0100 	addsvc	r0, ip, #0, 2
    85e4:	10000003 	andne	r0, r0, r3
    85e8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    85ec:	03725a01 	cmneq	r2, #4096	; 0x1000
    85f0:	41290000 	teqmi	r9, r0
    85f4:	b0110000 	andslt	r0, r1, r0
    85f8:	e5080017 	str	r0, [r8, #-23]
    85fc:	e0000009 	and	r0, r0, r9
    8600:	12000002 	andne	r0, r0, #2
    8604:	31015101 	tstcc	r1, r1, lsl #2
    8608:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    860c:	0040000a 	subeq	r0, r0, sl
    8610:	0017be13 	andseq	fp, r7, r3, lsl lr
    8614:	0009e508 	andeq	lr, r9, r8, lsl #10
    8618:	0002fa00 	andeq	pc, r2, r0, lsl #20
    861c:	51011200 	mrspl	r1, R9_usr
    8620:	01123001 	tsteq	r2, r1
    8624:	000a0350 	andeq	r0, sl, r0, asr r3
    8628:	c8110040 	ldmdagt	r1, {r6}
    862c:	fc080017 	stc2	0, cr0, [r8], {23}
    8630:	14000009 	strne	r0, [r0], #-9
    8634:	12000003 	andne	r0, r0, #3
    8638:	31015101 	tstcc	r1, r1, lsl #2
    863c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8640:	00243d40 	eoreq	r3, r4, r0, asr #26
    8644:	0017d811 	andseq	sp, r7, r1, lsl r8
    8648:	0009fc08 	andeq	pc, r9, r8, lsl #24
    864c:	00032e00 	andeq	r2, r3, r0, lsl #28
    8650:	51011200 	mrspl	r1, R9_usr
    8654:	01123101 	tsteq	r2, r1, lsl #2
    8658:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    865c:	e8110024 	ldmda	r1, {r2, r5}
    8660:	fc080017 	stc2	0, cr0, [r8], {23}
    8664:	48000009 	stmdami	r0, {r0, r3}
    8668:	12000003 	andne	r0, r0, #3
    866c:	31015101 	tstcc	r1, r1, lsl #2
    8670:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8674:	00243f40 	eoreq	r3, r4, r0, asr #30
    8678:	0017f811 	andseq	pc, r7, r1, lsl r8	; <UNPREDICTABLE>
    867c:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8680:	00036200 	andeq	r6, r3, r0, lsl #4
    8684:	51011200 	mrspl	r1, R9_usr
    8688:	01123101 	tsteq	r2, r1, lsl #2
    868c:	40400350 	submi	r0, r0, r0, asr r3
    8690:	06140024 	ldreq	r0, [r4], -r4, lsr #32
    8694:	fc080018 	stc2	0, cr0, [r8], {24}
    8698:	12000009 	andne	r0, r0, #9
    869c:	30015101 	andcc	r5, r1, r1, lsl #2
    86a0:	04150000 	ldreq	r0, [r5], #-0
    86a4:	000001a6 	andeq	r0, r0, r6, lsr #3
    86a8:	00014c0f 	andeq	r4, r1, pc, lsl #24
    86ac:	108c0100 	addne	r0, ip, r0, lsl #2
    86b0:	88080018 	stmdahi	r8, {r3, r4}
    86b4:	01000000 	mrseq	r0, (UNDEF: 0)
    86b8:	0004159c 	muleq	r4, ip, r5
    86bc:	33bb1000 			; <UNDEFINED> instruction: 0x33bb1000
    86c0:	8c010000 	stchi	0, cr0, [r1], {-0}
    86c4:	00000372 	andeq	r0, r0, r2, ror r3
    86c8:	000041b9 			; <UNDEFINED> instruction: 0x000041b9
    86cc:	0033dc10 	eorseq	sp, r3, r0, lsl ip
    86d0:	158c0100 	strne	r0, [ip, #256]	; 0x100
    86d4:	e5000004 	str	r0, [r0, #-4]
    86d8:	16000041 	strne	r0, [r0], -r1, asr #32
    86dc:	00001f3d 	andeq	r1, r0, sp, lsr pc
    86e0:	00418e01 	subeq	r8, r1, r1, lsl #28
    86e4:	42110000 	andsmi	r0, r1, #0
    86e8:	d5160000 	ldrle	r0, [r6, #-0]
    86ec:	01000032 	tsteq	r0, r2, lsr r0
    86f0:	0000418e 	andeq	r4, r0, lr, lsl #3
    86f4:	0042fe00 	subeq	pc, r2, r0, lsl #28
    86f8:	32301600 	eorscc	r1, r0, #0, 12
    86fc:	8f010000 	svchi	0x00010000
    8700:	00000041 	andeq	r0, r0, r1, asr #32
    8704:	00004375 	andeq	r4, r0, r5, ror r3
    8708:	00345216 	eorseq	r5, r4, r6, lsl r2
    870c:	41900100 	orrsmi	r0, r0, r0, lsl #2
    8710:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    8714:	16000043 	strne	r0, [r0], -r3, asr #32
    8718:	0000336b 	andeq	r3, r0, fp, ror #6
    871c:	00419101 	subeq	r9, r1, r1, lsl #2
    8720:	41b90000 			; <UNDEFINED> instruction: 0x41b90000
    8724:	76170000 	ldrvc	r0, [r7], -r0
    8728:	01000033 	tsteq	r0, r3, lsr r0
    872c:	00029792 	muleq	r2, r2, r7
    8730:	5c910200 	lfmpl	f0, 4, [r1], {0}
    8734:	00185618 	andseq	r5, r8, r8, lsl r6
    8738:	000a1308 	andeq	r1, sl, r8, lsl #6
    873c:	50011200 	andpl	r1, r1, r0, lsl #4
    8740:	005c9102 	subseq	r9, ip, r2, lsl #2
    8744:	03041500 	movweq	r1, #17664	; 0x4500
    8748:	0f000002 	svceq	0x00000002
    874c:	00000ca5 	andeq	r0, r0, r5, lsr #25
    8750:	1898e801 	ldmne	r8, {r0, fp, sp, lr, pc}
    8754:	00160800 	andseq	r0, r6, r0, lsl #16
    8758:	9c010000 	stcls	0, cr0, [r1], {-0}
    875c:	0000043e 	andeq	r0, r0, lr, lsr r4
    8760:	0033dc19 	eorseq	sp, r3, r9, lsl ip
    8764:	15e80100 	strbne	r0, [r8, #256]!	; 0x100
    8768:	01000004 	tsteq	r0, r4
    876c:	8e0f0050 	mcrhi	0, 0, r0, cr15, cr0, {2}
    8770:	01000034 	tsteq	r0, r4, lsr r0
    8774:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8778:	00002000 	andeq	r2, r0, r0
    877c:	809c0100 	addshi	r0, ip, r0, lsl #2
    8780:	19000004 	stmdbne	r0, {r2}
    8784:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8788:	0372ff01 	cmneq	r2, #1, 30
    878c:	50010000 	andpl	r0, r1, r0
    8790:	00333210 	eorseq	r3, r3, r0, lsl r2
    8794:	80ff0100 	rscshi	r0, pc, r0, lsl #2
    8798:	8c000004 	stchi	0, cr0, [r0], {4}
    879c:	1a000044 	bne	88b4 <__Stack_Size+0x84b4>
    87a0:	00001f3d 	andeq	r1, r0, sp, lsr pc
    87a4:	41010101 	tstmi	r1, r1, lsl #2
    87a8:	ad000000 	stcge	0, cr0, [r0, #-0]
    87ac:	00000044 	andeq	r0, r0, r4, asr #32
    87b0:	02470415 	subeq	r0, r7, #352321536	; 0x15000000
    87b4:	551b0000 	ldrpl	r0, [fp, #-0]
    87b8:	01000033 	tsteq	r0, r3, lsr r0
    87bc:	00000123 	andeq	r0, r0, r3, lsr #2
    87c0:	000c0000 	andeq	r0, ip, r0
    87c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    87c8:	000004ab 	andeq	r0, r0, fp, lsr #9
    87cc:	0033321c 	eorseq	r3, r3, ip, lsl r2
    87d0:	01230100 	teqeq	r3, r0, lsl #2
    87d4:	00000480 	andeq	r0, r0, r0, lsl #9
    87d8:	1b005001 	blne	1c7e4 <__Stack_Size+0x1c3e4>
    87dc:	00000263 	andeq	r0, r0, r3, ror #4
    87e0:	ae013701 	cdpge	7, 0, cr3, cr1, cr1, {0}
    87e4:	18080018 	stmdane	r8, {r3, r4}
    87e8:	01000000 	mrseq	r0, (UNDEF: 0)
    87ec:	0004de9c 	muleq	r4, ip, lr
    87f0:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    87f4:	37010000 	strcc	r0, [r1, -r0]
    87f8:	00037201 	andeq	r7, r3, r1, lsl #4
    87fc:	1c500100 	ldfnee	f0, [r0], {-0}
    8800:	00001a7c 	andeq	r1, r0, ip, ror sl
    8804:	d6013701 	strle	r3, [r1], -r1, lsl #14
    8808:	01000000 	mrseq	r0, (UNDEF: 0)
    880c:	5f1b0051 	svcpl	0x001b0051
    8810:	01000008 	tsteq	r0, r8
    8814:	18c60162 	stmiane	r6, {r1, r5, r6, r8}^
    8818:	00320800 	eorseq	r0, r2, r0, lsl #16
    881c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8820:	00000563 	andeq	r0, r0, r3, ror #10
    8824:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8828:	01620100 	cmneq	r2, r0, lsl #2
    882c:	00000372 	andeq	r0, r0, r2, ror r3
    8830:	000044e7 	andeq	r4, r0, r7, ror #9
    8834:	0032bd1d 	eorseq	fp, r2, sp, lsl sp
    8838:	01620100 	cmneq	r2, r0, lsl #2
    883c:	00000053 	andeq	r0, r0, r3, asr r0
    8840:	00004520 	andeq	r4, r0, r0, lsr #10
    8844:	001a7c1d 	andseq	r7, sl, sp, lsl ip
    8848:	01620100 	cmneq	r2, r0, lsl #2
    884c:	000000d6 	ldrdeq	r0, [r0], -r6
    8850:	00004541 	andeq	r4, r0, r1, asr #10
    8854:	0034e11a 	eorseq	lr, r4, sl, lsl r1
    8858:	01640100 	cmneq	r4, r0, lsl #2
    885c:	00000041 	andeq	r0, r0, r1, asr #32
    8860:	0000457b 	andeq	r4, r0, fp, ror r5
    8864:	0033fc1a 	eorseq	pc, r3, sl, lsl ip	; <UNPREDICTABLE>
    8868:	01640100 	cmneq	r4, r0, lsl #2
    886c:	00000041 	andeq	r0, r0, r1, asr #32
    8870:	0000459f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    8874:	0034cc1a 	eorseq	ip, r4, sl, lsl ip
    8878:	01640100 	cmneq	r4, r0, lsl #2
    887c:	00000041 	andeq	r0, r0, r1, asr #32
    8880:	000045da 	ldrdeq	r4, [r0], -sl
    8884:	00336b1e 	eorseq	r6, r3, lr, lsl fp
    8888:	01650100 	cmneq	r5, r0, lsl #2
    888c:	00000041 	andeq	r0, r0, r1, asr #32
    8890:	1b005001 	blne	1c89c <__Stack_Size+0x1c49c>
    8894:	000032b0 			; <UNDEFINED> instruction: 0x000032b0
    8898:	00019d01 	andeq	r9, r1, r1, lsl #26
    889c:	12000000 	andne	r0, r0, #0
    88a0:	01000000 	mrseq	r0, (UNDEF: 0)
    88a4:	0005a69c 	muleq	r5, ip, r6
    88a8:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    88ac:	9d010000 	stcls	0, cr0, [r1, #-0]
    88b0:	00037201 	andeq	r7, r3, r1, lsl #4
    88b4:	1d500100 	ldfnee	f0, [r0, #-0]
    88b8:	00003348 	andeq	r3, r0, r8, asr #6
    88bc:	53019d01 	movwpl	r9, #7425	; 0x1d01
    88c0:	22000000 	andcs	r0, r0, #0
    88c4:	1c000046 	stcne	0, cr0, [r0], {70}	; 0x46
    88c8:	00001a7c 	andeq	r1, r0, ip, ror sl
    88cc:	d6019d01 	strle	r9, [r1], -r1, lsl #26
    88d0:	01000000 	mrseq	r0, (UNDEF: 0)
    88d4:	871b0052 			; <UNDEFINED> instruction: 0x871b0052
    88d8:	01000033 	tsteq	r0, r3, lsr r0
    88dc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    88e0:	00160000 	andseq	r0, r6, r0
    88e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    88e8:	000005db 	ldrdeq	r0, [r0], -fp
    88ec:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    88f0:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    88f4:	00000372 	andeq	r0, r0, r2, ror r3
    88f8:	ed1d5001 	ldc	0, cr5, [sp, #-4]
    88fc:	01000033 	tsteq	r0, r3, lsr r0
    8900:	006501bc 	strhteq	r0, [r5], #-28	; 0xffffffe4
    8904:	465c0000 	ldrbmi	r0, [ip], -r0
    8908:	1b000000 	blne	8910 <__Stack_Size+0x8510>
    890c:	0000349e 	muleq	r0, lr, r4
    8910:	0001d501 	andeq	sp, r1, r1, lsl #10
    8914:	16000000 	strne	r0, [r0], -r0
    8918:	01000000 	mrseq	r0, (UNDEF: 0)
    891c:	0006109c 	muleq	r6, ip, r0
    8920:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8924:	d5010000 	strle	r0, [r1, #-0]
    8928:	00037201 	andeq	r7, r3, r1, lsl #4
    892c:	1d500100 	ldfnee	f0, [r0, #-0]
    8930:	000032a3 	andeq	r3, r0, r3, lsr #5
    8934:	5301d501 	movwpl	sp, #5377	; 0x1501
    8938:	7d000000 	stcvc	0, cr0, [r0, #-0]
    893c:	00000046 	andeq	r0, r0, r6, asr #32
    8940:	00341f1b 	eorseq	r1, r4, fp, lsl pc
    8944:	01ea0100 	mvneq	r0, r0, lsl #2
    8948:	00000000 	andeq	r0, r0, r0
    894c:	00000018 	andeq	r0, r0, r8, lsl r0
    8950:	06439c01 	strbeq	r9, [r3], -r1, lsl #24
    8954:	bb1c0000 	bllt	70895c <__Stack_Size+0x70855c>
    8958:	01000033 	tsteq	r0, r3, lsr r0
    895c:	037201ea 	cmneq	r2, #-2147483590	; 0x8000003a
    8960:	50010000 	andpl	r0, r1, r0
    8964:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8968:	01ea0100 	mvneq	r0, r0, lsl #2
    896c:	000000d6 	ldrdeq	r0, [r0], -r6
    8970:	1b005101 	blne	1cd7c <__Stack_Size+0x1c97c>
    8974:	00003306 	andeq	r3, r0, r6, lsl #6
    8978:	00020a01 	andeq	r0, r2, r1, lsl #20
    897c:	16000000 	strne	r0, [r0], -r0
    8980:	01000000 	mrseq	r0, (UNDEF: 0)
    8984:	0006789c 	muleq	r6, ip, r8
    8988:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    898c:	0a010000 	beq	48994 <__Stack_Size+0x48594>
    8990:	00037202 	andeq	r7, r3, r2, lsl #4
    8994:	1d500100 	ldfnee	f0, [r0, #-0]
    8998:	0000325d 	andeq	r3, r0, sp, asr r2
    899c:	53020a01 	movwpl	r0, #10753	; 0x2a01
    89a0:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    89a4:	00000046 	andeq	r0, r0, r6, asr #32
    89a8:	0034451b 	eorseq	r4, r4, fp, lsl r5
    89ac:	021f0100 	andseq	r0, pc, #0, 2
    89b0:	00000000 	andeq	r0, r0, r0
    89b4:	00000018 	andeq	r0, r0, r8, lsl r0
    89b8:	06ab9c01 	strteq	r9, [fp], r1, lsl #24
    89bc:	bb1c0000 	bllt	7089c4 <__Stack_Size+0x7085c4>
    89c0:	01000033 	tsteq	r0, r3, lsr r0
    89c4:	0372021f 	cmneq	r2, #-268435455	; 0xf0000001
    89c8:	50010000 	andpl	r0, r1, r0
    89cc:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    89d0:	021f0100 	andseq	r0, pc, #0, 2
    89d4:	000000d6 	ldrdeq	r0, [r0], -r6
    89d8:	1b005101 	blne	1cde4 <__Stack_Size+0x1c9e4>
    89dc:	00000330 	andeq	r0, r0, r0, lsr r3
    89e0:	f8023b01 			; <UNDEFINED> instruction: 0xf8023b01
    89e4:	08080018 	stmdaeq	r8, {r3, r4}
    89e8:	01000000 	mrseq	r0, (UNDEF: 0)
    89ec:	0006e09c 	muleq	r6, ip, r0
    89f0:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    89f4:	3b010000 	blcc	489fc <__Stack_Size+0x485fc>
    89f8:	00037202 	andeq	r7, r3, r2, lsl #4
    89fc:	1d500100 	ldfnee	f0, [r0, #-0]
    8a00:	00001cc2 	andeq	r1, r0, r2, asr #25
    8a04:	53023b01 	movwpl	r3, #11009	; 0x2b01
    8a08:	bf000000 	svclt	0x00000000
    8a0c:	00000046 	andeq	r0, r0, r6, asr #32
    8a10:	000e261f 	andeq	r2, lr, pc, lsl r6
    8a14:	024e0100 	subeq	r0, lr, #0, 2
    8a18:	00000053 	andeq	r0, r0, r3, asr r0
    8a1c:	08001900 	stmdaeq	r0, {r8, fp, ip}
    8a20:	00000008 	andeq	r0, r0, r8
    8a24:	070b9c01 	streq	r9, [fp, -r1, lsl #24]
    8a28:	bb1d0000 	bllt	748a30 <__Stack_Size+0x748630>
    8a2c:	01000033 	tsteq	r0, r3, lsr r0
    8a30:	0372024e 	cmneq	r2, #-536870908	; 0xe0000004
    8a34:	46e00000 	strbtmi	r0, [r0], r0
    8a38:	1b000000 	blne	8a40 <__Stack_Size+0x8640>
    8a3c:	000033ab 	andeq	r3, r0, fp, lsr #7
    8a40:	00026001 	andeq	r6, r2, r1
    8a44:	0c000000 	stceq	0, cr0, [r0], {-0}
    8a48:	01000000 	mrseq	r0, (UNDEF: 0)
    8a4c:	0007309c 	muleq	r7, ip, r0
    8a50:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8a54:	60010000 	andvs	r0, r1, r0
    8a58:	00037202 	andeq	r7, r3, r2, lsl #4
    8a5c:	00500100 	subseq	r0, r0, r0, lsl #2
    8a60:	0033981b 	eorseq	r9, r3, fp, lsl r8
    8a64:	02730100 	rsbseq	r0, r3, #0, 2
    8a68:	00000000 	andeq	r0, r0, r0
    8a6c:	00000012 	andeq	r0, r0, r2, lsl r0
    8a70:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    8a74:	bb1c0000 	bllt	708a7c <__Stack_Size+0x70867c>
    8a78:	01000033 	tsteq	r0, r3, lsr r0
    8a7c:	03720273 	cmneq	r2, #805306375	; 0x30000007
    8a80:	50010000 	andpl	r0, r1, r0
    8a84:	0032f61d 	eorseq	pc, r2, sp, lsl r6	; <UNPREDICTABLE>
    8a88:	02730100 	rsbseq	r0, r3, #0, 2
    8a8c:	00000065 	andeq	r0, r0, r5, rrx
    8a90:	00004701 	andeq	r4, r0, r1, lsl #14
    8a94:	324a1b00 	subcc	r1, sl, #0, 22
    8a98:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8a9c:	00000002 	andeq	r0, r0, r2
    8aa0:	00001200 	andeq	r1, r0, r0, lsl #4
    8aa4:	9a9c0100 	bls	fe708eac <SCS_BASE+0x1e6faeac>
    8aa8:	1c000007 	stcne	0, cr0, [r0], {7}
    8aac:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8ab0:	72028901 	andvc	r8, r2, #16384	; 0x4000
    8ab4:	01000003 	tsteq	r0, r3
    8ab8:	34b11d50 	ldrtcc	r1, [r1], #3408	; 0xd50
    8abc:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8ac0:	00006502 	andeq	r6, r0, r2, lsl #10
    8ac4:	00472200 	subeq	r2, r7, r0, lsl #4
    8ac8:	7b1b0000 	blvc	6c8ad0 <__Stack_Size+0x6c86d0>
    8acc:	01000034 	tsteq	r0, r4, lsr r0
    8ad0:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    8ad4:	00180000 	andseq	r0, r8, r0
    8ad8:	9c010000 	stcls	0, cr0, [r1], {-0}
    8adc:	000007cd 	andeq	r0, r0, sp, asr #15
    8ae0:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8ae4:	029f0100 	addseq	r0, pc, #0, 2
    8ae8:	00000372 	andeq	r0, r0, r2, ror r3
    8aec:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8af0:	0100001a 	tsteq	r0, sl, lsl r0
    8af4:	00d6029f 	smullseq	r0, r6, pc, r2	; <UNPREDICTABLE>
    8af8:	51010000 	mrspl	r0, (UNDEF: 1)
    8afc:	34641b00 	strbtcc	r1, [r4], #-2816	; 0xb00
    8b00:	bc010000 	stclt	0, cr0, [r1], {-0}
    8b04:	00000002 	andeq	r0, r0, r2
    8b08:	00001800 	andeq	r1, r0, r0, lsl #16
    8b0c:	009c0100 	addseq	r0, ip, r0, lsl #2
    8b10:	1c000008 	stcne	0, cr0, [r0], {8}
    8b14:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8b18:	7202bc01 	andvc	fp, r2, #256	; 0x100
    8b1c:	01000003 	tsteq	r0, r3
    8b20:	1a7c1c50 	bne	1f0fc68 <__Stack_Size+0x1f0f868>
    8b24:	bc010000 	stclt	0, cr0, [r1], {-0}
    8b28:	0000d602 	andeq	sp, r0, r2, lsl #12
    8b2c:	00510100 	subseq	r0, r1, r0, lsl #2
    8b30:	00328f1b 	eorseq	r8, r2, fp, lsl pc
    8b34:	02d90100 	sbcseq	r0, r9, #0, 2
    8b38:	00000000 	andeq	r0, r0, r0
    8b3c:	00000018 	andeq	r0, r0, r8, lsl r0
    8b40:	08339c01 	ldmdaeq	r3!, {r0, sl, fp, ip, pc}
    8b44:	bb1c0000 	bllt	708b4c <__Stack_Size+0x70874c>
    8b48:	01000033 	tsteq	r0, r3, lsr r0
    8b4c:	037202d9 	cmneq	r2, #-1879048179	; 0x9000000d
    8b50:	50010000 	andpl	r0, r1, r0
    8b54:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8b58:	02d90100 	sbcseq	r0, r9, #0, 2
    8b5c:	000000d6 	ldrdeq	r0, [r0], -r6
    8b60:	1b005101 	blne	1cf6c <__Stack_Size+0x1cb6c>
    8b64:	00003402 	andeq	r3, r0, r2, lsl #8
    8b68:	0002f801 	andeq	pc, r2, r1, lsl #16
    8b6c:	16000000 	strne	r0, [r0], -r0
    8b70:	01000000 	mrseq	r0, (UNDEF: 0)
    8b74:	0008689c 	muleq	r8, ip, r8
    8b78:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b7c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8b80:	00037202 	andeq	r7, r3, r2, lsl #4
    8b84:	1d500100 	ldfnee	f0, [r0, #-0]
    8b88:	000032c6 	andeq	r3, r0, r6, asr #5
    8b8c:	5302f801 	movwpl	pc, #10241	; 0x2801	; <UNPREDICTABLE>
    8b90:	43000000 	movwmi	r0, #0
    8b94:	00000047 	andeq	r0, r0, r7, asr #32
    8b98:	0034371b 	eorseq	r3, r4, fp, lsl r7
    8b9c:	030d0100 	movweq	r0, #53504	; 0xd100
    8ba0:	00000000 	andeq	r0, r0, r0
    8ba4:	00000018 	andeq	r0, r0, r8, lsl r0
    8ba8:	089b9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}
    8bac:	bb1c0000 	bllt	708bb4 <__Stack_Size+0x7087b4>
    8bb0:	01000033 	tsteq	r0, r3, lsr r0
    8bb4:	0372030d 	cmneq	r2, #872415232	; 0x34000000
    8bb8:	50010000 	andpl	r0, r1, r0
    8bbc:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8bc0:	030d0100 	movweq	r0, #53504	; 0xd100
    8bc4:	000000d6 	ldrdeq	r0, [r0], -r6
    8bc8:	1f005101 	svcne	0x00005101
    8bcc:	0000038b 	andeq	r0, r0, fp, lsl #7
    8bd0:	ab033501 	blge	d5fdc <__Stack_Size+0xd5bdc>
    8bd4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8bd8:	0c080019 	stceq	0, cr0, [r8], {25}
    8bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    8be0:	0008e49c 	muleq	r8, ip, r4
    8be4:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8be8:	35010000 	strcc	r0, [r1, #-0]
    8bec:	00037203 	andeq	r7, r3, r3, lsl #4
    8bf0:	00476400 	subeq	r6, r7, r0, lsl #8
    8bf4:	33271c00 	teqcc	r7, #0, 24
    8bf8:	35010000 	strcc	r0, [r1, #-0]
    8bfc:	00005303 	andeq	r5, r0, r3, lsl #6
    8c00:	1a510100 	bne	1449008 <__Stack_Size+0x1448c08>
    8c04:	00001c4c 	andeq	r1, r0, ip, asr #24
    8c08:	ab033701 	blge	d6814 <__Stack_Size+0xd6414>
    8c0c:	85000000 	strhi	r0, [r0, #-0]
    8c10:	00000047 	andeq	r0, r0, r7, asr #32
    8c14:	0008c31b 	andeq	ip, r8, fp, lsl r3
    8c18:	03690100 	cmneq	r9, #0, 2
    8c1c:	08001914 	stmdaeq	r0, {r2, r4, r8, fp, ip}
    8c20:	00000008 	andeq	r0, r0, r8
    8c24:	09199c01 	ldmdbeq	r9, {r0, sl, fp, ip, pc}
    8c28:	bb1c0000 	bllt	708c30 <__Stack_Size+0x708830>
    8c2c:	01000033 	tsteq	r0, r3, lsr r0
    8c30:	03720369 	cmneq	r2, #-1543503871	; 0xa4000001
    8c34:	50010000 	andpl	r0, r1, r0
    8c38:	0033271d 	eorseq	r2, r3, sp, lsl r7
    8c3c:	03690100 	cmneq	r9, #0, 2
    8c40:	00000053 	andeq	r0, r0, r3, asr r0
    8c44:	000047ad 	andeq	r4, r0, sp, lsr #15
    8c48:	101e1f00 	andsne	r1, lr, r0, lsl #30
    8c4c:	8a010000 	bhi	48c54 <__Stack_Size+0x48854>
    8c50:	0000b603 	andeq	fp, r0, r3, lsl #12
    8c54:	00191c00 	andseq	r1, r9, r0, lsl #24
    8c58:	00003e08 	andeq	r3, r0, r8, lsl #28
    8c5c:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    8c60:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    8c64:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8c68:	72038a01 	andvc	r8, r3, #4096	; 0x1000
    8c6c:	ce000003 	cdpgt	0, 0, cr0, cr0, cr3, {0}
    8c70:	1d000047 	stcne	0, cr0, [r0, #-284]	; 0xfffffee4
    8c74:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
    8c78:	53038a01 	movwpl	r8, #14849	; 0x3a01
    8c7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8c80:	1a000048 	bne	8da8 <__Stack_Size+0x89a8>
    8c84:	000033fb 	strdeq	r3, [r0], -fp
    8c88:	41038c01 	tstmi	r3, r1, lsl #24
    8c8c:	34000000 	strcc	r0, [r0], #-0
    8c90:	1a000048 	bne	8db8 <__Stack_Size+0x89b8>
    8c94:	000034cc 	andeq	r3, r0, ip, asr #9
    8c98:	41038c01 	tstmi	r3, r1, lsl #24
    8c9c:	b2000000 	andlt	r0, r0, #0
    8ca0:	1a000048 	bne	8dc8 <__Stack_Size+0x89c8>
    8ca4:	000034e1 	andeq	r3, r0, r1, ror #9
    8ca8:	41038c01 	tstmi	r3, r1, lsl #24
    8cac:	fa000000 	blx	8cb4 <__Stack_Size+0x88b4>
    8cb0:	1a000048 	bne	8dd8 <__Stack_Size+0x89d8>
    8cb4:	00001c4c 	andeq	r1, r0, ip, asr #24
    8cb8:	b6038d01 	strlt	r8, [r3], -r1, lsl #26
    8cbc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8cc0:	00000049 	andeq	r0, r0, r9, asr #32
    8cc4:	0032de1b 	eorseq	sp, r2, fp, lsl lr
    8cc8:	03da0100 	bicseq	r0, sl, #0, 2
    8ccc:	00000000 	andeq	r0, r0, r0
    8cd0:	0000000e 	andeq	r0, r0, lr
    8cd4:	09e59c01 	stmibeq	r5!, {r0, sl, fp, ip, pc}^
    8cd8:	bb1c0000 	bllt	708ce0 <__Stack_Size+0x7088e0>
    8cdc:	01000033 	tsteq	r0, r3, lsr r0
    8ce0:	037203da 	cmneq	r2, #1744830467	; 0x68000003
    8ce4:	50010000 	andpl	r0, r1, r0
    8ce8:	0032bd1d 	eorseq	fp, r2, sp, lsl sp
    8cec:	03da0100 	bicseq	r0, sl, #0, 2
    8cf0:	00000053 	andeq	r0, r0, r3, asr r0
    8cf4:	0000493d 	andeq	r4, r0, sp, lsr r9
    8cf8:	0033fb1a 	eorseq	pc, r3, sl, lsl fp	; <UNPREDICTABLE>
    8cfc:	03dc0100 	bicseq	r0, ip, #0, 2
    8d00:	00000053 	andeq	r0, r0, r3, asr r0
    8d04:	0000495e 	andeq	r4, r0, lr, asr r9
    8d08:	0034cc20 	eorseq	ip, r4, r0, lsr #24
    8d0c:	03dc0100 	bicseq	r0, ip, #0, 2
    8d10:	00000053 	andeq	r0, r0, r3, asr r0
    8d14:	1f672100 	svcne	0x00672100
    8d18:	14050000 	strne	r0, [r5], #-0
    8d1c:	0009fc01 	andeq	pc, r9, r1, lsl #24
    8d20:	00412200 	subeq	r2, r1, r0, lsl #4
    8d24:	d6220000 	strtle	r0, [r2], -r0
    8d28:	00000000 	andeq	r0, r0, r0
    8d2c:	0025b021 	eoreq	fp, r5, r1, lsr #32
    8d30:	01150500 	tsteq	r5, r0, lsl #10
    8d34:	00000a13 	andeq	r0, r0, r3, lsl sl
    8d38:	00004122 	andeq	r4, r0, r2, lsr #2
    8d3c:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    8d40:	21000000 	mrscs	r0, (UNDEF: 0)
    8d44:	0000273b 	andeq	r2, r0, fp, lsr r7
    8d48:	25011005 	strcs	r1, [r1, #-5]
    8d4c:	2200000a 	andcs	r0, r0, #10
    8d50:	00000a25 	andeq	r0, r0, r5, lsr #20
    8d54:	97041500 	strls	r1, [r4, -r0, lsl #10]
    8d58:	00000002 	andeq	r0, r0, r2
    8d5c:	00000058 	andeq	r0, r0, r8, asr r0
    8d60:	1da60002 	stcne	0, cr0, [r6, #8]!
    8d64:	01040000 	mrseq	r0, (UNDEF: 4)
    8d68:	000029ff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    8d6c:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
    8d70:	080001a2 	stmdaeq	r0, {r1, r5, r7, r8}
    8d74:	2f62696c 	svccs	0x0062696c
    8d78:	2f637273 	svccs	0x00637273
    8d7c:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    8d80:	336d7865 	cmncc	sp, #6619136	; 0x650000
    8d84:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    8d88:	732e6f72 	teqvc	lr, #456	; 0x1c8
    8d8c:	73552f00 	cmpvc	r5, #0, 30
    8d90:	2f737265 	svccs	0x00737265
    8d94:	63616d69 	cmnvs	r1, #6720	; 0x1a40
    8d98:	7075432f 	rsbsvc	r4, r5, pc, lsr #6
    8d9c:	6e6f7244 	cdpvs	2, 6, cr7, cr15, cr4, {2}
    8da0:	6f425f65 	svcvs	0x00425f65
    8da4:	002f746f 	eoreq	r7, pc, pc, ror #8
    8da8:	20554e47 	subscs	r4, r5, r7, asr #28
    8dac:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    8db0:	2e34322e 	cdpcs	2, 3, cr3, cr4, cr14, {1}
    8db4:	80010030 	andhi	r0, r1, r0, lsr r0
    8db8:	000000ec 	andeq	r0, r0, ip, ror #1
    8dbc:	1dba0004 	ldcne	0, cr0, [sl, #16]!
    8dc0:	01040000 	mrseq	r0, (UNDEF: 4)
    8dc4:	00000029 	andeq	r0, r0, r9, lsr #32
    8dc8:	0034f801 	eorseq	pc, r4, r1, lsl #16
    8dcc:	00039f00 	andeq	r9, r3, r0, lsl #30
    8dd0:	000be800 	andeq	lr, fp, r0, lsl #16
    8dd4:	00000000 	andeq	r0, r0, r0
    8dd8:	002a9900 	eoreq	r9, sl, r0, lsl #18
    8ddc:	352a0200 	strcc	r0, [sl, #-512]!	; 0x200
    8de0:	d7010000 	strle	r0, [r1, -r0]
    8de4:	0800195c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, ip}
    8de8:	00000050 	andeq	r0, r0, r0, asr r0
    8dec:	005e9c01 	subseq	r9, lr, r1, lsl #24
    8df0:	23030000 	movwcs	r0, #12288	; 0x3000
    8df4:	01000035 	tsteq	r0, r5, lsr r0
    8df8:	00005ed9 	ldrdeq	r5, [r0], -r9
    8dfc:	35130400 	ldrcc	r0, [r3, #-1024]	; 0x400
    8e00:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8e04:	0000005e 	andeq	r0, r0, lr, asr r0
    8e08:	00004985 	andeq	r4, r0, r5, lsl #19
    8e0c:	00198e05 	andseq	r8, r9, r5, lsl #28
    8e10:	0000dd08 	andeq	sp, r0, r8, lsl #26
    8e14:	04060000 	streq	r0, [r6], #-0
    8e18:	00000064 	andeq	r0, r0, r4, rrx
    8e1c:	33070407 	movwcc	r0, #29703	; 0x7407
    8e20:	08000009 	stmdaeq	r0, {r0, r3}
    8e24:	0000351b 	andeq	r3, r0, fp, lsl r5
    8e28:	00645f01 	rsbeq	r5, r4, r1, lsl #30
    8e2c:	3e080000 	cdpcc	0, 0, cr0, cr8, cr0, {0}
    8e30:	01000035 	tsteq	r0, r5, lsr r0
    8e34:	00006461 	andeq	r6, r0, r1, ror #8
    8e38:	35520800 	ldrbcc	r0, [r2, #-2048]	; 0x800
    8e3c:	63010000 	movwvs	r0, #4096	; 0x1000
    8e40:	00000064 	andeq	r0, r0, r4, rrx
    8e44:	00353808 	eorseq	r3, r5, r8, lsl #16
    8e48:	64660100 	strbtvs	r0, [r6], #-256	; 0x100
    8e4c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8e50:	000034f2 	strdeq	r3, [r0], -r2
    8e54:	00646801 	rsbeq	r6, r4, r1, lsl #16
    8e58:	ea090000 	b	248e60 <__Stack_Size+0x248a60>
    8e5c:	01000034 	tsteq	r0, r4, lsr r0
    8e60:	00c00a6b 	sbceq	r0, r0, fp, ror #20
    8e64:	00b90000 	adcseq	r0, r9, r0
    8e68:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
    8e6c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    8e70:	07040700 	streq	r0, [r4, -r0, lsl #14]
    8e74:	0000092a 	andeq	r0, r0, sl, lsr #18
    8e78:	00c60406 	sbceq	r0, r6, r6, lsl #8
    8e7c:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    8e80:	00003545 	andeq	r3, r0, r5, asr #10
    8e84:	00d87f01 	sbcseq	r7, r8, r1, lsl #30
    8e88:	03050000 	movweq	r0, #20480	; 0x5000
    8e8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8e90:	0000a90e 	andeq	sl, r0, lr, lsl #18
    8e94:	0bec0f00 	bleq	ffb0ca9c <SCS_BASE+0x1fafea9c>
    8e98:	72010000 	andvc	r0, r1, #0
    8e9c:	000000e8 	andeq	r0, r0, r8, ror #1
    8ea0:	69050410 	stmdbvs	r5, {r4, sl}
    8ea4:	0000746e 	andeq	r7, r0, lr, ror #8
    8ea8:	000003f6 	strdeq	r0, [r0], -r6
    8eac:	1e920004 	cdpne	0, 9, cr0, cr2, cr4, {0}
    8eb0:	01040000 	mrseq	r0, (UNDEF: 4)
    8eb4:	00000029 	andeq	r0, r0, r9, lsr #32
    8eb8:	00357b01 	eorseq	r7, r5, r1, lsl #22
    8ebc:	00039f00 	andeq	r9, r3, r0, lsl #30
    8ec0:	000bf800 	andeq	pc, fp, r0, lsl #16
    8ec4:	00000000 	andeq	r0, r0, r0
    8ec8:	002af200 	eoreq	pc, sl, r0, lsl #4
    8ecc:	05040200 	streq	r0, [r4, #-512]	; 0x200
    8ed0:	00000826 	andeq	r0, r0, r6, lsr #16
    8ed4:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    8ed8:	02000007 	andeq	r0, r0, #7
    8edc:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    8ee0:	04020000 	streq	r0, [r2], #-0
    8ee4:	00093307 	andeq	r3, r9, r7, lsl #6
    8ee8:	31750300 	cmncc	r5, r0, lsl #6
    8eec:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    8ef0:	0000004c 	andeq	r0, r0, ip, asr #32
    8ef4:	d0070202 	andle	r0, r7, r2, lsl #4
    8ef8:	0300000b 	movweq	r0, #11
    8efc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8f00:	00005d29 	andeq	r5, r0, r9, lsr #26
    8f04:	08010200 	stmdaeq	r1, {r9}
    8f08:	000009d5 	ldrdeq	r0, [r0], -r5
    8f0c:	2a070402 	bcs	1c9f1c <__Stack_Size+0x1c9b1c>
    8f10:	04000009 	streq	r0, [r0], #-9
    8f14:	00005304 	andeq	r5, r0, r4, lsl #6
    8f18:	13ec0500 	mvnne	r0, #0, 10
    8f1c:	03010000 	movweq	r0, #4096	; 0x1000
    8f20:	00009630 	andeq	r9, r0, r0, lsr r6
    8f24:	14000600 	strne	r0, [r0], #-1536	; 0x600
    8f28:	06000000 	streq	r0, [r0], -r0
    8f2c:	00001496 	muleq	r0, r6, r4
    8f30:	14290601 	strtne	r0, [r9], #-1537	; 0x601
    8f34:	06020000 	streq	r0, [r2], -r0
    8f38:	00001488 	andeq	r1, r0, r8, lsl #9
    8f3c:	ed070003 	stc	0, cr0, [r7, #-12]
    8f40:	03000013 	movweq	r0, #19
    8f44:	00007137 	andeq	r7, r0, r7, lsr r1
    8f48:	183e0800 	ldmdane	lr!, {fp}
    8f4c:	030c0000 	movweq	r0, #49152	; 0xc000
    8f50:	0000de3b 	andeq	sp, r0, fp, lsr lr
    8f54:	15b40900 	ldrne	r0, [r4, #2304]!	; 0x900
    8f58:	53030000 	movwpl	r0, #12288	; 0x3000
    8f5c:	00000041 	andeq	r0, r0, r1, asr #32
    8f60:	198a0900 	stmibne	sl, {r8, fp}
    8f64:	54030000 	strpl	r0, [r3], #-0
    8f68:	00000041 	andeq	r0, r0, r1, asr #32
    8f6c:	37460902 	strbcc	r0, [r6, -r2, lsl #18]
    8f70:	55030000 	strpl	r0, [r3, #-0]
    8f74:	00000041 	andeq	r0, r0, r1, asr #32
    8f78:	18ad0904 	stmiane	sp!, {r2, r8, fp}
    8f7c:	56030000 	strpl	r0, [r3], -r0
    8f80:	000000ed 	andeq	r0, r0, sp, ror #1
    8f84:	6b0a0008 	blvs	288fac <__Stack_Size+0x288bac>
    8f88:	ed000000 	stc	0, cr0, [r0, #-0]
    8f8c:	0b000000 	bleq	8f94 <__Stack_Size+0x8b94>
    8f90:	00000041 	andeq	r0, r0, r1, asr #32
    8f94:	de040400 	cfcpysle	mvf0, mvf4
    8f98:	07000000 	streq	r0, [r0, -r0]
    8f9c:	0000183f 	andeq	r1, r0, pc, lsr r8
    8fa0:	00a15703 	adceq	r5, r1, r3, lsl #14
    8fa4:	420c0000 	andmi	r0, ip, #0
    8fa8:	03020057 	movweq	r0, #8279	; 0x2057
    8fac:	00012265 	andeq	r2, r1, r5, ror #4
    8fb0:	62620d00 	rsbvs	r0, r2, #0, 26
    8fb4:	67030031 	smladxvs	r3, r1, r0, r0
    8fb8:	00000053 	andeq	r0, r0, r3, asr r0
    8fbc:	62620d00 	rsbvs	r0, r2, #0, 26
    8fc0:	68030030 	stmdavs	r3, {r4, r5}
    8fc4:	00000053 	andeq	r0, r0, r3, asr r0
    8fc8:	020e0001 	andeq	r0, lr, #1
    8fcc:	013e6203 	teqeq	lr, r3, lsl #4
    8fd0:	770f0000 	strvc	r0, [pc, -r0]
    8fd4:	41640300 	cmnmi	r4, r0, lsl #6
    8fd8:	0f000000 	svceq	0x00000000
    8fdc:	03007762 	movweq	r7, #1890	; 0x762
    8fe0:	0000fe6a 	andeq	pc, r0, sl, ror #28
    8fe4:	ff070000 			; <UNDEFINED> instruction: 0xff070000
    8fe8:	03000019 	movweq	r0, #25
    8fec:	0001226b 	andeq	r2, r1, fp, ror #4
    8ff0:	15310800 	ldrne	r0, [r1, #-2048]!	; 0x800
    8ff4:	031c0000 	tsteq	ip, #0
    8ff8:	0001da6d 	andeq	sp, r1, sp, ror #20
    8ffc:	18ed0900 	stmiane	sp!, {r8, fp}^
    9000:	6f030000 	svcvs	0x00030000
    9004:	00000053 	andeq	r0, r0, r3, asr r0
    9008:	14a00900 	strtne	r0, [r0], #2304	; 0x900
    900c:	70030000 	andvc	r0, r3, r0
    9010:	00000053 	andeq	r0, r0, r3, asr r0
    9014:	167c0901 	ldrbtne	r0, [ip], -r1, lsl #18
    9018:	71030000 	mrsvc	r0, (UNDEF: 3)
    901c:	0000013e 	andeq	r0, r0, lr, lsr r1
    9020:	15570902 	ldrbne	r0, [r7, #-2306]	; 0x902
    9024:	72030000 	andvc	r0, r3, #0
    9028:	0000013e 	andeq	r0, r0, lr, lsr r1
    902c:	175c0904 	ldrbne	r0, [ip, -r4, lsl #18]
    9030:	73030000 	movwvc	r0, #12288	; 0x3000
    9034:	0000013e 	andeq	r0, r0, lr, lsr r1
    9038:	188c0906 	stmne	ip, {r1, r2, r8, fp}
    903c:	75030000 	strvc	r0, [r3, #-0]
    9040:	00000053 	andeq	r0, r0, r3, asr r0
    9044:	197a0908 	ldmdbne	sl!, {r3, r8, fp}^
    9048:	76030000 	strvc	r0, [r3], -r0
    904c:	00000053 	andeq	r0, r0, r3, asr r0
    9050:	17680909 	strbne	r0, [r8, -r9, lsl #18]!
    9054:	77030000 	strvc	r0, [r3, -r0]
    9058:	00000053 	andeq	r0, r0, r3, asr r0
    905c:	17b6090a 	ldrne	r0, [r6, sl, lsl #18]!
    9060:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    9064:	00000053 	andeq	r0, r0, r3, asr r0
    9068:	1825090b 	stmdane	r5!, {r0, r1, r3, r8, fp}
    906c:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    9070:	00000053 	andeq	r0, r0, r3, asr r0
    9074:	195e090c 	ldmdbne	lr, {r2, r3, r8, fp}^
    9078:	7c030000 	stcvc	0, cr0, [r3], {-0}
    907c:	000000f3 	strdeq	r0, [r0], -r3
    9080:	32070010 	andcc	r0, r7, #16
    9084:	03000015 	movweq	r0, #21
    9088:	0001497d 	andeq	r4, r1, sp, ror r9
    908c:	139f0800 	orrsne	r0, pc, #0, 16
    9090:	03300000 	teqeq	r0, #0
    9094:	0002827f 	andeq	r8, r2, pc, ror r2
    9098:	29650900 	stmdbcs	r5!, {r8, fp}^
    909c:	81030000 	mrshi	r0, (UNDEF: 3)
    90a0:	00000283 	andeq	r0, r0, r3, lsl #5
    90a4:	16cc0900 	strbne	r0, [ip], r0, lsl #18
    90a8:	82030000 	andhi	r0, r3, #0
    90ac:	00000283 	andeq	r0, r0, r3, lsl #5
    90b0:	146f0904 	strbtne	r0, [pc], #-2308	; 90b8 <__Stack_Size+0x8cb8>
    90b4:	85030000 	strhi	r0, [r3, #-0]
    90b8:	00000283 	andeq	r0, r0, r3, lsl #5
    90bc:	140c0908 	strne	r0, [ip], #-2312	; 0x908
    90c0:	86030000 	strhi	r0, [r3], -r0
    90c4:	00000283 	andeq	r0, r0, r3, lsl #5
    90c8:	1442090c 	strbne	r0, [r2], #-2316	; 0x90c
    90cc:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    90d0:	00000298 	muleq	r0, r8, r2
    90d4:	13c30910 	bicne	r0, r3, #16, 18	; 0x40000
    90d8:	a3030000 	movwge	r0, #12288	; 0x3000
    90dc:	00000298 	muleq	r0, r8, r2
    90e0:	14530914 	ldrbne	r0, [r3], #-2324	; 0x914
    90e4:	ad030000 	stcge	0, cr0, [r3, #-0]
    90e8:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    90ec:	16980918 			; <UNDEFINED> instruction: 0x16980918
    90f0:	af030000 	svcge	0x00030000
    90f4:	000000ed 	andeq	r0, r0, sp, ror #1
    90f8:	19db091c 	ldmibne	fp, {r2, r3, r4, r8, fp}^
    90fc:	b0030000 	andlt	r0, r3, r0
    9100:	000000ed 	andeq	r0, r0, sp, ror #1
    9104:	18d90920 	ldmne	r9, {r5, r8, fp}^
    9108:	b1030000 	mrslt	r0, (UNDEF: 3)
    910c:	000000ed 	andeq	r0, r0, sp, ror #1
    9110:	13ac0924 			; <UNDEFINED> instruction: 0x13ac0924
    9114:	b5030000 	strlt	r0, [r3, #-0]
    9118:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    911c:	37430928 	strbcc	r0, [r3, -r8, lsr #18]
    9120:	b7030000 	strlt	r0, [r3, -r0]
    9124:	00000053 	andeq	r0, r0, r3, asr r0
    9128:	0410002c 	ldreq	r0, [r0], #-44	; 0x2c
    912c:	00028204 	andeq	r8, r2, r4, lsl #4
    9130:	00960a00 	addseq	r0, r6, r0, lsl #20
    9134:	02980000 	addseq	r0, r8, #0
    9138:	530b0000 	movwpl	r0, #45056	; 0xb000
    913c:	00000000 	andeq	r0, r0, r0
    9140:	02890404 	addeq	r0, r9, #4, 8	; 0x4000000
    9144:	960a0000 	strls	r0, [sl], -r0
    9148:	b2000000 	andlt	r0, r0, #0
    914c:	0b000002 	bleq	915c <__Stack_Size+0x8d5c>
    9150:	00000053 	andeq	r0, r0, r3, asr r0
    9154:	0000530b 	andeq	r5, r0, fp, lsl #6
    9158:	04040000 	streq	r0, [r4], #-0
    915c:	0000029e 	muleq	r0, lr, r2
    9160:	a0070411 	andge	r0, r7, r1, lsl r4
    9164:	03000013 	movweq	r0, #19
    9168:	0001e5b9 			; <UNDEFINED> instruction: 0x0001e5b9
    916c:	14f20800 	ldrbtne	r0, [r2], #2048	; 0x800
    9170:	03240000 	teqeq	r4, #0
    9174:	00033ebb 			; <UNDEFINED> instruction: 0x00033ebb
    9178:	17f40900 	ldrbne	r0, [r4, r0, lsl #18]!
    917c:	bd030000 	stclt	0, cr0, [r3, #-0]
    9180:	00000283 	andeq	r0, r0, r3, lsl #5
    9184:	16f00900 	ldrbtne	r0, [r0], r0, lsl #18
    9188:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    918c:	00000283 	andeq	r0, r0, r3, lsl #5
    9190:	16540904 	ldrbne	r0, [r4], -r4, lsl #18
    9194:	bf030000 	svclt	0x00030000
    9198:	00000283 	andeq	r0, r0, r3, lsl #5
    919c:	17060908 	strne	r0, [r6, -r8, lsl #18]
    91a0:	c0030000 	andgt	r0, r3, r0
    91a4:	00000283 	andeq	r0, r0, r3, lsl #5
    91a8:	150a090c 	strne	r0, [sl, #-2316]	; 0x90c
    91ac:	c1030000 	mrsgt	r0, (UNDEF: 3)
    91b0:	00000283 	andeq	r0, r0, r3, lsl #5
    91b4:	18b60910 	ldmne	r6!, {r4, r8, fp}
    91b8:	c2030000 	andgt	r0, r3, #0
    91bc:	00000283 	andeq	r0, r0, r3, lsl #5
    91c0:	19960914 	ldmibne	r6, {r2, r4, r8, fp}
    91c4:	c3030000 	movwgt	r0, #12288	; 0x3000
    91c8:	00000283 	andeq	r0, r0, r3, lsl #5
    91cc:	159e0918 	ldrne	r0, [lr, #2328]	; 0x918
    91d0:	c4030000 	strgt	r0, [r3], #-0
    91d4:	00000283 	andeq	r0, r0, r3, lsl #5
    91d8:	1666091c 			; <UNDEFINED> instruction: 0x1666091c
    91dc:	c5030000 	strgt	r0, [r3, #-0]
    91e0:	00000283 	andeq	r0, r0, r3, lsl #5
    91e4:	f3070020 	vhadd.u8	d0, d7, d16
    91e8:	03000014 	movweq	r0, #20
    91ec:	0002c5c7 	andeq	ip, r2, r7, asr #11
    91f0:	03621200 	cmneq	r2, #0, 4
    91f4:	35010000 	strcc	r0, [r1, #-0]
    91f8:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    91fc:	00000034 	andeq	r0, r0, r4, lsr r0
    9200:	d6139c01 	ldrle	r9, [r3], -r1, lsl #24
    9204:	03000013 	movweq	r0, #19
    9208:	0002baee 	andeq	fp, r2, lr, ror #21
    920c:	35641300 	strbcc	r1, [r4, #-768]!	; 0x300
    9210:	ef030000 	svc	0x00030000
    9214:	0000033e 	andeq	r0, r0, lr, lsr r3
    9218:	00195214 	andseq	r5, r9, r4, lsl r2
    921c:	da270100 	ble	9c9624 <__Stack_Size+0x9c9224>
    9220:	05000001 	streq	r0, [r0, #-1]
    9224:	0006f403 	andeq	pc, r6, r3, lsl #8
    9228:	35961420 	ldrcc	r1, [r6, #1056]	; 0x420
    922c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    9230:	00000053 	andeq	r0, r0, r3, asr r0
    9234:	06f00305 	ldrbteq	r0, [r0], r5, lsl #6
    9238:	c0142000 	andsgt	r2, r4, r0
    923c:	01000015 	tsteq	r0, r5, lsl r0
    9240:	0003a31d 	andeq	sl, r3, sp, lsl r3
    9244:	14030500 	strne	r0, [r3], #-1280	; 0x500
    9248:	04200007 	strteq	r0, [r0], #-7
    924c:	0001da04 	andeq	sp, r1, r4, lsl #20
    9250:	359e1400 	ldrcc	r1, [lr, #1024]	; 0x400
    9254:	20010000 	andcs	r0, r1, r0
    9258:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    925c:	06ec0305 	strbteq	r0, [ip], r5, lsl #6
    9260:	04042000 	streq	r2, [r4], #-0
    9264:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    9268:	00356314 	eorseq	r6, r5, r4, lsl r3
    926c:	d1280100 	teqle	r8, r0, lsl #2
    9270:	05000003 	streq	r0, [r0, #-3]
    9274:	00071003 	andeq	r1, r7, r3
    9278:	3e040420 	cfcpydcc	mvd0, mvd4
    927c:	14000003 	strne	r0, [r0], #-3
    9280:	00003559 	andeq	r3, r0, r9, asr r5
    9284:	00412501 	subeq	r2, r1, r1, lsl #10
    9288:	03050000 	movweq	r0, #20480	; 0x5000
    928c:	200006e8 	andcs	r0, r0, r8, ror #13
    9290:	001a8514 	andseq	r8, sl, r4, lsl r5
    9294:	41260100 	teqmi	r6, r0, lsl #2
    9298:	05000000 	streq	r0, [r0, #-0]
    929c:	00071803 	andeq	r1, r7, r3, lsl #16
    92a0:	0e250020 	cdpeq	0, 2, cr0, cr5, cr0, {1}
    92a4:	00040000 	andeq	r0, r4, r0
    92a8:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    92ac:	00290104 	eoreq	r0, r9, r4, lsl #2
    92b0:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    92b4:	9f000035 	svcls	0x00000035
    92b8:	78000003 	stmdavc	r0, {r0, r1}
    92bc:	0000000c 	andeq	r0, r0, ip
    92c0:	81000000 	mrshi	r0, (UNDEF: 0)
    92c4:	0200002b 	andeq	r0, r0, #43	; 0x2b
    92c8:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    92cc:	02020000 	andeq	r0, r2, #0
    92d0:	0007f805 	andeq	pc, r7, r5, lsl #16
    92d4:	06010200 	streq	r0, [r1], -r0, lsl #4
    92d8:	000009d7 	ldrdeq	r0, [r0], -r7
    92dc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    92e0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    92e4:	02000000 	andeq	r0, r0, #0
    92e8:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    92ec:	75030000 	strvc	r0, [r3, #-0]
    92f0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    92f4:	00005728 	andeq	r5, r0, r8, lsr #14
    92f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    92fc:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9300:	00387503 	eorseq	r7, r8, r3, lsl #10
    9304:	00682902 	rsbeq	r2, r8, r2, lsl #18
    9308:	01020000 	mrseq	r0, (UNDEF: 2)
    930c:	0009d508 	andeq	sp, r9, r8, lsl #10
    9310:	02010400 	andeq	r0, r1, #0, 8
    9314:	0000843a 	andeq	r8, r0, sl, lsr r4
    9318:	086e0500 	stmdaeq	lr!, {r8, sl}^
    931c:	05000000 	streq	r0, [r0, #-0]
    9320:	00000289 	andeq	r0, r0, r9, lsl #5
    9324:	fc060001 	stc2	0, cr0, [r6], {1}
    9328:	02000005 	andeq	r0, r0, #5
    932c:	00006f3a 	andeq	r6, r0, sl, lsr pc
    9330:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9334:	0000092a 	andeq	r0, r0, sl, lsr #18
    9338:	00160007 	andseq	r0, r6, r7
    933c:	16030100 	strne	r0, [r3], -r0, lsl #2
    9340:	000000bb 	strheq	r0, [r0], -fp
    9344:	00177e05 	andseq	r7, r7, r5, lsl #28
    9348:	99050000 	stmdbls	r5, {}	; <UNPREDICTABLE>
    934c:	01000018 	tsteq	r0, r8, lsl r0
    9350:	00158b05 	andseq	r8, r5, r5, lsl #22
    9354:	ef050200 	svc	0x00050200
    9358:	03000019 	movweq	r0, #25
    935c:	14f70700 	ldrbtne	r0, [r7], #1792	; 0x700
    9360:	03010000 	movweq	r0, #4096	; 0x1000
    9364:	00011c1f 	andeq	r1, r1, pc, lsl ip
    9368:	39080500 	stmdbcc	r8, {r8, sl}
    936c:	05000000 	streq	r0, [r0, #-0]
    9370:	000037d6 	ldrdeq	r3, [r0], -r6
    9374:	07bc0501 	ldreq	r0, [ip, r1, lsl #10]!
    9378:	05020000 	streq	r0, [r2, #-0]
    937c:	0000366f 	andeq	r3, r0, pc, ror #12
    9380:	07c60503 	strbeq	r0, [r6, r3, lsl #10]
    9384:	05040000 	streq	r0, [r4, #-0]
    9388:	000036d1 	ldrdeq	r3, [r0], -r1
    938c:	382e0505 	stmdacc	lr!, {r0, r2, r8, sl}
    9390:	05060000 	streq	r0, [r6, #-0]
    9394:	0000372b 	andeq	r3, r0, fp, lsr #14
    9398:	39530507 	ldmdbcc	r3, {r0, r1, r2, r8, sl}^
    939c:	05080000 	streq	r0, [r8, #-0]
    93a0:	000039af 	andeq	r3, r0, pc, lsr #19
    93a4:	379d0509 	ldrcc	r0, [sp, r9, lsl #10]
    93a8:	050a0000 	streq	r0, [sl, #-0]
    93ac:	000037f9 	strdeq	r3, [r0], -r9
    93b0:	36f4050b 	ldrbtcc	r0, [r4], fp, lsl #10
    93b4:	050c0000 	streq	r0, [ip, #-0]
    93b8:	000038e2 	andeq	r3, r0, r2, ror #17
    93bc:	b707000c 	strlt	r0, [r7, -ip]
    93c0:	01000035 	tsteq	r0, r5, lsr r0
    93c4:	01473203 	cmpeq	r7, r3, lsl #4
    93c8:	65050000 	strvs	r0, [r5, #-0]
    93cc:	01000039 	tsteq	r0, r9, lsr r0
    93d0:	00364805 	eorseq	r4, r6, r5, lsl #16
    93d4:	3d050200 	sfmcc	f0, 4, [r5, #-0]
    93d8:	03000038 	movweq	r0, #56	; 0x38
    93dc:	00393905 	eorseq	r3, r9, r5, lsl #18
    93e0:	13050400 	movwne	r0, #21504	; 0x5400
    93e4:	05000039 	streq	r0, [r0, #-57]	; 0x39
    93e8:	367b0700 	ldrbtcc	r0, [fp], -r0, lsl #14
    93ec:	03010000 	movweq	r0, #4096	; 0x1000
    93f0:	0001603c 	andeq	r6, r1, ip, lsr r0
    93f4:	378e0500 	strcc	r0, [lr, r0, lsl #10]
    93f8:	05000000 	streq	r0, [r0, #-0]
    93fc:	0000368d 	andeq	r3, r0, sp, lsl #13
    9400:	a8070001 	stmdage	r7, {r0}
    9404:	01000035 	tsteq	r0, r5, lsr r0
    9408:	01a91904 			; <UNDEFINED> instruction: 0x01a91904
    940c:	b2050000 	andlt	r0, r5, #0
    9410:	00000036 	andeq	r0, r0, r6, lsr r0
    9414:	00375905 	eorseq	r5, r7, r5, lsl #18
    9418:	c9050100 	stmdbgt	r5, {r8}
    941c:	02000036 	andeq	r0, r0, #54	; 0x36
    9420:	0035fe05 	eorseq	pc, r5, r5, lsl #28
    9424:	c4050300 	strgt	r0, [r5], #-768	; 0x300
    9428:	04000036 	streq	r0, [r0], #-54	; 0x36
    942c:	0035f905 	eorseq	pc, r5, r5, lsl #18
    9430:	92050500 	andls	r0, r5, #0, 10
    9434:	06000038 			; <UNDEFINED> instruction: 0x06000038
    9438:	0036a205 	eorseq	sl, r6, r5, lsl #4
    943c:	e4050700 	str	r0, [r5], #-1792	; 0x700
    9440:	08000037 	stmdaeq	r0, {r0, r1, r2, r4, r5}
    9444:	0038a105 	eorseq	sl, r8, r5, lsl #2
    9448:	08000900 	stmdaeq	r0, {r8, fp}
    944c:	000014d8 	ldrdeq	r1, [r0], -r8
    9450:	ce270408 	cdpgt	4, 2, cr0, cr7, cr8, {0}
    9454:	09000001 	stmdbeq	r0, {r0}
    9458:	00001747 	andeq	r1, r0, r7, asr #14
    945c:	01ce2904 	biceq	r2, lr, r4, lsl #18
    9460:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9464:	000016d2 	ldrdeq	r1, [r0], -r2
    9468:	004c2a04 	subeq	r2, ip, r4, lsl #20
    946c:	00040000 	andeq	r0, r4, r0
    9470:	005e040a 	subseq	r0, lr, sl, lsl #8
    9474:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
    9478:	04000017 	streq	r0, [r0], #-23
    947c:	0001a92c 	andeq	sl, r1, ip, lsr #18
    9480:	13ec0700 	mvnne	r0, #0, 14
    9484:	04010000 	streq	r0, [r1], #-0
    9488:	00020430 	andeq	r0, r2, r0, lsr r4
    948c:	14000500 	strne	r0, [r0], #-1280	; 0x500
    9490:	05000000 	streq	r0, [r0, #-0]
    9494:	00001496 	muleq	r0, r6, r4
    9498:	14290501 	strtne	r0, [r9], #-1281	; 0x501
    949c:	05020000 	streq	r0, [r2, #-0]
    94a0:	00001488 	andeq	r1, r0, r8, lsl #9
    94a4:	ed060003 	stc	0, cr0, [r6, #-12]
    94a8:	04000013 	streq	r0, [r0], #-19
    94ac:	0001df37 	andeq	sp, r1, r7, lsr pc
    94b0:	183e0800 	ldmdane	lr!, {fp}
    94b4:	040c0000 	streq	r0, [ip], #-0
    94b8:	00024c3b 	andeq	r4, r2, fp, lsr ip
    94bc:	15b40900 	ldrne	r0, [r4, #2304]!	; 0x900
    94c0:	53040000 	movwpl	r0, #16384	; 0x4000
    94c4:	0000004c 	andeq	r0, r0, ip, asr #32
    94c8:	198a0900 	stmibne	sl, {r8, fp}
    94cc:	54040000 	strpl	r0, [r4], #-0
    94d0:	0000004c 	andeq	r0, r0, ip, asr #32
    94d4:	37460902 	strbcc	r0, [r6, -r2, lsl #18]
    94d8:	55040000 	strpl	r0, [r4, #-0]
    94dc:	0000004c 	andeq	r0, r0, ip, asr #32
    94e0:	18ad0904 	stmiane	sp!, {r2, r8, fp}
    94e4:	56040000 	strpl	r0, [r4], -r0
    94e8:	0000025b 	andeq	r0, r0, fp, asr r2
    94ec:	ce0b0008 	cdpgt	0, 0, cr0, cr11, cr8, {0}
    94f0:	5b000001 	blpl	94fc <__Stack_Size+0x90fc>
    94f4:	0c000002 	stceq	0, cr0, [r0], {2}
    94f8:	0000004c 	andeq	r0, r0, ip, asr #32
    94fc:	4c040a00 	stcmi	10, cr0, [r4], {-0}
    9500:	06000002 	streq	r0, [r0], -r2
    9504:	0000183f 	andeq	r1, r0, pc, lsr r8
    9508:	020f5704 	andeq	r5, pc, #4, 14	; 0x100000
    950c:	84080000 	strhi	r0, [r8], #-0
    9510:	02000018 	andeq	r0, r0, #24
    9514:	02915b04 	addseq	r5, r1, #4, 22	; 0x1000
    9518:	ac090000 	stcge	0, cr0, [r9], {-0}
    951c:	04000016 	streq	r0, [r0], #-22
    9520:	00005e5d 	andeq	r5, r0, sp, asr lr
    9524:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
    9528:	04000017 	streq	r0, [r0], #-23
    952c:	00005e5e 	andeq	r5, r0, lr, asr lr
    9530:	06000100 	streq	r0, [r0], -r0, lsl #2
    9534:	00001885 	andeq	r1, r0, r5, lsl #17
    9538:	026c6004 	rsbeq	r6, ip, #4
    953c:	420d0000 	andmi	r0, sp, #0
    9540:	04020057 	streq	r0, [r2], #-87	; 0x57
    9544:	0002c065 	andeq	ip, r2, r5, rrx
    9548:	62620e00 	rsbvs	r0, r2, #0, 28
    954c:	67040031 	smladxvs	r4, r1, r0, r0
    9550:	0000005e 	andeq	r0, r0, lr, asr r0
    9554:	62620e00 	rsbvs	r0, r2, #0, 28
    9558:	68040030 	stmdavs	r4, {r4, r5}
    955c:	0000005e 	andeq	r0, r0, lr, asr r0
    9560:	020f0001 	andeq	r0, pc, #1
    9564:	02dc6204 	sbcseq	r6, ip, #4, 4	; 0x40000000
    9568:	77100000 	ldrvc	r0, [r0, -r0]
    956c:	4c640400 	cfstrdmi	mvd0, [r4], #-0
    9570:	10000000 	andne	r0, r0, r0
    9574:	04007762 	streq	r7, [r0], #-1890	; 0x762
    9578:	00029c6a 	andeq	r9, r2, sl, ror #24
    957c:	ff060000 			; <UNDEFINED> instruction: 0xff060000
    9580:	04000019 	streq	r0, [r0], #-25
    9584:	0002c06b 	andeq	ip, r2, fp, rrx
    9588:	15310800 	ldrne	r0, [r1, #-2048]!	; 0x800
    958c:	041c0000 	ldreq	r0, [ip], #-0
    9590:	0003786d 	andeq	r7, r3, sp, ror #16
    9594:	18ed0900 	stmiane	sp!, {r8, fp}^
    9598:	6f040000 	svcvs	0x00040000
    959c:	0000005e 	andeq	r0, r0, lr, asr r0
    95a0:	14a00900 	strtne	r0, [r0], #2304	; 0x900
    95a4:	70040000 	andvc	r0, r4, r0
    95a8:	0000005e 	andeq	r0, r0, lr, asr r0
    95ac:	167c0901 	ldrbtne	r0, [ip], -r1, lsl #18
    95b0:	71040000 	mrsvc	r0, (UNDEF: 4)
    95b4:	000002dc 	ldrdeq	r0, [r0], -ip
    95b8:	15570902 	ldrbne	r0, [r7, #-2306]	; 0x902
    95bc:	72040000 	andvc	r0, r4, #0
    95c0:	000002dc 	ldrdeq	r0, [r0], -ip
    95c4:	175c0904 	ldrbne	r0, [ip, -r4, lsl #18]
    95c8:	73040000 	movwvc	r0, #16384	; 0x4000
    95cc:	000002dc 	ldrdeq	r0, [r0], -ip
    95d0:	188c0906 	stmne	ip, {r1, r2, r8, fp}
    95d4:	75040000 	strvc	r0, [r4, #-0]
    95d8:	0000005e 	andeq	r0, r0, lr, asr r0
    95dc:	197a0908 	ldmdbne	sl!, {r3, r8, fp}^
    95e0:	76040000 	strvc	r0, [r4], -r0
    95e4:	0000005e 	andeq	r0, r0, lr, asr r0
    95e8:	17680909 	strbne	r0, [r8, -r9, lsl #18]!
    95ec:	77040000 	strvc	r0, [r4, -r0]
    95f0:	0000005e 	andeq	r0, r0, lr, asr r0
    95f4:	17b6090a 	ldrne	r0, [r6, sl, lsl #18]!
    95f8:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
    95fc:	0000005e 	andeq	r0, r0, lr, asr r0
    9600:	1825090b 	stmdane	r5!, {r0, r1, r3, r8, fp}
    9604:	79040000 	stmdbvc	r4, {}	; <UNPREDICTABLE>
    9608:	0000005e 	andeq	r0, r0, lr, asr r0
    960c:	195e090c 	ldmdbne	lr, {r2, r3, r8, fp}^
    9610:	7c040000 	stcvc	0, cr0, [r4], {-0}
    9614:	00000261 	andeq	r0, r0, r1, ror #4
    9618:	32060010 	andcc	r0, r6, #16
    961c:	04000015 	streq	r0, [r0], #-21
    9620:	0002e77d 	andeq	lr, r2, sp, ror r7
    9624:	139f0800 	orrsne	r0, pc, #0, 16
    9628:	04300000 	ldrteq	r0, [r0], #-0
    962c:	0004207f 	andeq	r2, r4, pc, ror r0
    9630:	29650900 	stmdbcs	r5!, {r8, fp}^
    9634:	81040000 	mrshi	r0, (UNDEF: 4)
    9638:	00000421 	andeq	r0, r0, r1, lsr #8
    963c:	16cc0900 	strbne	r0, [ip], r0, lsl #18
    9640:	82040000 	andhi	r0, r4, #0
    9644:	00000421 	andeq	r0, r0, r1, lsr #8
    9648:	146f0904 	strbtne	r0, [pc], #-2308	; 9650 <__Stack_Size+0x9250>
    964c:	85040000 	strhi	r0, [r4, #-0]
    9650:	00000421 	andeq	r0, r0, r1, lsr #8
    9654:	140c0908 	strne	r0, [ip], #-2312	; 0x908
    9658:	86040000 	strhi	r0, [r4], -r0
    965c:	00000421 	andeq	r0, r0, r1, lsr #8
    9660:	1442090c 	strbne	r0, [r2], #-2316	; 0x90c
    9664:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
    9668:	00000436 	andeq	r0, r0, r6, lsr r4
    966c:	13c30910 	bicne	r0, r3, #16, 18	; 0x40000
    9670:	a3040000 	movwge	r0, #16384	; 0x4000
    9674:	00000436 	andeq	r0, r0, r6, lsr r4
    9678:	14530914 	ldrbne	r0, [r3], #-2324	; 0x914
    967c:	ad040000 	stcge	0, cr0, [r4, #-0]
    9680:	00000450 	andeq	r0, r0, r0, asr r4
    9684:	16980918 			; <UNDEFINED> instruction: 0x16980918
    9688:	af040000 	svcge	0x00040000
    968c:	0000025b 	andeq	r0, r0, fp, asr r2
    9690:	19db091c 	ldmibne	fp, {r2, r3, r4, r8, fp}^
    9694:	b0040000 	andlt	r0, r4, r0
    9698:	0000025b 	andeq	r0, r0, fp, asr r2
    969c:	18d90920 	ldmne	r9, {r5, r8, fp}^
    96a0:	b1040000 	mrslt	r0, (UNDEF: 4)
    96a4:	0000025b 	andeq	r0, r0, fp, asr r2
    96a8:	13ac0924 			; <UNDEFINED> instruction: 0x13ac0924
    96ac:	b5040000 	strlt	r0, [r4, #-0]
    96b0:	00000456 	andeq	r0, r0, r6, asr r4
    96b4:	37430928 	strbcc	r0, [r3, -r8, lsr #18]
    96b8:	b7040000 	strlt	r0, [r4, -r0]
    96bc:	0000005e 	andeq	r0, r0, lr, asr r0
    96c0:	0a11002c 	beq	449778 <__Stack_Size+0x449378>
    96c4:	00042004 	andeq	r2, r4, r4
    96c8:	02040b00 	andeq	r0, r4, #0, 22
    96cc:	04360000 	ldrteq	r0, [r6], #-0
    96d0:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    96d4:	00000000 	andeq	r0, r0, r0
    96d8:	0427040a 	strteq	r0, [r7], #-1034	; 0x40a
    96dc:	040b0000 	streq	r0, [fp], #-0
    96e0:	50000002 	andpl	r0, r0, r2
    96e4:	0c000004 	stceq	0, cr0, [r0], {4}
    96e8:	0000005e 	andeq	r0, r0, lr, asr r0
    96ec:	00005e0c 	andeq	r5, r0, ip, lsl #28
    96f0:	040a0000 	streq	r0, [sl], #-0
    96f4:	0000043c 	andeq	r0, r0, ip, lsr r4
    96f8:	a0060412 	andge	r0, r6, r2, lsl r4
    96fc:	04000013 	streq	r0, [r0], #-19
    9700:	000383b9 			; <UNDEFINED> instruction: 0x000383b9
    9704:	14f20800 	ldrbtne	r0, [r2], #2048	; 0x800
    9708:	04240000 	strteq	r0, [r4], #-0
    970c:	0004dcbb 			; <UNDEFINED> instruction: 0x0004dcbb
    9710:	17f40900 	ldrbne	r0, [r4, r0, lsl #18]!
    9714:	bd040000 	stclt	0, cr0, [r4, #-0]
    9718:	00000421 	andeq	r0, r0, r1, lsr #8
    971c:	16f00900 	ldrbtne	r0, [r0], r0, lsl #18
    9720:	be040000 	cdplt	0, 0, cr0, cr4, cr0, {0}
    9724:	00000421 	andeq	r0, r0, r1, lsr #8
    9728:	16540904 	ldrbne	r0, [r4], -r4, lsl #18
    972c:	bf040000 	svclt	0x00040000
    9730:	00000421 	andeq	r0, r0, r1, lsr #8
    9734:	17060908 	strne	r0, [r6, -r8, lsl #18]
    9738:	c0040000 	andgt	r0, r4, r0
    973c:	00000421 	andeq	r0, r0, r1, lsr #8
    9740:	150a090c 	strne	r0, [sl, #-2316]	; 0x90c
    9744:	c1040000 	mrsgt	r0, (UNDEF: 4)
    9748:	00000421 	andeq	r0, r0, r1, lsr #8
    974c:	18b60910 	ldmne	r6!, {r4, r8, fp}
    9750:	c2040000 	andgt	r0, r4, #0
    9754:	00000421 	andeq	r0, r0, r1, lsr #8
    9758:	19960914 	ldmibne	r6, {r2, r4, r8, fp}
    975c:	c3040000 	movwgt	r0, #16384	; 0x4000
    9760:	00000421 	andeq	r0, r0, r1, lsr #8
    9764:	159e0918 	ldrne	r0, [lr, #2328]	; 0x918
    9768:	c4040000 	strgt	r0, [r4], #-0
    976c:	00000421 	andeq	r0, r0, r1, lsr #8
    9770:	1666091c 			; <UNDEFINED> instruction: 0x1666091c
    9774:	c5040000 	strgt	r0, [r4, #-0]
    9778:	00000421 	andeq	r0, r0, r1, lsr #8
    977c:	f3060020 	vhadd.u8	d0, d6, d16
    9780:	04000014 	streq	r0, [r0], #-20
    9784:	000463c7 	andeq	r6, r4, r7, asr #7
    9788:	38a71300 	stmiacc	r7!, {r8, r9, ip}
    978c:	80010000 	andhi	r0, r1, r0
    9790:	00000204 	andeq	r0, r0, r4, lsl #4
    9794:	00050201 	andeq	r0, r5, r1, lsl #4
    9798:	65521400 	ldrbvs	r1, [r2, #-1024]	; 0x400
    979c:	04820100 	streq	r0, [r2], #256	; 0x100
    97a0:	00000002 	andeq	r0, r0, r2
    97a4:	00362e15 	eorseq	r2, r6, r5, lsl lr
    97a8:	ce3d0100 	rsfgte	f0, f5, f0
    97ac:	e0000001 	and	r0, r0, r1
    97b0:	24080019 	strcs	r0, [r8], #-25
    97b4:	01000000 	mrseq	r0, (UNDEF: 0)
    97b8:	00052b9c 	muleq	r5, ip, fp
    97bc:	3d321600 	ldccc	6, cr1, [r2, #-0]
    97c0:	3d010000 	stccc	0, cr0, [r1, #-0]
    97c4:	0000004c 	andeq	r0, r0, ip, asr #32
    97c8:	000049c8 	andeq	r4, r0, r8, asr #19
    97cc:	38071500 	stmdacc	r7, {r8, sl, ip}
    97d0:	6b010000 	blvs	497d8 <__Stack_Size+0x493d8>
    97d4:	000001ce 	andeq	r0, r0, lr, asr #3
    97d8:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
    97dc:	00000024 	andeq	r0, r0, r4, lsr #32
    97e0:	05549c01 	ldrbeq	r9, [r4, #-3073]	; 0xc01
    97e4:	32160000 	andscc	r0, r6, #0
    97e8:	0100003d 	tsteq	r0, sp, lsr r0
    97ec:	00004c6b 	andeq	r4, r0, fp, ror #24
    97f0:	0049e900 	subeq	lr, r9, r0, lsl #18
    97f4:	77150000 	ldrvc	r0, [r5, -r0]
    97f8:	01000039 	tsteq	r0, r9, lsr r0
    97fc:	0001cea3 	andeq	ip, r1, r3, lsr #29
    9800:	001a2800 	andseq	r2, sl, r0, lsl #16
    9804:	00009008 	andeq	r9, r0, r8
    9808:	c29c0100 	addsgt	r0, ip, #0, 2
    980c:	16000005 	strne	r0, [r0], -r5
    9810:	00003d32 	andeq	r3, r0, r2, lsr sp
    9814:	004ca301 	subeq	sl, ip, r1, lsl #6
    9818:	4a0a0000 	bmi	289820 <__Stack_Size+0x289420>
    981c:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
    9820:	1c08001a 	stcne	0, cr0, [r8], {26}
    9824:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    9828:	18000005 	stmdane	r0, {r0, r2}
    982c:	00001982 	andeq	r1, r0, r2, lsl #19
    9830:	005eb101 	subseq	fp, lr, r1, lsl #2
    9834:	4a2b0000 	bmi	ac983c <__Stack_Size+0xac943c>
    9838:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    983c:	08001a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, ip}
    9840:	00000030 	andeq	r0, r0, r0, lsr r0
    9844:	00381d18 	eorseq	r1, r8, r8, lsl sp
    9848:	5ecf0100 	polple	f0, f7, f0
    984c:	4a000000 	bmi	9854 <__Stack_Size+0x9454>
    9850:	1800004a 	stmdane	r0, {r1, r3, r6}
    9854:	00003703 	andeq	r3, r0, r3, lsl #14
    9858:	005ed001 	subseq	sp, lr, r1
    985c:	4a7b0000 	bmi	1ec9864 <__Stack_Size+0x1ec9464>
    9860:	00000000 	andeq	r0, r0, r0
    9864:	00384f1a 	eorseq	r4, r8, sl, lsl pc
    9868:	01f40100 	mvnseq	r0, r0, lsl #2
    986c:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
    9870:	000000ac 	andeq	r0, r0, ip, lsr #1
    9874:	06879c01 	streq	r9, [r7], r1, lsl #24
    9878:	511b0000 	tstpl	fp, r0
    987c:	01000037 	tsteq	r0, r7, lsr r0
    9880:	068701f6 			; <UNDEFINED> instruction: 0x068701f6
    9884:	4a990000 	bmi	fe64988c <SCS_BASE+0x1e63b88c>
    9888:	0b1b0000 	bleq	6c9890 <__Stack_Size+0x6c9490>
    988c:	01000037 	tsteq	r0, r7, lsr r0
    9890:	003a01f7 	ldrshteq	r0, [sl], -r7
    9894:	4aae0000 	bmi	feb8989c <SCS_BASE+0x1eb7b89c>
    9898:	8c1b0000 	ldchi	0, cr0, [fp], {-0}
    989c:	01000018 	tsteq	r0, r8, lsl r0
    98a0:	003a01f8 	ldrshteq	r0, [sl], -r8
    98a4:	4af20000 	bmi	ffc898ac <SCS_BASE+0x1fc7b8ac>
    98a8:	e41b0000 	ldr	r0, [fp], #-0
    98ac:	01000006 	tsteq	r0, r6
    98b0:	01ce01fa 	strdeq	r0, [lr, #26]
    98b4:	4b3d0000 	blmi	f498bc <__Stack_Size+0xf494bc>
    98b8:	321b0000 	andscc	r0, fp, #0
    98bc:	0100003d 	tsteq	r0, sp, lsr r0
    98c0:	003a01fb 	ldrshteq	r0, [sl], -fp
    98c4:	4b5b0000 	blmi	16c98cc <__Stack_Size+0x16c94cc>
    98c8:	801c0000 	andshi	r0, ip, r0
    98cc:	01000038 	tsteq	r0, r8, lsr r0
    98d0:	1b44022f 	blne	110a194 <__Stack_Size+0x1109d94>
    98d4:	101d0800 	andsne	r0, sp, r0, lsl #16
    98d8:	4408001b 	strmi	r0, [r8], #-27
    98dc:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    98e0:	74025001 	strvc	r5, [r2], #-1
    98e4:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
    98e8:	4b08001b 	blmi	20995c <__Stack_Size+0x20955c>
    98ec:	5700000d 	strpl	r0, [r0, -sp]
    98f0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    98f4:	30015001 	andcc	r5, r1, r1
    98f8:	1b221f00 	blne	891500 <__Stack_Size+0x891100>
    98fc:	0d610800 	stcleq	8, cr0, [r1, #-0]
    9900:	06710000 	ldrbteq	r0, [r1], -r0
    9904:	011e0000 	tsteq	lr, r0
    9908:	00740252 	rsbseq	r0, r4, r2, asr r2
    990c:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9910:	20000079 	andcs	r0, r0, r9, ror r0
    9914:	08001b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp, ip}
    9918:	00000d7c 	andeq	r0, r0, ip, ror sp
    991c:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    9920:	011e0074 	tsteq	lr, r4, ror r0
    9924:	00300150 	eorseq	r0, r0, r0, asr r1
    9928:	61040a00 	tstvs	r4, r0, lsl #20
    992c:	21000002 	tstcs	r0, r2
    9930:	00003995 	muleq	r0, r5, r9
    9934:	02045201 	andeq	r5, r4, #268435456	; 0x10000000
    9938:	1b640000 	blne	1909940 <__Stack_Size+0x1909540>
    993c:	00380800 	eorseq	r0, r8, r0, lsl #16
    9940:	9c010000 	stcls	0, cr0, [r1], {-0}
    9944:	0004e722 	andeq	lr, r4, r2, lsr #14
    9948:	001b9c00 	andseq	r9, fp, r0, lsl #24
    994c:	00004808 	andeq	r4, r0, r8, lsl #16
    9950:	ce9c0100 	fmlgte	f0, f4, f0
    9954:	23000006 	movwcs	r0, #6
    9958:	000004f7 	strdeq	r0, [r0], -r7
    995c:	00004be0 	andeq	r4, r0, r0, ror #23
    9960:	001bbe19 	andseq	fp, fp, r9, lsl lr
    9964:	00001608 	andeq	r1, r0, r8, lsl #12
    9968:	04f72400 	ldrbteq	r2, [r7], #1024	; 0x400
    996c:	00000000 	andeq	r0, r0, r0
    9970:	0035e315 	eorseq	lr, r5, r5, lsl r3
    9974:	04f50100 	ldrbteq	r0, [r5], #256	; 0x100
    9978:	e4000002 	str	r0, [r0], #-2
    997c:	d808001b 	stmdale	r8, {r0, r1, r3, r4}
    9980:	01000000 	mrseq	r0, (UNDEF: 0)
    9984:	0007aa9c 	muleq	r7, ip, sl
    9988:	36141800 	ldrcc	r1, [r4], -r0, lsl #16
    998c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    9990:	0000003a 	andeq	r0, r0, sl, lsr r0
    9994:	00004bfe 	strdeq	r4, [r0], -lr
    9998:	0026ad18 	eoreq	sl, r6, r8, lsl sp
    999c:	3af80100 	bcc	ffe09da4 <SCS_BASE+0x1fdfbda4>
    99a0:	36000000 	strcc	r0, [r0], -r0
    99a4:	1900004c 	stmdbne	r0, {r2, r3, r6}
    99a8:	08001c00 	stmdaeq	r0, {sl, fp, ip}
    99ac:	000000a8 	andeq	r0, r0, r8, lsr #1
    99b0:	00394e25 	eorseq	r4, r9, r5, lsr #28
    99b4:	01020100 	mrseq	r0, (UNDEF: 18)
    99b8:	000007aa 	andeq	r0, r0, sl, lsr #15
    99bc:	00381d1b 	eorseq	r1, r8, fp, lsl sp
    99c0:	01030100 	mrseq	r0, (UNDEF: 19)
    99c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    99c8:	00004c49 	andeq	r4, r0, r9, asr #24
    99cc:	0037031b 	eorseq	r0, r7, fp, lsl r3
    99d0:	01040100 	mrseq	r0, (UNDEF: 20)
    99d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    99d8:	00004c83 	andeq	r4, r0, r3, lsl #25
    99dc:	50457226 	subpl	r7, r5, r6, lsr #4
    99e0:	01050100 	mrseq	r0, (UNDEF: 21)
    99e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    99e8:	00004c49 	andeq	r4, r0, r9, asr #24
    99ec:	001c8217 	andseq	r8, ip, r7, lsl r2
    99f0:	00001a08 	andeq	r1, r0, r8, lsl #20
    99f4:	00076800 	andeq	r6, r7, r0, lsl #16
    99f8:	38681b00 	stmdacc	r8!, {r8, r9, fp, ip}^
    99fc:	3f010000 	svccc	0x00010000
    9a00:	00004c01 	andeq	r4, r0, r1, lsl #24
    9a04:	004cbb00 	subeq	fp, ip, r0, lsl #22
    9a08:	5c1f0000 	ldcpl	0, cr0, [pc], {-0}
    9a0c:	9308001c 	movwls	r0, #32796	; 0x801c
    9a10:	7c00000d 	stcvc	0, cr0, [r0], {13}
    9a14:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    9a18:	74025001 	strvc	r5, [r2], #-1
    9a1c:	641f0000 	ldrvs	r0, [pc], #-0	; 9a24 <__Stack_Size+0x9624>
    9a20:	a508001c 	strge	r0, [r8, #-28]
    9a24:	9600000d 	strls	r0, [r0], -sp
    9a28:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    9a2c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    9a30:	50011e30 	andpl	r1, r1, r0, lsr lr
    9a34:	00007402 	andeq	r7, r0, r2, lsl #8
    9a38:	001c7c27 	andseq	r7, ip, r7, lsr #24
    9a3c:	000dbc08 	andeq	fp, sp, r8, lsl #24
    9a40:	1c822700 	stcne	7, cr2, [r2], {0}
    9a44:	0dd30800 	ldcleq	8, cr0, [r3]
    9a48:	00000000 	andeq	r0, r0, r0
    9a4c:	0291040a 	addseq	r0, r1, #167772160	; 0xa000000
    9a50:	64280000 	strtvs	r0, [r8], #-0
    9a54:	01000037 	tsteq	r0, r7, lsr r0
    9a58:	02040152 	andeq	r0, r4, #-2147483628	; 0x80000014
    9a5c:	1cbc0000 	ldcne	0, cr0, [ip]
    9a60:	008c0800 	addeq	r0, ip, r0, lsl #16
    9a64:	9c010000 	stcls	0, cr0, [r1], {-0}
    9a68:	00000837 	andeq	r0, r0, r7, lsr r8
    9a6c:	0037031b 	eorseq	r0, r7, fp, lsl r3
    9a70:	01540100 	cmpeq	r4, r0, lsl #2
    9a74:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a78:	00004ce9 	andeq	r4, r0, r9, ror #25
    9a7c:	00381d1b 	eorseq	r1, r8, fp, lsl sp
    9a80:	01550100 	cmpeq	r5, r0, lsl #2
    9a84:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a88:	00004d23 	andeq	r4, r0, r3, lsr #26
    9a8c:	50457226 	subpl	r7, r5, r6, lsr #4
    9a90:	01560100 	cmpeq	r6, r0, lsl #2
    9a94:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a98:	00004d23 	andeq	r4, r0, r3, lsr #26
    9a9c:	0026ad1b 	eoreq	sl, r6, fp, lsl sp
    9aa0:	01570100 	cmpeq	r7, r0, lsl #2
    9aa4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9aa8:	00004d6e 	andeq	r4, r0, lr, ror #26
    9aac:	000c0829 	andeq	r0, ip, r9, lsr #16
    9ab0:	00082000 	andeq	r2, r8, r0
    9ab4:	38682500 	stmdacc	r8!, {r8, sl, sp}^
    9ab8:	73010000 	movwvc	r0, #4096	; 0x1000
    9abc:	00004c01 	andeq	r4, r0, r1, lsl #24
    9ac0:	382a0000 	stmdacc	sl!, {}	; <UNPREDICTABLE>
    9ac4:	1b00000c 	blne	9afc <__Stack_Size+0x96fc>
    9ac8:	00003868 	andeq	r3, r0, r8, ror #16
    9acc:	4c017901 	stcmi	9, cr7, [r1], {1}
    9ad0:	81000000 	mrshi	r0, (UNDEF: 0)
    9ad4:	0000004d 	andeq	r0, r0, sp, asr #32
    9ad8:	38c82b00 	stmiacc	r8, {r8, r9, fp, sp}^
    9adc:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    9ae0:	00020401 	andeq	r0, r2, r1, lsl #8
    9ae4:	001d4800 	andseq	r4, sp, r0, lsl #16
    9ae8:	00002408 	andeq	r2, r0, r8, lsl #8
    9aec:	2c9c0100 	ldfcss	f0, [ip], {0}
    9af0:	00001610 	andeq	r1, r0, r0, lsl r6
    9af4:	ce01a201 	cdpgt	2, 0, cr10, cr1, cr1, {0}
    9af8:	6c000001 	stcvs	0, cr0, [r0], {1}
    9afc:	1c08001d 	stcne	0, cr0, [r8], {29}
    9b00:	01000000 	mrseq	r0, (UNDEF: 0)
    9b04:	0008949c 	muleq	r8, ip, r4
    9b08:	3d322d00 	ldccc	13, cr2, [r2, #-0]
    9b0c:	a2010000 	andge	r0, r1, #0
    9b10:	00004c01 	andeq	r4, r0, r1, lsl #24
    9b14:	004d9a00 	subeq	r9, sp, r0, lsl #20
    9b18:	39022e00 	stmdbcc	r2, {r9, sl, fp, sp}
    9b1c:	a2010000 	andge	r0, r1, #0
    9b20:	00089401 	andeq	r9, r8, r1, lsl #8
    9b24:	2f510100 	svccs	0x00510100
    9b28:	0000198e 	andeq	r1, r0, lr, lsl #19
    9b2c:	3a01a401 	bcc	72b38 <__Stack_Size+0x72738>
    9b30:	01000000 	mrseq	r0, (UNDEF: 0)
    9b34:	040a0052 	streq	r0, [sl], #-82	; 0x52
    9b38:	000001d4 	ldrdeq	r0, [r0], -r4
    9b3c:	0037802c 	eorseq	r8, r7, ip, lsr #32
    9b40:	03f60100 	mvnseq	r0, #0, 2
    9b44:	0000005e 	andeq	r0, r0, lr, asr r0
    9b48:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
    9b4c:	00000044 	andeq	r0, r0, r4, asr #32
    9b50:	08c49c01 	stmiaeq	r4, {r0, sl, fp, ip, pc}^
    9b54:	96200000 	strtls	r0, [r0], -r0
    9b58:	bc08001d 	stclt	0, cr0, [r8], {29}
    9b5c:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    9b60:	30015001 	andcc	r5, r1, r1
    9b64:	1d300000 	ldcne	0, cr0, [r0, #-0]
    9b68:	01000037 	tsteq	r0, r7, lsr r0
    9b6c:	fe01023a 	mcr2	2, 0, r0, cr1, cr10, {1}
    9b70:	25000008 	strcs	r0, [r0, #-8]
    9b74:	00003927 	andeq	r3, r0, r7, lsr #18
    9b78:	04023c01 	streq	r3, [r2], #-3073	; 0xc01
    9b7c:	25000002 	strcs	r0, [r0, #-2]
    9b80:	00001752 	andeq	r1, r0, r2, asr r7
    9b84:	3a023d01 	bcc	98f90 <__Stack_Size+0x98b90>
    9b88:	25000000 	strcs	r0, [r0, #-0]
    9b8c:	0000188c 	andeq	r1, r0, ip, lsl #17
    9b90:	3a023e01 	bcc	9939c <__Stack_Size+0x98f9c>
    9b94:	31000000 	mrscc	r0, (UNDEF: 0)
    9b98:	00003718 	andeq	r3, r0, r8, lsl r7
    9b9c:	0002ae01 	andeq	sl, r2, r1, lsl #28
    9ba0:	00371f30 	eorseq	r1, r7, r0, lsr pc
    9ba4:	02ba0100 	adcseq	r0, sl, #0, 2
    9ba8:	00098001 	andeq	r8, r9, r1
    9bac:	186f2500 	stmdane	pc!, {r8, sl, sp}^	; <UNPREDICTABLE>
    9bb0:	bc010000 	stclt	0, cr0, [r1], {-0}
    9bb4:	00025b02 	andeq	r5, r2, r2, lsl #22
    9bb8:	39272500 	stmdbcc	r7!, {r8, sl, sp}
    9bbc:	bd010000 	stclt	0, cr0, [r1, #-0]
    9bc0:	00020402 	andeq	r0, r2, r2, lsl #8
    9bc4:	38bd2500 	popcc	{r8, sl, sp}
    9bc8:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    9bcc:	00003a02 	andeq	r3, r0, r2, lsl #20
    9bd0:	381d2500 	ldmdacc	sp, {r8, sl, sp}
    9bd4:	c0010000 	andgt	r0, r1, r0
    9bd8:	00003a02 	andeq	r3, r0, r2, lsl #20
    9bdc:	365a2500 	ldrbcc	r2, [sl], -r0, lsl #10
    9be0:	c0010000 	andgt	r0, r1, r0
    9be4:	00003a02 	andeq	r3, r0, r2, lsl #20
    9be8:	198e2500 	stmibne	lr, {r8, sl, sp}
    9bec:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9bf0:	00003a02 	andeq	r3, r0, r2, lsl #20
    9bf4:	26ad2500 	strtcs	r2, [sp], r0, lsl #10
    9bf8:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9bfc:	00003a02 	andeq	r3, r0, r2, lsl #20
    9c00:	09713200 	ldmdbeq	r1!, {r9, ip, sp}^
    9c04:	ab250000 	blge	949c0c <__Stack_Size+0x94980c>
    9c08:	01000037 	tsteq	r0, r7, lsr r0
    9c0c:	005e02cd 	subseq	r0, lr, sp, asr #5
    9c10:	33000000 	movwcc	r0, #0
    9c14:	0015b825 	andseq	fp, r5, r5, lsr #16
    9c18:	03460100 	movteq	r0, #24832	; 0x6100
    9c1c:	00000980 	andeq	r0, r0, r0, lsl #19
    9c20:	3a340000 	bcc	d09c28 <__Stack_Size+0xd09828>
    9c24:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    9c28:	00003871 	andeq	r3, r0, r1, ror r8
    9c2c:	5e036d01 	cdppl	13, 0, cr6, cr3, cr1, {0}
    9c30:	cc000000 	stcgt	0, cr0, [r0], {-0}
    9c34:	dc08001d 	stcle	0, cr0, [r8], {29}
    9c38:	01000002 	tsteq	r0, r2
    9c3c:	000b129c 	muleq	fp, ip, r2
    9c40:	01043500 	tsteq	r4, r0, lsl #10
    9c44:	09bd0370 	ldmibeq	sp!, {r4, r5, r6, r8, r9}
    9c48:	62360000 	eorsvs	r0, r6, #0
    9c4c:	03720100 	cmneq	r2, #0, 2
    9c50:	000001ce 	andeq	r0, r0, lr, asr #3
    9c54:	01007736 	tsteq	r0, r6, lsr r7
    9c58:	0b120373 	bleq	48aa2c <__Stack_Size+0x48a62c>
    9c5c:	1b000000 	blne	9c64 <__Stack_Size+0x9864>
    9c60:	0000361d 	andeq	r3, r0, sp, lsl r6
    9c64:	9f037401 	svcls	0x00037401
    9c68:	bb000009 	bllt	9c94 <__Stack_Size+0x9894>
    9c6c:	3700004d 	strcc	r0, [r0, -sp, asr #32]
    9c70:	000036bd 			; <UNDEFINED> instruction: 0x000036bd
    9c74:	4c037d01 	stcmi	13, cr7, [r3], {1}
    9c78:	01000000 	mrseq	r0, (UNDEF: 0)
    9c7c:	0008c438 	andeq	ip, r8, r8, lsr r4
    9c80:	001e2000 	andseq	r2, lr, r0
    9c84:	0000c608 	andeq	ip, r0, r8, lsl #12
    9c88:	03920100 	orrseq	r0, r2, #0, 2
    9c8c:	00000a5a 	andeq	r0, r0, sl, asr sl
    9c90:	001e2019 	andseq	r2, lr, r9, lsl r0
    9c94:	0000c608 	andeq	ip, r0, r8, lsl #12
    9c98:	08d12300 	ldmeq	r1, {r8, r9, sp}^
    9c9c:	4dde0000 	ldclmi	0, cr0, [lr]
    9ca0:	dd230000 	stcle	0, cr0, [r3, #-0]
    9ca4:	87000008 	strhi	r0, [r0, -r8]
    9ca8:	2300004e 	movwcs	r0, #78	; 0x4e
    9cac:	000008e9 	andeq	r0, r0, r9, ror #17
    9cb0:	00004e9a 	muleq	r0, sl, lr
    9cb4:	0008f539 	andeq	pc, r8, r9, lsr r5	; <UNPREDICTABLE>
    9cb8:	001ee000 	andseq	lr, lr, r0
    9cbc:	1e302708 	cdpne	7, 3, cr2, cr0, cr8, {0}
    9cc0:	068d0800 	streq	r0, [sp], r0, lsl #16
    9cc4:	6a1d0000 	bvs	749ccc <__Stack_Size+0x7498cc>
    9cc8:	3408001e 	strcc	r0, [r8], #-30
    9ccc:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    9cd0:	74025001 	strvc	r5, [r2], #-1
    9cd4:	80270000 	eorhi	r0, r7, r0
    9cd8:	3708001e 	smladcc	r8, lr, r0, r0
    9cdc:	27000008 	strcs	r0, [r0, -r8]
    9ce0:	08001e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip}
    9ce4:	000006ce 	andeq	r0, r0, lr, asr #13
    9ce8:	001eaa27 	andseq	sl, lr, r7, lsr #20
    9cec:	0004e708 	andeq	lr, r4, r8, lsl #14
    9cf0:	1ebc2700 	cdpne	7, 11, cr2, cr12, cr0, {0}
    9cf4:	07b00800 	ldreq	r0, [r0, r0, lsl #16]!
    9cf8:	00000000 	andeq	r0, r0, r0
    9cfc:	0008fe3a 	andeq	pc, r8, sl, lsr lr	; <UNPREDICTABLE>
    9d00:	001ee600 	andseq	lr, lr, r0, lsl #12
    9d04:	000c6008 	andeq	r6, ip, r8
    9d08:	03970100 	orrseq	r0, r7, #0, 2
    9d0c:	00000af6 	strdeq	r0, [r0], -r6
    9d10:	000c602a 	andeq	r6, ip, sl, lsr #32
    9d14:	090b2300 	stmdbeq	fp, {r8, r9, sp}
    9d18:	4eb90000 	cdpmi	0, 11, cr0, cr9, cr0, {0}
    9d1c:	17230000 	strne	r0, [r3, -r0]!
    9d20:	39000009 	stmdbcc	r0, {r0, r3}
    9d24:	2300004f 	movwcs	r0, #79	; 0x4f
    9d28:	00000923 	andeq	r0, r0, r3, lsr #18
    9d2c:	00004f63 	andeq	r4, r0, r3, ror #30
    9d30:	00092f23 	andeq	r2, r9, r3, lsr #30
    9d34:	004f8c00 	subeq	r8, pc, r0, lsl #24
    9d38:	093b2300 	ldmdbeq	fp!, {r8, r9, sp}
    9d3c:	4f9f0000 	svcmi	0x009f0000
    9d40:	47230000 	strmi	r0, [r3, -r0]!
    9d44:	ba000009 	blt	9d70 <__Stack_Size+0x9970>
    9d48:	2300004f 	movwcs	r0, #79	; 0x4f
    9d4c:	00000953 	andeq	r0, r0, r3, asr r9
    9d50:	00004fda 	ldrdeq	r4, [r0], -sl
    9d54:	001ef017 	andseq	pc, lr, r7, lsl r0	; <UNPREDICTABLE>
    9d58:	00002208 	andeq	r2, r0, r8, lsl #4
    9d5c:	000ac900 	andeq	ip, sl, r0, lsl #18
    9d60:	09642300 	stmdbeq	r4!, {r8, r9, sp}^
    9d64:	4fed0000 	svcmi	0x00ed0000
    9d68:	17000000 	strne	r0, [r0, -r0]
    9d6c:	08002016 	stmdaeq	r0, {r1, r2, r4, sp}
    9d70:	0000005e 	andeq	r0, r0, lr, asr r0
    9d74:	00000ae8 	andeq	r0, r0, r8, ror #21
    9d78:	0009723b 	andeq	r7, r9, fp, lsr r2
    9d7c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    9d80:	00207227 	eoreq	r7, r0, r7, lsr #4
    9d84:	0005c208 	andeq	ip, r5, r8, lsl #4
    9d88:	d83c0000 	ldmdale	ip!, {}	; <UNPREDICTABLE>
    9d8c:	1e08001f 	mcrne	0, 0, r0, cr8, cr15, {0}
    9d90:	74025001 	strvc	r5, [r2], #-1
    9d94:	00000000 	andeq	r0, r0, r0
    9d98:	001e0027 	andseq	r0, lr, r7, lsr #32
    9d9c:	000de508 	andeq	lr, sp, r8, lsl #10
    9da0:	1e0a2700 	cdpne	7, 0, cr2, cr10, cr0, {0}
    9da4:	0de50800 	stcleq	8, cr0, [r5]
    9da8:	84270000 	strthi	r0, [r7], #-0
    9dac:	9a080020 	bls	209e34 <__Stack_Size+0x209a34>
    9db0:	00000008 	andeq	r0, r0, r8
    9db4:	004c040a 	subeq	r0, ip, sl, lsl #8
    9db8:	ec300000 	ldc	0, cr0, [r0], #-0
    9dbc:	01000037 	tsteq	r0, r7, lsr r0
    9dc0:	580101b7 	stmdapl	r1, {r0, r1, r2, r4, r5, r7, r8}
    9dc4:	2500000b 	strcs	r0, [r0, #-11]
    9dc8:	00003751 	andeq	r3, r0, r1, asr r7
    9dcc:	8701b901 	strhi	fp, [r1, -r1, lsl #18]
    9dd0:	25000006 	strcs	r0, [r0, #-6]
    9dd4:	000037c9 	andeq	r3, r0, r9, asr #15
    9dd8:	3a01ba01 	bcc	785e4 <__Stack_Size+0x781e4>
    9ddc:	33000000 	movwcc	r0, #0
    9de0:	0000ad25 	andeq	sl, r0, r5, lsr #26
    9de4:	01c00100 	biceq	r0, r0, r0, lsl #2
    9de8:	000001ce 	andeq	r0, r0, lr, asr #3
    9dec:	003d3225 	eorseq	r3, sp, r5, lsr #4
    9df0:	01c10100 	biceq	r0, r1, r0, lsl #2
    9df4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9df8:	07280000 	streq	r0, [r8, -r0]!
    9dfc:	01000036 	tsteq	r0, r6, lsr r0
    9e00:	005e03cb 	subseq	r0, lr, fp, asr #7
    9e04:	20a80000 	adccs	r0, r8, r0
    9e08:	00cc0800 	sbceq	r0, ip, r0, lsl #16
    9e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e10:	00000c2a 	andeq	r0, r0, sl, lsr #24
    9e14:	00188c1b 	andseq	r8, r8, fp, lsl ip
    9e18:	03cd0100 	biceq	r0, sp, #0, 2
    9e1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e20:	0000500b 	andeq	r5, r0, fp
    9e24:	000b1838 	andeq	r1, fp, r8, lsr r8
    9e28:	0020c000 	eoreq	ip, r0, r0
    9e2c:	00007c08 	andeq	r7, r0, r8, lsl #24
    9e30:	03d60100 	bicseq	r0, r6, #0, 2
    9e34:	00000c20 	andeq	r0, r0, r0, lsr #24
    9e38:	0020c019 	eoreq	ip, r0, r9, lsl r0
    9e3c:	00007c08 	andeq	r7, r0, r8, lsl #24
    9e40:	0b252300 	bleq	952a48 <__Stack_Size+0x952648>
    9e44:	50580000 	subspl	r0, r8, r0
    9e48:	31230000 	teqcc	r3, r0
    9e4c:	6d00000b 	stcvs	0, cr0, [r0, #-44]	; 0xffffffd4
    9e50:	17000050 	smlsdne	r0, r0, r0, r0
    9e54:	080020c8 	stmdaeq	r0, {r3, r6, r7, sp}
    9e58:	0000002a 	andeq	r0, r0, sl, lsr #32
    9e5c:	00000c0a 	andeq	r0, r0, sl, lsl #24
    9e60:	000b3e23 	andeq	r3, fp, r3, lsr #28
    9e64:	00508000 	subseq	r8, r0, r0
    9e68:	0b4a2300 	bleq	1292a70 <__Stack_Size+0x1292670>
    9e6c:	509e0000 	addspl	r0, lr, r0
    9e70:	d41d0000 	ldrle	r0, [sp], #-0
    9e74:	e0080020 	and	r0, r8, r0, lsr #32
    9e78:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    9e7c:	76025001 	strvc	r5, [r2], -r1
    9e80:	e81f0000 	ldmda	pc, {}	; <UNPREDICTABLE>
    9e84:	fb080020 	blx	209f0e <__Stack_Size+0x209b0e>
    9e88:	f300000d 	vhadd.u8	d0, d0, d13
    9e8c:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    9e90:	30015001 	andcc	r5, r1, r1
    9e94:	20f22000 	rscscs	r2, r2, r0
    9e98:	0e110800 	cdpeq	8, 1, cr0, cr1, cr0, {0}
    9e9c:	011e0000 	tsteq	lr, r0
    9ea0:	00760252 	rsbseq	r0, r6, r2, asr r2
    9ea4:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9ea8:	00000077 	andeq	r0, r0, r7, ror r0
    9eac:	00210620 	eoreq	r0, r1, r0, lsr #12
    9eb0:	000d7c08 	andeq	r7, sp, r8, lsl #24
    9eb4:	51011e00 	tstpl	r1, r0, lsl #28
    9eb8:	011e3001 	tsteq	lr, r1
    9ebc:	00300150 	eorseq	r0, r0, r0, asr r1
    9ec0:	5c3d0000 	ldcpl	0, cr0, [sp], #-0
    9ec4:	9a080021 	bls	209f50 <__Stack_Size+0x209b50>
    9ec8:	00000008 	andeq	r0, r0, r8
    9ecc:	00166b3e 	andseq	r6, r6, lr, lsr fp
    9ed0:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9ed4:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
    9ed8:	00000040 	andeq	r0, r0, r0, asr #32
    9edc:	0c6d9c01 	stcleq	12, cr9, [sp], #-4
    9ee0:	563f0000 	ldrtpl	r0, [pc], -r0
    9ee4:	01006c61 	tsteq	r0, r1, ror #24
    9ee8:	005e0422 	subseq	r0, lr, r2, lsr #8
    9eec:	50ec0000 	rscpl	r0, ip, r0
    9ef0:	69400000 	stmdbvs	r0, {}^	; <UNPREDICTABLE>
    9ef4:	04270100 	strteq	r0, [r7], #-256	; 0x100
    9ef8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9efc:	6e265201 	cdpvs	2, 2, cr5, cr6, cr1, {0}
    9f00:	01005045 	tsteq	r0, r5, asr #32
    9f04:	003a0428 	eorseq	r0, sl, r8, lsr #8
    9f08:	510d0000 	mrspl	r0, (UNDEF: 13)
    9f0c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    9f10:	00003663 	andeq	r3, r0, r3, ror #12
    9f14:	5e03a301 	cdppl	3, 0, cr10, cr3, cr1, {0}
    9f18:	b4000000 	strlt	r0, [r0], #-0
    9f1c:	5c080021 	stcpl	0, cr0, [r8], {33}	; 0x21
    9f20:	01000000 	mrseq	r0, (UNDEF: 0)
    9f24:	000cb39c 	muleq	ip, ip, r3
    9f28:	188c1b00 	stmne	ip, {r8, r9, fp, ip}
    9f2c:	a5010000 	strge	r0, [r1, #-0]
    9f30:	00003a03 	andeq	r3, r0, r3, lsl #20
    9f34:	00512000 	subseq	r2, r1, r0
    9f38:	21c82700 	biccs	r2, r8, r0, lsl #14
    9f3c:	05c20800 	strbeq	r0, [r2, #2048]	; 0x800
    9f40:	e4270000 	strt	r0, [r7], #-0
    9f44:	2a080021 	bcs	209fd0 <__Stack_Size+0x209bd0>
    9f48:	3d00000c 	stccc	0, cr0, [r0, #-48]	; 0xffffffd0
    9f4c:	08002202 	stmdaeq	r0, {r1, r9, sp}
    9f50:	0000089a 	muleq	r0, sl, r8
    9f54:	39c14100 	stmibcc	r1, {r8, lr}^
    9f58:	3a010000 	bcc	49f60 <__Stack_Size+0x49b60>
    9f5c:	00221004 	eoreq	r1, r2, r4
    9f60:	00000208 	andeq	r0, r0, r8, lsl #4
    9f64:	429c0100 	addsmi	r0, ip, #0, 2
    9f68:	000013d6 	ldrdeq	r1, [r0], -r6
    9f6c:	0458ee04 	ldrbeq	lr, [r8], #-3588	; 0xe04
    9f70:	e7420000 	strb	r0, [r2, -r0]
    9f74:	04000015 	streq	r0, [r0], #-21
    9f78:	000291f0 	strdeq	r9, [r2], -r0
    9f7c:	392e4200 	stmdbcc	lr!, {r9, lr}
    9f80:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    9f84:	00000ce6 	andeq	r0, r0, r6, ror #25
    9f88:	00004c34 	andeq	r4, r0, r4, lsr ip
    9f8c:	398a4200 	stmibcc	sl, {r9, lr}
    9f90:	f5040000 			; <UNDEFINED> instruction: 0xf5040000
    9f94:	00000ce6 	andeq	r0, r0, r6, ror #25
    9f98:	0015c042 	andseq	ip, r5, r2, asr #32
    9f9c:	01220500 	teqeq	r2, r0, lsl #10
    9fa0:	0a00000d 	beq	9fdc <__Stack_Size+0x9bdc>
    9fa4:	00037804 	andeq	r7, r3, r4, lsl #16
    9fa8:	359e4200 	ldrcc	r4, [lr, #512]	; 0x200
    9fac:	25050000 	strcs	r0, [r5, #-0]
    9fb0:	00000d12 	andeq	r0, r0, r2, lsl sp
    9fb4:	0458040a 	ldrbeq	r0, [r8], #-1034	; 0x40a
    9fb8:	63420000 	movtvs	r0, #8192	; 0x2000
    9fbc:	05000035 	streq	r0, [r0, #-53]	; 0x35
    9fc0:	000d232a 	andeq	r2, sp, sl, lsr #6
    9fc4:	dc040a00 	stcle	10, cr0, [r4], {-0}
    9fc8:	43000004 	movwmi	r0, #4
    9fcc:	000036e9 	andeq	r3, r0, r9, ror #13
    9fd0:	02dc2b01 	sbcseq	r2, ip, #1024	; 0x400
    9fd4:	03050000 	movweq	r0, #20480	; 0x5000
    9fd8:	2000071a 	andcs	r0, r0, sl, lsl r7
    9fdc:	00373a43 	eorseq	r3, r7, r3, asr #20
    9fe0:	842d0100 	strthi	r0, [sp], #-256	; 0x100
    9fe4:	05000000 	streq	r0, [r0, #-0]
    9fe8:	00013003 	andeq	r3, r1, r3
    9fec:	36dd4420 	ldrbcc	r4, [sp], r0, lsr #8
    9ff0:	85060000 	strhi	r0, [r6, #-0]
    9ff4:	00004c02 	andeq	r4, r0, r2, lsl #24
    9ff8:	000d6100 	andeq	r6, sp, r0, lsl #2
    9ffc:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a000:	45000000 	strmi	r0, [r0, #-0]
    a004:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    a008:	0d7c1907 	ldcleq	9, cr1, [ip, #-28]!	; 0xffffffe4
    a00c:	ce0c0000 	cdpgt	0, 0, cr0, cr12, cr0, {0}
    a010:	0c000001 	stceq	0, cr0, [r0], {1}
    a014:	0000004c 	andeq	r0, r0, ip, asr #32
    a018:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a01c:	6f460000 	svcvs	0x00460000
    a020:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    a024:	0d930288 	lfmeq	f0, 4, [r3, #544]	; 0x220
    a028:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a02c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a030:	0000004c 	andeq	r0, r0, ip, asr #32
    a034:	385b4600 	ldmdacc	fp, {r9, sl, lr}^
    a038:	80060000 	andhi	r0, r6, r0
    a03c:	000da502 	andeq	sl, sp, r2, lsl #10
    a040:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a044:	46000000 	strmi	r0, [r0], -r0
    a048:	000014c0 	andeq	r1, r0, r0, asr #9
    a04c:	bc026c06 	stclt	12, cr6, [r2], {6}
    a050:	0c00000d 	stceq	0, cr0, [r0], {13}
    a054:	0000005e 	andeq	r0, r0, lr, asr r0
    a058:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a05c:	28460000 	stmdacs	r6, {}^	; <UNPREDICTABLE>
    a060:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    a064:	0dd30289 	lfmeq	f0, 2, [r3, #548]	; 0x224
    a068:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a06c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a070:	0000004c 	andeq	r0, r0, ip, asr #32
    a074:	37bc4600 	ldrcc	r4, [ip, r0, lsl #12]!
    a078:	7f060000 	svcvc	0x00060000
    a07c:	000de502 	andeq	lr, sp, r2, lsl #10
    a080:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a084:	44000000 	strmi	r0, [r0], #-0
    a088:	000037b3 			; <UNDEFINED> instruction: 0x000037b3
    a08c:	4c029906 	stcmi	9, cr9, [r2], {6}
    a090:	fb000000 	blx	a09a <__Stack_Size+0x9c9a>
    a094:	0c00000d 	stceq	0, cr0, [r0], {13}
    a098:	0000004c 	andeq	r0, r0, ip, asr #32
    a09c:	36224400 	strtcc	r4, [r2], -r0, lsl #8
    a0a0:	86060000 	strhi	r0, [r6], -r0
    a0a4:	00004c02 	andeq	r4, r0, r2, lsl #24
    a0a8:	000e1100 	andeq	r1, lr, r0, lsl #2
    a0ac:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a0b0:	47000000 	strmi	r0, [r0, -r0]
    a0b4:	000038ee 	andeq	r3, r0, lr, ror #17
    a0b8:	ce0c1a07 	vmlagt.f32	s2, s24, s14
    a0bc:	0c000001 	stceq	0, cr0, [r0], {1}
    a0c0:	0000004c 	andeq	r0, r0, ip, asr #32
    a0c4:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a0c8:	77000000 	strvc	r0, [r0, -r0]
    a0cc:	04000001 	streq	r0, [r0], #-1
    a0d0:	00239c00 	eoreq	r9, r3, r0, lsl #24
    a0d4:	29010400 	stmdbcs	r1, {sl}
    a0d8:	01000000 	mrseq	r0, (UNDEF: 0)
    a0dc:	000039fd 	strdeq	r3, [r0], -sp
    a0e0:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    a0e4:	00000d00 	andeq	r0, r0, r0, lsl #26
    a0e8:	00000000 	andeq	r0, r0, r0
    a0ec:	00002f15 	andeq	r2, r0, r5, lsl pc
    a0f0:	26050402 	strcs	r0, [r5], -r2, lsl #8
    a0f4:	02000008 	andeq	r0, r0, #8
    a0f8:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    a0fc:	01020000 	mrseq	r0, (UNDEF: 2)
    a100:	0009d706 	andeq	sp, r9, r6, lsl #14
    a104:	33750300 	cmncc	r5, #0, 6
    a108:	27020032 	smladxcs	r2, r2, r0, r0
    a10c:	00000045 	andeq	r0, r0, r5, asr #32
    a110:	33070402 	movwcc	r0, #29698	; 0x7402
    a114:	03000009 	movweq	r0, #9
    a118:	00363175 	eorseq	r3, r6, r5, ror r1
    a11c:	00572802 	subseq	r2, r7, r2, lsl #16
    a120:	02020000 	andeq	r0, r2, #0
    a124:	000bd007 	andeq	sp, fp, r7
    a128:	38750300 	ldmdacc	r5!, {r8, r9}^
    a12c:	68290200 	stmdavs	r9!, {r9}
    a130:	02000000 	andeq	r0, r0, #0
    a134:	09d50801 	ldmibeq	r5, {r0, fp}^
    a138:	04020000 	streq	r0, [r2], #-0
    a13c:	00092a07 	andeq	r2, r9, r7, lsl #20
    a140:	5e040400 	cfcpyspl	mvf0, mvf4
    a144:	05000000 	streq	r0, [r0, #-0]
    a148:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    a14c:	22122401 	andscs	r2, r2, #16777216	; 0x1000000
    a150:	00300800 	eorseq	r0, r0, r0, lsl #16
    a154:	9c010000 	stcls	0, cr0, [r1], {-0}
    a158:	00000104 	andeq	r0, r0, r4, lsl #2
    a15c:	0039cd06 	eorseq	ip, r9, r6, lsl #26
    a160:	76240100 	strtvc	r0, [r4], -r0, lsl #2
    a164:	66000000 	strvs	r0, [r0], -r0
    a168:	06000051 			; <UNDEFINED> instruction: 0x06000051
    a16c:	000039ea 	andeq	r3, r0, sl, ror #19
    a170:	004c2401 	subeq	r2, ip, r1, lsl #8
    a174:	51ab0000 			; <UNDEFINED> instruction: 0x51ab0000
    a178:	d6060000 	strle	r0, [r6], -r0
    a17c:	01000039 	tsteq	r0, r9, lsr r0
    a180:	00004c24 	andeq	r4, r0, r4, lsr #24
    a184:	0051cc00 	subseq	ip, r1, r0, lsl #24
    a188:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    a18c:	003a2601 	eorseq	r2, sl, r1, lsl #12
    a190:	52010000 	andpl	r0, r1, #0
    a194:	01006908 	tsteq	r0, r8, lsl #18
    a198:	00003a27 	andeq	r3, r0, r7, lsr #20
    a19c:	0051ed00 	subseq	lr, r1, r0, lsl #26
    a1a0:	39de0900 	ldmibcc	lr, {r8, fp}^
    a1a4:	27010000 	strcs	r0, [r1, -r0]
    a1a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1ac:	0000524c 	andeq	r5, r0, ip, asr #4
    a1b0:	0039e409 	eorseq	lr, r9, r9, lsl #8
    a1b4:	3a270100 	bcc	9ca5bc <__Stack_Size+0x9ca1bc>
    a1b8:	83000000 	movwhi	r0, #0
    a1bc:	09000052 	stmdbeq	r0, {r1, r4, r6}
    a1c0:	000039f6 	strdeq	r3, [r0], -r6
    a1c4:	01042801 	tsteq	r4, r1, lsl #16
    a1c8:	52a70000 	adcpl	r0, r7, #0
    a1cc:	04000000 	streq	r0, [r0], #-0
    a1d0:	00004c04 	andeq	r4, r0, r4, lsl #24
    a1d4:	38ee0500 	stmiacc	lr!, {r8, sl}^
    a1d8:	3d010000 	stccc	0, cr0, [r1, #-0]
    a1dc:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
    a1e0:	00000024 	andeq	r0, r0, r4, lsr #32
    a1e4:	01749c01 	cmneq	r4, r1, lsl #24
    a1e8:	cd060000 	stcgt	0, cr0, [r6, #-0]
    a1ec:	01000039 	tsteq	r0, r9, lsr r0
    a1f0:	0000763d 	andeq	r7, r0, sp, lsr r6
    a1f4:	0052e200 	subseq	lr, r2, r0, lsl #4
    a1f8:	39ea0600 	stmibcc	sl!, {r9, sl}^
    a1fc:	3d010000 	stccc	0, cr0, [r1, #-0]
    a200:	0000004c 	andeq	r0, r0, ip, asr #32
    a204:	00005319 	andeq	r5, r0, r9, lsl r3
    a208:	0039d606 	eorseq	sp, r9, r6, lsl #12
    a20c:	4c3d0100 	ldfmis	f0, [sp], #-0
    a210:	3a000000 	bcc	a218 <__Stack_Size+0x9e18>
    a214:	07000053 	smlsdeq	r0, r3, r0, r0
    a218:	3f01006e 	svccc	0x0001006e
    a21c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a220:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    a224:	3a400100 	bcc	100a62c <__Stack_Size+0x100a22c>
    a228:	5b000000 	blpl	a230 <__Stack_Size+0x9e30>
    a22c:	09000053 	stmdbeq	r0, {r0, r1, r4, r6}
    a230:	000039f6 	strdeq	r3, [r0], -r6
    a234:	01744101 	cmneq	r4, r1, lsl #2
    a238:	53ba0000 			; <UNDEFINED> instruction: 0x53ba0000
    a23c:	04000000 	streq	r0, [r0], #-0
    a240:	00003a04 	andeq	r3, r0, r4, lsl #20
    a244:	0c930000 	ldceq	0, cr0, [r3], {0}
    a248:	00040000 	andeq	r0, r4, r0
    a24c:	00002427 	andeq	r2, r0, r7, lsr #8
    a250:	00290104 	eoreq	r0, r9, r4, lsl #2
    a254:	4a010000 	bmi	4a25c <__Stack_Size+0x49e5c>
    a258:	9f00003b 	svcls	0x0000003b
    a25c:	c8000003 	stmdagt	r0, {r0, r1}
    a260:	0000000d 	andeq	r0, r0, sp
    a264:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    a268:	0200002f 	andeq	r0, r0, #47	; 0x2f
    a26c:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    a270:	02020000 	andeq	r0, r2, #0
    a274:	0007f805 	andeq	pc, r7, r5, lsl #16
    a278:	06010200 	streq	r0, [r1], -r0, lsl #4
    a27c:	000009d7 	ldrdeq	r0, [r0], -r7
    a280:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    a284:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    a288:	02000000 	andeq	r0, r0, #0
    a28c:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    a290:	75030000 	strvc	r0, [r3, #-0]
    a294:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    a298:	00005728 	andeq	r5, r0, r8, lsr #14
    a29c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a2a0:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a2a4:	00387503 	eorseq	r7, r8, r3, lsl #10
    a2a8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    a2ac:	01020000 	mrseq	r0, (UNDEF: 2)
    a2b0:	0009d508 	andeq	sp, r9, r8, lsl #10
    a2b4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a2b8:	0000092a 	andeq	r0, r0, sl, lsr #18
    a2bc:	003a7d04 	eorseq	r7, sl, r4, lsl #26
    a2c0:	18030100 	stmdane	r3, {r8}
    a2c4:	00000095 	muleq	r0, r5, r0
    a2c8:	003a1705 	eorseq	r1, sl, r5, lsl #14
    a2cc:	16050000 	strne	r0, [r5], -r0
    a2d0:	0100003c 	tsteq	r0, ip, lsr r0
    a2d4:	003ab905 	eorseq	fp, sl, r5, lsl #18
    a2d8:	06000200 	streq	r0, [r0], -r0, lsl #4
    a2dc:	00003a7e 	andeq	r3, r0, lr, ror sl
    a2e0:	00761e03 	rsbseq	r1, r6, r3, lsl #28
    a2e4:	b9070000 	stmdblt	r7, {}	; <UNPREDICTABLE>
    a2e8:	0100003c 	tsteq	r0, ip, lsr r0
    a2ec:	00004c9c 	muleq	r0, ip, ip
    a2f0:	00bc0100 	adcseq	r0, ip, r0, lsl #2
    a2f4:	92080000 	andls	r0, r8, #0
    a2f8:	0100003b 	tsteq	r0, fp, lsr r0
    a2fc:	00005e9c 	muleq	r0, ip, lr
    a300:	8a090000 	bhi	24a308 <__Stack_Size+0x249f08>
    a304:	0100003a 	tsteq	r0, sl, lsr r0
    a308:	00000023 	andeq	r0, r0, r3, lsr #32
    a30c:	00000c00 	andeq	r0, r0, r0, lsl #24
    a310:	df9c0100 	svcle	0x009c0100
    a314:	0a000000 	beq	a31c <__Stack_Size+0x9f1c>
    a318:	00003caf 	andeq	r3, r0, pc, lsr #25
    a31c:	004c2301 	subeq	r2, ip, r1, lsl #6
    a320:	50010000 	andpl	r0, r1, r0
    a324:	3ae60b00 	bcc	ff98cf2c <SCS_BASE+0x1f97ef2c>
    a328:	2f010000 	svccs	0x00010000
    a32c:	0000004c 	andeq	r0, r0, ip, asr #32
    a330:	00000000 	andeq	r0, r0, r0
    a334:	0000000c 	andeq	r0, r0, ip
    a338:	53099c01 	movwpl	r9, #39937	; 0x9c01
    a33c:	0100003a 	tsteq	r0, sl, lsr r0
    a340:	0000003b 	andeq	r0, r0, fp, lsr r0
    a344:	00000c00 	andeq	r0, r0, r0, lsl #24
    a348:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    a34c:	0a000001 	beq	a358 <__Stack_Size+0x9f58>
    a350:	00003caf 	andeq	r3, r0, pc, lsr #25
    a354:	004c3b01 	subeq	r3, ip, r1, lsl #22
    a358:	50010000 	andpl	r0, r1, r0
    a35c:	3c620b00 	stclcc	11, cr0, [r2], #-0
    a360:	47010000 	strmi	r0, [r1, -r0]
    a364:	0000004c 	andeq	r0, r0, ip, asr #32
    a368:	00000000 	andeq	r0, r0, r0
    a36c:	0000000c 	andeq	r0, r0, ip
    a370:	f50b9c01 			; <UNDEFINED> instruction: 0xf50b9c01
    a374:	0100003a 	tsteq	r0, sl, lsr r0
    a378:	00004c53 	andeq	r4, r0, r3, asr ip
    a37c:	00000000 	andeq	r0, r0, r0
    a380:	00000c00 	andeq	r0, r0, r0, lsl #24
    a384:	099c0100 	ldmibeq	ip, {r8}
    a388:	00003b89 	andeq	r3, r0, r9, lsl #23
    a38c:	00005f01 	andeq	r5, r0, r1, lsl #30
    a390:	000c0000 	andeq	r0, ip, r0
    a394:	9c010000 	stcls	0, cr0, [r1], {-0}
    a398:	00000164 	andeq	r0, r0, r4, ror #2
    a39c:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a3a0:	4c5f0100 	ldfmie	f0, [pc], {-0}
    a3a4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3a8:	020b0050 	andeq	r0, fp, #80	; 0x50
    a3ac:	0100003b 	tsteq	r0, fp, lsr r0
    a3b0:	00004c6b 	andeq	r4, r0, fp, ror #24
    a3b4:	00000000 	andeq	r0, r0, r0
    a3b8:	00000c00 	andeq	r0, r0, r0, lsl #24
    a3bc:	099c0100 	ldmibeq	ip, {r8}
    a3c0:	0000164a 	andeq	r1, r0, sl, asr #12
    a3c4:	22687701 	rsbcs	r7, r8, #262144	; 0x40000
    a3c8:	00100800 	andseq	r0, r0, r0, lsl #16
    a3cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3d0:	0000019c 	muleq	r0, ip, r1
    a3d4:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a3d8:	4c770100 	ldfmie	f0, [r7], #-0
    a3dc:	01000000 	mrseq	r0, (UNDEF: 0)
    a3e0:	490b0050 	stmdbmi	fp, {r4, r6}
    a3e4:	0100003a 	tsteq	r0, sl, lsr r0
    a3e8:	00004c83 	andeq	r4, r0, r3, lsl #25
    a3ec:	00000000 	andeq	r0, r0, r0
    a3f0:	00000c00 	andeq	r0, r0, r0, lsl #24
    a3f4:	099c0100 	ldmibeq	ip, {r8}
    a3f8:	00003aad 	andeq	r3, r0, sp, lsr #21
    a3fc:	00009001 	andeq	r9, r0, r1
    a400:	000e0000 	andeq	r0, lr, r0
    a404:	9c010000 	stcls	0, cr0, [r1], {-0}
    a408:	000001e3 	andeq	r0, r0, r3, ror #3
    a40c:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a410:	5e900100 	fmlpls	f0, f0, f0
    a414:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    a418:	0a000053 	beq	a56c <__Stack_Size+0xa16c>
    a41c:	00003caf 	andeq	r3, r0, pc, lsr #25
    a420:	004c9001 	subeq	r9, ip, r1
    a424:	51010000 	mrspl	r0, (UNDEF: 1)
    a428:	00a00d00 	adceq	r0, r0, r0, lsl #26
    a42c:	00000000 	andeq	r0, r0, r0
    a430:	00100000 	andseq	r0, r0, r0
    a434:	9c010000 	stcls	0, cr0, [r1], {-0}
    a438:	00000200 	andeq	r0, r0, r0, lsl #4
    a43c:	0000b00e 	andeq	fp, r0, lr
    a440:	00541600 	subseq	r1, r4, r0, lsl #12
    a444:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
    a448:	01000014 	tsteq	r0, r4, lsl r0
    a44c:	002278a9 	eoreq	r7, r2, r9, lsr #17
    a450:	00001c08 	andeq	r1, r0, r8, lsl #24
    a454:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    a458:	0c000002 	stceq	0, cr0, [r0], {2}
    a45c:	00003b92 	muleq	r0, r2, fp
    a460:	005ea901 	subseq	sl, lr, r1, lsl #18
    a464:	54370000 	ldrtpl	r0, [r7], #-0
    a468:	fc0c0000 	stc2	0, cr0, [ip], {-0}
    a46c:	0100003a 	tsteq	r0, sl, lsr r0
    a470:	00004ca9 	andeq	r4, r0, r9, lsr #25
    a474:	00545800 	subseq	r5, r4, r0, lsl #16
    a478:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    a47c:	0100003d 	tsteq	r0, sp, lsr r0
    a480:	00004cb5 			; <UNDEFINED> instruction: 0x00004cb5
    a484:	00000000 	andeq	r0, r0, r0
    a488:	00001200 	andeq	r1, r0, r0, lsl #4
    a48c:	5d9c0100 	ldfpls	f0, [ip]
    a490:	0c000002 	stceq	0, cr0, [r0], {2}
    a494:	00003b92 	muleq	r0, r2, fp
    a498:	005eb501 	subseq	fp, lr, r1, lsl #10
    a49c:	54790000 	ldrbtpl	r0, [r9], #-0
    a4a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a4a4:	000014c0 	andeq	r1, r0, r0, asr #9
    a4a8:	2294c201 	addscs	ip, r4, #268435456	; 0x10000000
    a4ac:	00320800 	eorseq	r0, r2, r0, lsl #16
    a4b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a4b4:	000002a8 	andeq	r0, r0, r8, lsr #5
    a4b8:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a4bc:	5ec20100 	polpls	f0, f2, f0
    a4c0:	9a000000 	bls	a4c8 <__Stack_Size+0xa0c8>
    a4c4:	0a000054 	beq	a61c <__Stack_Size+0xa21c>
    a4c8:	00001a7e 	andeq	r1, r0, lr, ror sl
    a4cc:	004cc201 	subeq	ip, ip, r1, lsl #4
    a4d0:	51010000 	mrspl	r0, (UNDEF: 1)
    a4d4:	00229410 	eoreq	r9, r2, r0, lsl r4
    a4d8:	00003208 	andeq	r3, r0, r8, lsl #4
    a4dc:	38681100 	stmdacc	r8!, {r8, ip}^
    a4e0:	c4010000 	strgt	r0, [r1], #-0
    a4e4:	0000004c 	andeq	r0, r0, ip, asr #32
    a4e8:	000054bb 			; <UNDEFINED> instruction: 0x000054bb
    a4ec:	e2090000 	and	r0, r9, #0
    a4f0:	01000016 	tsteq	r0, r6, lsl r0
    a4f4:	0022c6cf 	eoreq	ip, r2, pc, asr #13
    a4f8:	00003208 	andeq	r3, r0, r8, lsl #4
    a4fc:	f39c0100 	vaddw.u16	q0, q6, d0
    a500:	0c000002 	stceq	0, cr0, [r0], {2}
    a504:	00003b92 	muleq	r0, r2, fp
    a508:	005ecf01 	subseq	ip, lr, r1, lsl #30
    a50c:	54ce0000 	strbpl	r0, [lr], #0
    a510:	7e0a0000 	cdpvc	0, 0, cr0, cr10, cr0, {0}
    a514:	0100001a 	tsteq	r0, sl, lsl r0
    a518:	00004ccf 	andeq	r4, r0, pc, asr #25
    a51c:	10510100 	subsne	r0, r1, r0, lsl #2
    a520:	080022c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sp}
    a524:	00000032 	andeq	r0, r0, r2, lsr r0
    a528:	00386811 	eorseq	r6, r8, r1, lsl r8
    a52c:	4cd10100 	ldfmie	f0, [r1], {0}
    a530:	ef000000 	svc	0x00000000
    a534:	00000054 	andeq	r0, r0, r4, asr r0
    a538:	3c9a0900 	ldccc	9, cr0, [sl], {0}
    a53c:	dc010000 	stcle	0, cr0, [r1], {-0}
    a540:	00000000 	andeq	r0, r0, r0
    a544:	00000024 	andeq	r0, r0, r4, lsr #32
    a548:	03499c01 	movteq	r9, #39937	; 0x9c01
    a54c:	920c0000 	andls	r0, ip, #0
    a550:	0100003b 	tsteq	r0, fp, lsr r0
    a554:	00005edc 	ldrdeq	r5, [r0], -ip
    a558:	00550200 	subseq	r0, r5, r0, lsl #4
    a55c:	3c220a00 	stccc	10, cr0, [r2], #-0
    a560:	dc010000 	stcle	0, cr0, [r1], {-0}
    a564:	0000005e 	andeq	r0, r0, lr, asr r0
    a568:	68125101 	ldmdavs	r2, {r0, r8, ip, lr}
    a56c:	0100003a 	tsteq	r0, sl, lsr r0
    a570:	00004cde 	ldrdeq	r4, [r0], -lr
    a574:	00a01300 	adceq	r1, r0, r0, lsl #6
    a578:	00000000 	andeq	r0, r0, r0
    a57c:	0d180000 	ldceq	0, cr0, [r8, #-0]
    a580:	df010000 	svcle	0x00010000
    a584:	0000b00e 	andeq	fp, r0, lr
    a588:	00550200 	subseq	r0, r5, r0, lsl #4
    a58c:	0f000000 	svceq	0x00000000
    a590:	00003b1c 	andeq	r3, r0, ip, lsl fp
    a594:	004cf101 	subeq	pc, ip, r1, lsl #2
    a598:	00000000 	andeq	r0, r0, r0
    a59c:	00120000 	andseq	r0, r2, r0
    a5a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5a4:	00000372 	andeq	r0, r0, r2, ror r3
    a5a8:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a5ac:	5ef10100 	cdppl	1, 15, cr0, cr1, cr0, {0}
    a5b0:	23000000 	movwcs	r0, #0
    a5b4:	00000055 	andeq	r0, r0, r5, asr r0
    a5b8:	003b6a0f 	eorseq	r6, fp, pc, lsl #20
    a5bc:	4cfd0100 	ldfmie	f0, [sp]
    a5c0:	00000000 	andeq	r0, r0, r0
    a5c4:	12000000 	andne	r0, r0, #0
    a5c8:	01000000 	mrseq	r0, (UNDEF: 0)
    a5cc:	00039b9c 	muleq	r3, ip, fp
    a5d0:	3b920c00 	blcc	fe48d5d8 <SCS_BASE+0x1e47f5d8>
    a5d4:	fd010000 	stc2	0, cr0, [r1, #-0]
    a5d8:	0000005e 	andeq	r0, r0, lr, asr r0
    a5dc:	00005544 	andeq	r5, r0, r4, asr #10
    a5e0:	1af31400 	bne	ffccf5e8 <SCS_BASE+0x1fcc15e8>
    a5e4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a5e8:	0022f801 	eoreq	pc, r2, r1, lsl #16
    a5ec:	00002608 	andeq	r2, r0, r8, lsl #12
    a5f0:	dc9c0100 	ldfles	f0, [ip], {0}
    a5f4:	15000003 	strne	r0, [r0, #-3]
    a5f8:	00003b92 	muleq	r0, r2, fp
    a5fc:	5e010901 	cdppl	9, 0, cr0, cr1, cr1, {0}
    a600:	65000000 	strvs	r0, [r0, #-0]
    a604:	10000055 	andne	r0, r0, r5, asr r0
    a608:	080022f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp}
    a60c:	00000026 	andeq	r0, r0, r6, lsr #32
    a610:	00386816 	eorseq	r6, r8, r6, lsl r8
    a614:	010b0100 	mrseq	r0, (UNDEF: 27)
    a618:	0000004c 	andeq	r0, r0, ip, asr #32
    a61c:	00005586 	andeq	r5, r0, r6, lsl #11
    a620:	84140000 	ldrhi	r0, [r4], #-0
    a624:	01000013 	tsteq	r0, r3, lsl r0
    a628:	231e0115 	tstcs	lr, #1073741829	; 0x40000005
    a62c:	00260800 	eoreq	r0, r6, r0, lsl #16
    a630:	9c010000 	stcls	0, cr0, [r1], {-0}
    a634:	0000041d 	andeq	r0, r0, sp, lsl r4
    a638:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a63c:	01150100 	tsteq	r5, r0, lsl #2
    a640:	0000005e 	andeq	r0, r0, lr, asr r0
    a644:	000055b1 			; <UNDEFINED> instruction: 0x000055b1
    a648:	00231e10 	eoreq	r1, r3, r0, lsl lr
    a64c:	00002608 	andeq	r2, r0, r8, lsl #12
    a650:	38681600 	stmdacc	r8!, {r9, sl, ip}^
    a654:	17010000 	strne	r0, [r1, -r0]
    a658:	00004c01 	andeq	r4, r0, r1, lsl #24
    a65c:	0055d200 	subseq	sp, r5, r0, lsl #4
    a660:	14000000 	strne	r0, [r0], #-0
    a664:	00003ce3 	andeq	r3, r0, r3, ror #25
    a668:	00012101 	andeq	r2, r1, r1, lsl #2
    a66c:	20000000 	andcs	r0, r0, r0
    a670:	01000000 	mrseq	r0, (UNDEF: 0)
    a674:	0004449c 	muleq	r4, ip, r4
    a678:	3b921500 	blcc	fe48fa80 <SCS_BASE+0x1e481a80>
    a67c:	21010000 	mrscs	r0, (UNDEF: 1)
    a680:	00005e01 	andeq	r5, r0, r1, lsl #28
    a684:	00560000 	subseq	r0, r6, r0
    a688:	c4140000 	ldrgt	r0, [r4], #-0
    a68c:	0100003a 	tsteq	r0, sl, lsr r0
    a690:	0000012d 	andeq	r0, r0, sp, lsr #2
    a694:	00200000 	eoreq	r0, r0, r0
    a698:	9c010000 	stcls	0, cr0, [r1], {-0}
    a69c:	0000046b 	andeq	r0, r0, fp, ror #8
    a6a0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a6a4:	012d0100 	teqeq	sp, r0, lsl #2
    a6a8:	0000005e 	andeq	r0, r0, lr, asr r0
    a6ac:	00005621 	andeq	r5, r0, r1, lsr #12
    a6b0:	191a1400 	ldmdbne	sl, {sl, ip}
    a6b4:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a6b8:	00234401 	eoreq	r4, r3, r1, lsl #8
    a6bc:	00002008 	andeq	r2, r0, r8
    a6c0:	929c0100 	addsls	r0, ip, #0, 2
    a6c4:	15000004 	strne	r0, [r0, #-4]
    a6c8:	00003b92 	muleq	r0, r2, fp
    a6cc:	5e013801 	cdppl	8, 0, cr3, cr1, cr1, {0}
    a6d0:	42000000 	andmi	r0, r0, #0
    a6d4:	00000056 	andeq	r0, r0, r6, asr r0
    a6d8:	003c4d14 	eorseq	r4, ip, r4, lsl sp
    a6dc:	01430100 	mrseq	r0, (UNDEF: 83)
    a6e0:	00000000 	andeq	r0, r0, r0
    a6e4:	00000020 	andeq	r0, r0, r0, lsr #32
    a6e8:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    a6ec:	92150000 	andsls	r0, r5, #0
    a6f0:	0100003b 	tsteq	r0, fp, lsr r0
    a6f4:	005e0143 	subseq	r0, lr, r3, asr #2
    a6f8:	56630000 	strbtpl	r0, [r3], -r0
    a6fc:	14000000 	strne	r0, [r0], #-0
    a700:	00003cee 	andeq	r3, r0, lr, ror #25
    a704:	00014e01 	andeq	r4, r1, r1, lsl #28
    a708:	20000000 	andcs	r0, r0, r0
    a70c:	01000000 	mrseq	r0, (UNDEF: 0)
    a710:	0004e09c 	muleq	r4, ip, r0
    a714:	3b921500 	blcc	fe48fb1c <SCS_BASE+0x1e481b1c>
    a718:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a71c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a720:	00568400 	subseq	r8, r6, r0, lsl #8
    a724:	37140000 	ldrcc	r0, [r4, -r0]
    a728:	0100003a 	tsteq	r0, sl, lsr r0
    a72c:	00000159 	andeq	r0, r0, r9, asr r1
    a730:	00200000 	eoreq	r0, r0, r0
    a734:	9c010000 	stcls	0, cr0, [r1], {-0}
    a738:	00000507 	andeq	r0, r0, r7, lsl #10
    a73c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a740:	01590100 	cmpeq	r9, r0, lsl #2
    a744:	0000005e 	andeq	r0, r0, lr, asr r0
    a748:	000056a5 	andeq	r5, r0, r5, lsr #13
    a74c:	3c051700 	stccc	7, cr1, [r5], {-0}
    a750:	64010000 	strvs	r0, [r1], #-0
    a754:	00004c01 	andeq	r4, r0, r1, lsl #24
    a758:	00000000 	andeq	r0, r0, r0
    a75c:	00001a00 	andeq	r1, r0, r0, lsl #20
    a760:	329c0100 	addscc	r0, ip, #0, 2
    a764:	15000005 	strne	r0, [r0, #-5]
    a768:	00003b92 	muleq	r0, r2, fp
    a76c:	5e016401 	cdppl	4, 0, cr6, cr1, cr1, {0}
    a770:	c6000000 	strgt	r0, [r0], -r0
    a774:	00000056 	andeq	r0, r0, r6, asr r0
    a778:	003bd017 	eorseq	sp, fp, r7, lsl r0
    a77c:	016f0100 	cmneq	pc, r0, lsl #2
    a780:	0000004c 	andeq	r0, r0, ip, asr #32
    a784:	00000000 	andeq	r0, r0, r0
    a788:	0000001a 	andeq	r0, r0, sl, lsl r0
    a78c:	055d9c01 	ldrbeq	r9, [sp, #-3073]	; 0xc01
    a790:	92150000 	andsls	r0, r5, #0
    a794:	0100003b 	tsteq	r0, fp, lsr r0
    a798:	005e016f 	subseq	r0, lr, pc, ror #2
    a79c:	56e70000 	strbtpl	r0, [r7], r0
    a7a0:	14000000 	strne	r0, [r0], #-0
    a7a4:	00003b99 	muleq	r0, r9, fp
    a7a8:	00017a01 	andeq	r7, r1, r1, lsl #20
    a7ac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    a7b0:	01000000 	mrseq	r0, (UNDEF: 0)
    a7b4:	0005849c 	muleq	r5, ip, r4
    a7b8:	3b921500 	blcc	fe48fbc0 <SCS_BASE+0x1e481bc0>
    a7bc:	7a010000 	bvc	4a7c4 <__Stack_Size+0x4a3c4>
    a7c0:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7c4:	00570800 	subseq	r0, r7, r0, lsl #16
    a7c8:	d1140000 	tstle	r4, r0
    a7cc:	0100003a 	tsteq	r0, sl, lsr r0
    a7d0:	00000185 	andeq	r0, r0, r5, lsl #3
    a7d4:	001c0000 	andseq	r0, ip, r0
    a7d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7dc:	000005ab 	andeq	r0, r0, fp, lsr #11
    a7e0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a7e4:	01850100 	orreq	r0, r5, r0, lsl #2
    a7e8:	0000005e 	andeq	r0, r0, lr, asr r0
    a7ec:	00005729 	andeq	r5, r0, r9, lsr #14
    a7f0:	3a291400 	bcc	a4f7f8 <__Stack_Size+0xa4f3f8>
    a7f4:	90010000 	andls	r0, r1, r0
    a7f8:	00000001 	andeq	r0, r0, r1
    a7fc:	00002000 	andeq	r2, r0, r0
    a800:	d29c0100 	addsle	r0, ip, #0, 2
    a804:	15000005 	strne	r0, [r0, #-5]
    a808:	00003b92 	muleq	r0, r2, fp
    a80c:	5e019001 	cdppl	0, 0, cr9, cr1, cr1, {0}
    a810:	4a000000 	bmi	a818 <__Stack_Size+0xa418>
    a814:	00000057 	andeq	r0, r0, r7, asr r0
    a818:	003bb814 	eorseq	fp, fp, r4, lsl r8
    a81c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a820:	00000000 	andeq	r0, r0, r0
    a824:	00000020 	andeq	r0, r0, r0, lsr #32
    a828:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
    a82c:	92150000 	andsls	r0, r5, #0
    a830:	0100003b 	tsteq	r0, fp, lsr r0
    a834:	005e019b 			; <UNDEFINED> instruction: 0x005e019b
    a838:	576b0000 	strbpl	r0, [fp, -r0]!
    a83c:	14000000 	strne	r0, [r0], #-0
    a840:	000037bc 			; <UNDEFINED> instruction: 0x000037bc
    a844:	6401a601 	strvs	sl, [r1], #-1537	; 0x601
    a848:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a84c:	01000000 	mrseq	r0, (UNDEF: 0)
    a850:	0006209c 	muleq	r6, ip, r0
    a854:	3b921500 	blcc	fe48fc5c <SCS_BASE+0x1e481c5c>
    a858:	a6010000 	strge	r0, [r1], -r0
    a85c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a860:	00578c00 	subseq	r8, r7, r0, lsl #24
    a864:	5b140000 	blpl	50a86c <__Stack_Size+0x50a46c>
    a868:	01000038 	tsteq	r0, r8, lsr r0
    a86c:	238a01b1 	orrcs	r0, sl, #1073741868	; 0x4000002c
    a870:	00260800 	eoreq	r0, r6, r0, lsl #16
    a874:	9c010000 	stcls	0, cr0, [r1], {-0}
    a878:	00000647 	andeq	r0, r0, r7, asr #12
    a87c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a880:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a884:	0000005e 	andeq	r0, r0, lr, asr r0
    a888:	000057ad 	andeq	r5, r0, sp, lsr #15
    a88c:	3a5b1400 	bcc	16cf894 <__Stack_Size+0x16cf494>
    a890:	bd010000 	stclt	0, cr0, [r1, #-0]
    a894:	00000001 	andeq	r0, r0, r1
    a898:	00002200 	andeq	r2, r0, r0, lsl #4
    a89c:	7e9c0100 	fmlvce	f0, f4, f0
    a8a0:	15000006 	strne	r0, [r0, #-6]
    a8a4:	00003b92 	muleq	r0, r2, fp
    a8a8:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a8ac:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    a8b0:	15000057 	strne	r0, [r0, #-87]	; 0x57
    a8b4:	00003ae0 	andeq	r3, r0, r0, ror #21
    a8b8:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a8bc:	ef000000 	svc	0x00000000
    a8c0:	00000057 	andeq	r0, r0, r7, asr r0
    a8c4:	003c3917 	eorseq	r3, ip, r7, lsl r9
    a8c8:	01c80100 	biceq	r0, r8, r0, lsl #2
    a8cc:	0000005e 	andeq	r0, r0, lr, asr r0
    a8d0:	00000000 	andeq	r0, r0, r0
    a8d4:	00000012 	andeq	r0, r0, r2, lsl r0
    a8d8:	06a99c01 	strteq	r9, [r9], r1, lsl #24
    a8dc:	92150000 	andsls	r0, r5, #0
    a8e0:	0100003b 	tsteq	r0, fp, lsr r0
    a8e4:	005e01c8 	subseq	r0, lr, r8, asr #3
    a8e8:	58100000 	ldmdapl	r0, {}	; <UNPREDICTABLE>
    a8ec:	14000000 	strne	r0, [r0], #-0
    a8f0:	000015f4 	strdeq	r1, [r0], -r4
    a8f4:	b001d401 	andlt	sp, r1, r1, lsl #8
    a8f8:	20080023 	andcs	r0, r8, r3, lsr #32
    a8fc:	01000000 	mrseq	r0, (UNDEF: 0)
    a900:	0006e09c 	muleq	r6, ip, r0
    a904:	3b921500 	blcc	fe48fd0c <SCS_BASE+0x1e481d0c>
    a908:	d4010000 	strle	r0, [r1], #-0
    a90c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a910:	00583100 	subseq	r3, r8, r0, lsl #2
    a914:	3c5c1500 	cfldr64cc	mvdx1, [ip], {-0}
    a918:	d4010000 	strle	r0, [r1], #-0
    a91c:	00004c01 	andeq	r4, r0, r1, lsl #24
    a920:	00585200 	subseq	r5, r8, r0, lsl #4
    a924:	e6140000 	ldr	r0, [r4], -r0
    a928:	01000014 	tsteq	r0, r4, lsl r0
    a92c:	23d001e0 	bicscs	r0, r0, #224, 2	; 0x38
    a930:	00200800 	eoreq	r0, r0, r0, lsl #16
    a934:	9c010000 	stcls	0, cr0, [r1], {-0}
    a938:	00000717 	andeq	r0, r0, r7, lsl r7
    a93c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a940:	01e00100 	mvneq	r0, r0, lsl #2
    a944:	0000005e 	andeq	r0, r0, lr, asr r0
    a948:	00005873 	andeq	r5, r0, r3, ror r8
    a94c:	003c5c15 	eorseq	r5, ip, r5, lsl ip
    a950:	01e00100 	mvneq	r0, r0, lsl #2
    a954:	0000004c 	andeq	r0, r0, ip, asr #32
    a958:	00005894 	muleq	r0, r4, r8
    a95c:	36dd1700 	ldrbcc	r1, [sp], r0, lsl #14
    a960:	eb010000 	bl	4a968 <__Stack_Size+0x4a568>
    a964:	00004c01 	andeq	r4, r0, r1, lsl #24
    a968:	0023f000 	eoreq	pc, r3, r0
    a96c:	00002008 	andeq	r2, r0, r8
    a970:	429c0100 	addsmi	r0, ip, #0, 2
    a974:	15000007 	strne	r0, [r0, #-7]
    a978:	00003b92 	muleq	r0, r2, fp
    a97c:	5e01eb01 	vmlapl.f64	d14, d1, d1
    a980:	b5000000 	strlt	r0, [r0, #-0]
    a984:	00000058 	andeq	r0, r0, r8, asr r0
    a988:	00362217 	eorseq	r2, r6, r7, lsl r2
    a98c:	01f60100 	mvnseq	r0, r0, lsl #2
    a990:	0000004c 	andeq	r0, r0, ip, asr #32
    a994:	08002410 	stmdaeq	r0, {r4, sl, sp}
    a998:	00000020 	andeq	r0, r0, r0, lsr #32
    a99c:	076d9c01 	strbeq	r9, [sp, -r1, lsl #24]!
    a9a0:	92150000 	andsls	r0, r5, #0
    a9a4:	0100003b 	tsteq	r0, fp, lsr r0
    a9a8:	005e01f6 	ldrsheq	r0, [lr], #-22	; 0xffffffea
    a9ac:	58d60000 	ldmpl	r6, {}^	; <UNPREDICTABLE>
    a9b0:	14000000 	strne	r0, [r0], #-0
    a9b4:	00001a6f 	andeq	r1, r0, pc, ror #20
    a9b8:	30020201 	andcc	r0, r2, r1, lsl #4
    a9bc:	1c080024 	stcne	0, cr0, [r8], {36}	; 0x24
    a9c0:	01000000 	mrseq	r0, (UNDEF: 0)
    a9c4:	0007a29c 	muleq	r7, ip, r2
    a9c8:	3b921500 	blcc	fe48fdd0 <SCS_BASE+0x1e481dd0>
    a9cc:	02010000 	andeq	r0, r1, #0
    a9d0:	00005e02 	andeq	r5, r0, r2, lsl #28
    a9d4:	0058f700 	subseq	pc, r8, r0, lsl #14
    a9d8:	00111800 	andseq	r1, r1, r0, lsl #16
    a9dc:	02010000 	andeq	r0, r1, #0
    a9e0:	00004c02 	andeq	r4, r0, r2, lsl #24
    a9e4:	00510100 	subseq	r0, r1, r0, lsl #2
    a9e8:	003ba814 	eorseq	sl, fp, r4, lsl r8
    a9ec:	020e0100 	andeq	r0, lr, #0, 2
    a9f0:	00000000 	andeq	r0, r0, r0
    a9f4:	00000026 	andeq	r0, r0, r6, lsr #32
    a9f8:	07f19c01 	ldrbeq	r9, [r1, r1, lsl #24]!
    a9fc:	ee180000 	cdp	0, 1, cr0, cr8, cr0, {0}
    aa00:	0100003a 	tsteq	r0, sl, lsr r0
    aa04:	07f1020e 	ldrbeq	r0, [r1, lr, lsl #4]!
    aa08:	50010000 	andpl	r0, r1, r0
    aa0c:	00001115 	andeq	r1, r0, r5, lsl r1
    aa10:	020e0100 	andeq	r0, lr, #0, 2
    aa14:	0000004c 	andeq	r0, r0, ip, asr #32
    aa18:	00005918 	andeq	r5, r0, r8, lsl r9
    aa1c:	00000010 	andeq	r0, r0, r0, lsl r0
    aa20:	00002600 	andeq	r2, r0, r0, lsl #12
    aa24:	3aa41600 	bcc	fe91022c <SCS_BASE+0x1e90222c>
    aa28:	10010000 	andne	r0, r1, r0
    aa2c:	00004c02 	andeq	r4, r0, r2, lsl #24
    aa30:	00595200 	subseq	r5, r9, r0, lsl #4
    aa34:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    aa38:	00003a04 	andeq	r3, r0, r4, lsl #20
    aa3c:	1a281400 	bne	a0fa44 <__Stack_Size+0xa0f644>
    aa40:	1a010000 	bne	4aa48 <__Stack_Size+0x4a648>
    aa44:	00244c02 	eoreq	r4, r4, r2, lsl #24
    aa48:	00004008 	andeq	r4, r0, r8
    aa4c:	5c9c0100 	ldfpls	f0, [ip], {0}
    aa50:	15000008 	strne	r0, [r0, #-8]
    aa54:	00003b92 	muleq	r0, r2, fp
    aa58:	5e021a01 	vmlapl.f32	s2, s4, s2
    aa5c:	7b000000 	blvc	aa64 <__Stack_Size+0xa664>
    aa60:	15000059 	strne	r0, [r0, #-89]	; 0x59
    aa64:	00000011 	andeq	r0, r0, r1, lsl r0
    aa68:	4c021a01 	stcmi	10, cr1, [r2], {1}
    aa6c:	9c000000 	stcls	0, cr0, [r0], {-0}
    aa70:	10000059 	andne	r0, r0, r9, asr r0
    aa74:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
    aa78:	00000040 	andeq	r0, r0, r0, asr #32
    aa7c:	003aee1a 	eorseq	lr, sl, sl, lsl lr
    aa80:	021c0100 	andseq	r0, ip, #0, 2
    aa84:	000007f1 	strdeq	r0, [r0], -r1
    aa88:	301b5201 	andscc	r5, fp, r1, lsl #4
    aa8c:	1600000d 	strne	r0, [r0], -sp
    aa90:	00003aa4 	andeq	r3, r0, r4, lsr #21
    aa94:	4c021c01 	stcmi	12, cr1, [r2], {1}
    aa98:	bd000000 	stclt	0, cr0, [r0, #-0]
    aa9c:	00000059 	andeq	r0, r0, r9, asr r0
    aaa0:	c5170000 	ldrgt	r0, [r7, #-0]
    aaa4:	0100003c 	tsteq	r0, ip, lsr r0
    aaa8:	004c0225 	subeq	r0, ip, r5, lsr #4
    aaac:	00000000 	andeq	r0, r0, r0
    aab0:	00200000 	eoreq	r0, r0, r0
    aab4:	9c010000 	stcls	0, cr0, [r1], {-0}
    aab8:	00000887 	andeq	r0, r0, r7, lsl #17
    aabc:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aac0:	02250100 	eoreq	r0, r5, #0, 2
    aac4:	0000005e 	andeq	r0, r0, lr, asr r0
    aac8:	000059f5 	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    aacc:	3c6a1700 	stclcc	7, cr1, [sl], #-0
    aad0:	30010000 	andcc	r0, r1, r0
    aad4:	00004c02 	andeq	r4, r0, r2, lsl #24
    aad8:	00248c00 	eoreq	r8, r4, r0, lsl #24
    aadc:	00002008 	andeq	r2, r0, r8
    aae0:	b29c0100 	addslt	r0, ip, #0, 2
    aae4:	15000008 	strne	r0, [r0, #-8]
    aae8:	00003b92 	muleq	r0, r2, fp
    aaec:	5e023001 	cdppl	0, 0, cr3, cr2, cr1, {0}
    aaf0:	16000000 	strne	r0, [r0], -r0
    aaf4:	0000005a 	andeq	r0, r0, sl, asr r0
    aaf8:	003b2a14 	eorseq	r2, fp, r4, lsl sl
    aafc:	023d0100 	eorseq	r0, sp, #0, 2
    ab00:	00000000 	andeq	r0, r0, r0
    ab04:	00000038 	andeq	r0, r0, r8, lsr r0
    ab08:	08f99c01 	ldmeq	r9!, {r0, sl, fp, ip, pc}^
    ab0c:	92150000 	andsls	r0, r5, #0
    ab10:	0100003b 	tsteq	r0, fp, lsr r0
    ab14:	005e023d 	subseq	r0, lr, sp, lsr r2
    ab18:	5a370000 	bpl	dcab20 <__Stack_Size+0xdca720>
    ab1c:	c6150000 	ldrgt	r0, [r5], -r0
    ab20:	0100003b 	tsteq	r0, fp, lsr r0
    ab24:	004c023d 	subeq	r0, ip, sp, lsr r2
    ab28:	5a580000 	bpl	160ab30 <__Stack_Size+0x160a730>
    ab2c:	03150000 	tsteq	r5, #0
    ab30:	0100003d 	tsteq	r0, sp, lsr r0
    ab34:	004c023d 	subeq	r0, ip, sp, lsr r2
    ab38:	5a790000 	bpl	1e4ab40 <__Stack_Size+0x1e4a740>
    ab3c:	14000000 	strne	r0, [r0], #-0
    ab40:	00003b78 	andeq	r3, r0, r8, ror fp
    ab44:	00024901 	andeq	r4, r2, r1, lsl #18
    ab48:	20000000 	andcs	r0, r0, r0
    ab4c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab50:	0009309c 	muleq	r9, ip, r0
    ab54:	3b921500 	blcc	fe48ff5c <SCS_BASE+0x1e481f5c>
    ab58:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    ab5c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ab60:	005a9a00 	subseq	r9, sl, r0, lsl #20
    ab64:	3bc61500 	blcc	ff18ff6c <SCS_BASE+0x1f181f6c>
    ab68:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    ab6c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab70:	005abb00 	subseq	fp, sl, r0, lsl #22
    ab74:	d2140000 	andsle	r0, r4, #0
    ab78:	0100003c 	tsteq	r0, ip, lsr r0
    ab7c:	00000255 	andeq	r0, r0, r5, asr r2
    ab80:	00200000 	eoreq	r0, r0, r0
    ab84:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab88:	00000967 	andeq	r0, r0, r7, ror #18
    ab8c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab90:	02550100 	subseq	r0, r5, #0, 2
    ab94:	0000005e 	andeq	r0, r0, lr, asr r0
    ab98:	00005adc 	ldrdeq	r5, [r0], -ip
    ab9c:	003d0315 	eorseq	r0, sp, r5, lsl r3
    aba0:	02550100 	subseq	r0, r5, #0, 2
    aba4:	0000004c 	andeq	r0, r0, ip, asr #32
    aba8:	00005afd 	strdeq	r5, [r0], -sp
    abac:	3b0b1700 	blcc	2d07b4 <__Stack_Size+0x2d03b4>
    abb0:	60010000 	andvs	r0, r1, r0
    abb4:	00004c02 	andeq	r4, r0, r2, lsl #24
    abb8:	00000000 	andeq	r0, r0, r0
    abbc:	00002000 	andeq	r2, r0, r0
    abc0:	929c0100 	addsls	r0, ip, #0, 2
    abc4:	15000009 	strne	r0, [r0, #-9]
    abc8:	00003b92 	muleq	r0, r2, fp
    abcc:	5e026001 	cdppl	0, 0, cr6, cr2, cr1, {0}
    abd0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    abd4:	0000005b 	andeq	r0, r0, fp, asr r0
    abd8:	003c7717 	eorseq	r7, ip, r7, lsl r7
    abdc:	026b0100 	rsbeq	r0, fp, #0, 2
    abe0:	0000004c 	andeq	r0, r0, ip, asr #32
    abe4:	00000000 	andeq	r0, r0, r0
    abe8:	00000020 	andeq	r0, r0, r0, lsr #32
    abec:	09bd9c01 	ldmibeq	sp!, {r0, sl, fp, ip, pc}
    abf0:	92150000 	andsls	r0, r5, #0
    abf4:	0100003b 	tsteq	r0, fp, lsr r0
    abf8:	005e026b 	subseq	r0, lr, fp, ror #4
    abfc:	5b3f0000 	blpl	fcac04 <__Stack_Size+0xfca804>
    ac00:	14000000 	strne	r0, [r0], #-0
    ac04:	00003c88 	andeq	r3, r0, r8, lsl #25
    ac08:	00027701 	andeq	r7, r2, r1, lsl #14
    ac0c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    ac10:	01000000 	mrseq	r0, (UNDEF: 0)
    ac14:	000a649c 	muleq	sl, ip, r4
    ac18:	3b921500 	blcc	fe490020 <SCS_BASE+0x1e482020>
    ac1c:	77010000 	strvc	r0, [r1, -r0]
    ac20:	00005e02 	andeq	r5, r0, r2, lsl #28
    ac24:	005b6000 	subseq	r6, fp, r0
    ac28:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    ac2c:	77010000 	strvc	r0, [r1, -r0]
    ac30:	00005e02 	andeq	r5, r0, r2, lsl #28
    ac34:	005ba500 	subseq	sl, fp, r0, lsl #10
    ac38:	00111500 	andseq	r1, r1, r0, lsl #10
    ac3c:	77010000 	strvc	r0, [r1, -r0]
    ac40:	00004c02 	andeq	r4, r0, r2, lsl #24
    ac44:	005bea00 	subseq	lr, fp, r0, lsl #20
    ac48:	00001c00 	andeq	r1, r0, r0, lsl #24
    ac4c:	003a0000 	eorseq	r0, sl, r0
    ac50:	0a370000 	beq	dcac58 <__Stack_Size+0xdca858>
    ac54:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ac58:	0100003a 	tsteq	r0, sl, lsr r0
    ac5c:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    ac60:	5c160000 	ldcpl	0, cr0, [r6], {-0}
    ac64:	481b0000 	ldmdami	fp, {}	; <UNPREDICTABLE>
    ac68:	1600000d 	strne	r0, [r0], -sp
    ac6c:	00003aa4 	andeq	r3, r0, r4, lsr #21
    ac70:	4c027901 	stcmi	9, cr7, [r2], {1}
    ac74:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    ac78:	0000005c 	andeq	r0, r0, ip, asr r0
    ac7c:	0d601b00 	vstmdbeq	r0!, {d17-d16}
    ac80:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ac84:	0100003a 	tsteq	r0, sl, lsr r0
    ac88:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    ac8c:	5c610000 	stclpl	0, cr0, [r1], #-0
    ac90:	781b0000 	ldmdavc	fp, {}	; <UNPREDICTABLE>
    ac94:	1600000d 	strne	r0, [r0], -sp
    ac98:	00003aa4 	andeq	r3, r0, r4, lsr #21
    ac9c:	4c027901 	stcmi	9, cr7, [r2], {1}
    aca0:	7f000000 	svcvc	0x00000000
    aca4:	0000005c 	andeq	r0, r0, ip, asr r0
    aca8:	f3140000 	vhadd.u16	d0, d4, d0
    acac:	0100003b 	tsteq	r0, fp, lsr r0
    acb0:	00000283 	andeq	r0, r0, r3, lsl #5
    acb4:	005c0000 	subseq	r0, ip, r0
    acb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    acbc:	00000adb 	ldrdeq	r0, [r0], -fp
    acc0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    acc4:	02830100 	addeq	r0, r3, #0, 2
    acc8:	0000005e 	andeq	r0, r0, lr, asr r0
    accc:	00005cb7 			; <UNDEFINED> instruction: 0x00005cb7
    acd0:	003c2215 	eorseq	r2, ip, r5, lsl r2
    acd4:	02830100 	addeq	r0, r3, #0, 2
    acd8:	0000005e 	andeq	r0, r0, lr, asr r0
    acdc:	00005cf1 	strdeq	r5, [r0], -r1
    ace0:	00001115 	andeq	r1, r0, r5, lsl r1
    ace4:	02830100 	addeq	r0, r3, #0, 2
    ace8:	0000004c 	andeq	r0, r0, ip, asr #32
    acec:	00005d1d 	andeq	r5, r0, sp, lsl sp
    acf0:	00000010 	andeq	r0, r0, r0, lsl r0
    acf4:	00003800 	andeq	r3, r0, r0, lsl #16
    acf8:	3aee1600 	bcc	ffb90500 <SCS_BASE+0x1fb82500>
    acfc:	85010000 	strhi	r0, [r1, #-0]
    ad00:	0007f102 	andeq	pc, r7, r2, lsl #2
    ad04:	005d4900 	subseq	r4, sp, r0, lsl #18
    ad08:	0d981b00 	vldreq	d1, [r8]
    ad0c:	a4160000 	ldrge	r0, [r6], #-0
    ad10:	0100003a 	tsteq	r0, sl, lsr r0
    ad14:	004c0285 	subeq	r0, ip, r5, lsl #5
    ad18:	5d5c0000 	ldclpl	0, cr0, [ip, #-0]
    ad1c:	00000000 	andeq	r0, r0, r0
    ad20:	3a921400 	bcc	fe48fd28 <SCS_BASE+0x1e481d28>
    ad24:	8f010000 	svchi	0x00010000
    ad28:	00000002 	andeq	r0, r0, r2
    ad2c:	00005c00 	andeq	r5, r0, r0, lsl #24
    ad30:	529c0100 	addspl	r0, ip, #0, 2
    ad34:	1500000b 	strne	r0, [r0, #-11]
    ad38:	00003b92 	muleq	r0, r2, fp
    ad3c:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    ad40:	94000000 	strls	r0, [r0], #-0
    ad44:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    ad48:	00003c22 	andeq	r3, r0, r2, lsr #24
    ad4c:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    ad50:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    ad54:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    ad58:	00000011 	andeq	r0, r0, r1, lsl r0
    ad5c:	4c028f01 	stcmi	15, cr8, [r2], {1}
    ad60:	fa000000 	blx	ad68 <__Stack_Size+0xa968>
    ad64:	1000005d 	andne	r0, r0, sp, asr r0
    ad68:	00000000 	andeq	r0, r0, r0
    ad6c:	00000038 	andeq	r0, r0, r8, lsr r0
    ad70:	003aee16 	eorseq	lr, sl, r6, lsl lr
    ad74:	02910100 	addseq	r0, r1, #0, 2
    ad78:	000007f1 	strdeq	r0, [r0], -r1
    ad7c:	00005e26 	andeq	r5, r0, r6, lsr #28
    ad80:	000db01b 	andeq	fp, sp, fp, lsl r0
    ad84:	3aa41600 	bcc	fe91058c <SCS_BASE+0x1e90258c>
    ad88:	91010000 	mrsls	r0, (UNDEF: 1)
    ad8c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad90:	005e3900 	subseq	r3, lr, r0, lsl #18
    ad94:	00000000 	andeq	r0, r0, r0
    ad98:	003be117 	eorseq	lr, fp, r7, lsl r1
    ad9c:	029b0100 	addseq	r0, fp, #0, 2
    ada0:	0000004c 	andeq	r0, r0, ip, asr #32
    ada4:	00000000 	andeq	r0, r0, r0
    ada8:	00000020 	andeq	r0, r0, r0, lsr #32
    adac:	0b7d9c01 	bleq	1f71db8 <__Stack_Size+0x1f719b8>
    adb0:	92150000 	andsls	r0, r5, #0
    adb4:	0100003b 	tsteq	r0, fp, lsr r0
    adb8:	005e029b 			; <UNDEFINED> instruction: 0x005e029b
    adbc:	5e710000 	cdppl	0, 7, cr0, cr1, cr0, {0}
    adc0:	17000000 	strne	r0, [r0, -r0]
    adc4:	00003c27 	andeq	r3, r0, r7, lsr #24
    adc8:	4c02a701 	stcmi	7, cr10, [r2], {1}
    adcc:	00000000 	andeq	r0, r0, r0
    add0:	20000000 	andcs	r0, r0, r0
    add4:	01000000 	mrseq	r0, (UNDEF: 0)
    add8:	000ba89c 	muleq	fp, ip, r8
    addc:	3b921500 	blcc	fe4901e4 <SCS_BASE+0x1e4821e4>
    ade0:	a7010000 	strge	r0, [r1, -r0]
    ade4:	00005e02 	andeq	r5, r0, r2, lsl #28
    ade8:	005e9200 	subseq	r9, lr, r0, lsl #4
    adec:	3b170000 	blcc	5cadf4 <__Stack_Size+0x5ca9f4>
    adf0:	0100003b 	tsteq	r0, fp, lsr r0
    adf4:	009502b3 			; <UNDEFINED> instruction: 0x009502b3
    adf8:	00000000 	andeq	r0, r0, r0
    adfc:	00440000 	subeq	r0, r4, r0
    ae00:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae04:	00000bd3 	ldrdeq	r0, [r0], -r3
    ae08:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ae0c:	02b30100 	adcseq	r0, r3, #0, 2
    ae10:	0000005e 	andeq	r0, r0, lr, asr r0
    ae14:	00005eb3 			; <UNDEFINED> instruction: 0x00005eb3
    ae18:	3d0d1400 	cfstrscc	mvf1, [sp, #-0]
    ae1c:	c4010000 	strgt	r0, [r1], #-0
    ae20:	00000002 	andeq	r0, r0, r2
    ae24:	00004200 	andeq	r4, r0, r0, lsl #4
    ae28:	089c0100 	ldmeq	ip, {r8}
    ae2c:	1500000c 	strne	r0, [r0, #-12]
    ae30:	00003b92 	muleq	r0, r2, fp
    ae34:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    ae38:	d4000000 	strle	r0, [r0], #-0
    ae3c:	1800005e 	stmdane	r0, {r1, r2, r3, r4, r6}
    ae40:	00003c22 	andeq	r3, r0, r2, lsr #24
    ae44:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    ae48:	01000000 	mrseq	r0, (UNDEF: 0)
    ae4c:	46170051 			; <UNDEFINED> instruction: 0x46170051
    ae50:	0100003c 	tsteq	r0, ip, lsr r0
    ae54:	004c02d7 	ldrdeq	r0, [ip], #-39	; 0xffffffd9
    ae58:	00000000 	andeq	r0, r0, r0
    ae5c:	00060000 	andeq	r0, r6, r0
    ae60:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae64:	00000c4f 	andeq	r0, r0, pc, asr #24
    ae68:	0068621d 	rsbeq	r6, r8, sp, lsl r2
    ae6c:	5e02d701 	cdppl	7, 0, cr13, cr2, cr1, {0}
    ae70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    ae74:	1e00005f 	mcrne	0, 0, r0, cr0, cr15, {2}
    ae78:	01006c62 	tsteq	r0, r2, ror #24
    ae7c:	005e02d7 	ldrsbeq	r0, [lr], #-39	; 0xffffffd9
    ae80:	51010000 	mrspl	r0, (UNDEF: 1)
    ae84:	003cfe16 	eorseq	pc, ip, r6, lsl lr	; <UNPREDICTABLE>
    ae88:	02d90100 	sbcseq	r0, r9, #0, 2
    ae8c:	0000004c 	andeq	r0, r0, ip, asr #32
    ae90:	00005f2f 	andeq	r5, r0, pc, lsr #30
    ae94:	37b31f00 	ldrcc	r1, [r3, r0, lsl #30]!
    ae98:	e4010000 	str	r0, [r1], #-0
    ae9c:	00004c02 	andeq	r4, r0, r2, lsl #24
    aea0:	0024ac00 	eoreq	sl, r4, r0, lsl #24
    aea4:	00000a08 	andeq	r0, r0, r8, lsl #20
    aea8:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    aeac:	00003b65 	andeq	r3, r0, r5, ror #22
    aeb0:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    aeb4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    aeb8:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    aebc:	00003a23 	andeq	r3, r0, r3, lsr #20
    aec0:	5e02e601 	cfmadd32pl	mvax0, mvfx14, mvfx2, mvfx1
    aec4:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    aec8:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    aecc:	00003cfe 	strdeq	r3, [r0], -lr
    aed0:	4c02e701 	stcmi	7, cr14, [r2], {1}
    aed4:	a7000000 	strge	r0, [r0, -r0]
    aed8:	0000005f 	andeq	r0, r0, pc, asr r0
    aedc:	00016100 	andeq	r6, r1, r0, lsl #2
    aee0:	1c000400 	cfstrsne	mvf0, [r0], {-0}
    aee4:	04000026 	streq	r0, [r0], #-38	; 0x26
    aee8:	00002901 	andeq	r2, r0, r1, lsl #18
    aeec:	3d480100 	stfcce	f0, [r8, #-0]
    aef0:	039f0000 	orrseq	r0, pc, #0
    aef4:	0fa80000 	svceq	0x00a80000
    aef8:	00000000 	andeq	r0, r0, r0
    aefc:	34d80000 	ldrbcc	r0, [r8], #0
    af00:	04020000 	streq	r0, [r2], #-0
    af04:	00082605 	andeq	r2, r8, r5, lsl #12
    af08:	05020200 	streq	r0, [r2, #-512]	; 0x200
    af0c:	000007f8 	strdeq	r0, [r0], -r8
    af10:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    af14:	03000009 	movweq	r0, #9
    af18:	00323375 	eorseq	r3, r2, r5, ror r3
    af1c:	00452702 	subeq	r2, r5, r2, lsl #14
    af20:	04020000 	streq	r0, [r2], #-0
    af24:	00093307 	andeq	r3, r9, r7, lsl #6
    af28:	31750300 	cmncc	r5, r0, lsl #6
    af2c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    af30:	00000057 	andeq	r0, r0, r7, asr r0
    af34:	d0070202 	andle	r0, r7, r2, lsl #4
    af38:	0300000b 	movweq	r0, #11
    af3c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    af40:	00006829 	andeq	r6, r0, r9, lsr #16
    af44:	08010200 	stmdaeq	r1, {r9}
    af48:	000009d5 	ldrdeq	r0, [r0], -r5
    af4c:	2a070402 	bcs	1cbf5c <__Stack_Size+0x1cbb5c>
    af50:	04000009 	streq	r0, [r0], #-9
    af54:	00005e04 	andeq	r5, r0, r4, lsl #28
    af58:	15240500 	strne	r0, [r4, #-1280]!	; 0x500
    af5c:	23010000 	movwcs	r0, #4096	; 0x1000
    af60:	0000003a 	andeq	r0, r0, sl, lsr r0
    af64:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    af68:	00000020 	andeq	r0, r0, r0, lsr #32
    af6c:	4f069c01 	svcmi	0x00069c01
    af70:	01000013 	tsteq	r0, r3, lsl r0
    af74:	00003a5f 	andeq	r3, r0, pc, asr sl
    af78:	0024d800 	eoreq	sp, r4, r0, lsl #16
    af7c:	00002408 	andeq	r2, r0, r8, lsl #8
    af80:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    af84:	07000001 	streq	r0, [r0, -r1]
    af88:	00003d26 	andeq	r3, r0, r6, lsr #26
    af8c:	005e5f01 	subseq	r5, lr, r1, lsl #30
    af90:	5fde0000 	svcpl	0x00de0000
    af94:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
    af98:	0100003d 	tsteq	r0, sp, lsr r0
    af9c:	0000765f 	andeq	r7, r0, pc, asr r6
    afa0:	005fff00 	subseq	pc, pc, r0, lsl #30
    afa4:	3d2e0800 	stccc	8, cr0, [lr, #-0]
    afa8:	61010000 	mrsvs	r0, (UNDEF: 1)
    afac:	0000003a 	andeq	r0, r0, sl, lsr r0
    afb0:	0000601d 	andeq	r6, r0, sp, lsl r0
    afb4:	0024e609 	eoreq	lr, r4, r9, lsl #12
    afb8:	00012108 	andeq	r2, r1, r8, lsl #2
    afbc:	0000eb00 	andeq	lr, r0, r0, lsl #22
    afc0:	50010a00 	andpl	r0, r1, r0, lsl #20
    afc4:	00007502 	andeq	r7, r0, r2, lsl #10
    afc8:	0024ee09 	eoreq	lr, r4, r9, lsl #28
    afcc:	00013708 	andeq	r3, r1, r8, lsl #14
    afd0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    afd4:	50010a00 	andpl	r0, r1, r0, lsl #20
    afd8:	00007502 	andeq	r7, r0, r2, lsl #10
    afdc:	0024f80b 	eoreq	pc, r4, fp, lsl #16
    afe0:	00014d08 	andeq	r4, r1, r8, lsl #26
    afe4:	52010a00 	andpl	r0, r1, #0, 20
    afe8:	0a007402 	beq	27ff8 <__Stack_Size+0x27bf8>
    afec:	76025001 	strvc	r5, [r2], -r1
    aff0:	0c000000 	stceq	0, cr0, [r0], {-0}
    aff4:	00001a85 	andeq	r1, r0, r5, lsl #21
    aff8:	004c2d04 	subeq	r2, ip, r4, lsl #26
    affc:	6a0d0000 	bvs	34b004 <__Stack_Size+0x34ac04>
    b000:	0300003c 	movweq	r0, #60	; 0x3c
    b004:	004c028b 	subeq	r0, ip, fp, lsl #5
    b008:	01370000 	teqeq	r7, r0
    b00c:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    b010:	00000000 	andeq	r0, r0, r0
    b014:	0036220d 	eorseq	r2, r6, sp, lsl #4
    b018:	02860300 	addeq	r0, r6, #0, 6
    b01c:	0000004c 	andeq	r0, r0, ip, asr #32
    b020:	0000014d 	andeq	r0, r0, sp, asr #2
    b024:	00005e0e 	andeq	r5, r0, lr, lsl #28
    b028:	ee0f0000 	cdp	0, 0, cr0, cr15, cr0, {0}
    b02c:	05000038 	streq	r0, [r0, #-56]	; 0x38
    b030:	00760e1a 	rsbseq	r0, r6, sl, lsl lr
    b034:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    b038:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b03c:	0000004c 	andeq	r0, r0, ip, asr #32
    b040:	019d0000 	orrseq	r0, sp, r0
    b044:	00040000 	andeq	r0, r4, r0
    b048:	00002707 	andeq	r2, r0, r7, lsl #14
    b04c:	00290104 	eoreq	r0, r9, r4, lsl #2
    b050:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    b054:	9f00003d 	svcls	0x0000003d
    b058:	c0000003 	andgt	r0, r0, r3
    b05c:	0000000f 	andeq	r0, r0, pc
    b060:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    b064:	02000035 	andeq	r0, r0, #53	; 0x35
    b068:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    b06c:	02020000 	andeq	r0, r2, #0
    b070:	0007f805 	andeq	pc, r7, r5, lsl #16
    b074:	06010200 	streq	r0, [r1], -r0, lsl #4
    b078:	000009d7 	ldrdeq	r0, [r0], -r7
    b07c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    b080:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    b084:	02000000 	andeq	r0, r0, #0
    b088:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    b08c:	75030000 	strvc	r0, [r3, #-0]
    b090:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    b094:	00005728 	andeq	r5, r0, r8, lsr #14
    b098:	07020200 	streq	r0, [r2, -r0, lsl #4]
    b09c:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b0a0:	00387503 	eorseq	r7, r8, r3, lsl #10
    b0a4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    b0a8:	01020000 	mrseq	r0, (UNDEF: 2)
    b0ac:	0009d508 	andeq	sp, r9, r8, lsl #10
    b0b0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b0b4:	0000092a 	andeq	r0, r0, sl, lsr #18
    b0b8:	76040504 	strvc	r0, [r4], -r4, lsl #10
    b0bc:	06000000 	streq	r0, [r0], -r0
    b0c0:	00001481 	andeq	r1, r0, r1, lsl #9
    b0c4:	24fc2a01 	ldrbtcs	r2, [ip], #2561	; 0xa01
    b0c8:	016c0800 	cmneq	ip, r0, lsl #16
    b0cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    b0d0:	000000f6 	strdeq	r0, [r0], -r6
    b0d4:	003d8307 	eorseq	r8, sp, r7, lsl #6
    b0d8:	f62c0100 			; <UNDEFINED> instruction: 0xf62c0100
    b0dc:	02000000 	andeq	r0, r0, #0
    b0e0:	3e086e91 	mcrcc	14, 0, r6, cr8, cr1, {4}
    b0e4:	1a080025 	bne	20b180 <__Stack_Size+0x20ad80>
    b0e8:	bd000000 	stclt	0, cr0, [r0, #-0]
    b0ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b0f0:	00003868 	andeq	r3, r0, r8, ror #16
    b0f4:	003a4001 	eorseq	r4, sl, r1
    b0f8:	60420000 	subvs	r0, r2, r0
    b0fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b100:	080025a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, sp}
    b104:	0000003e 	andeq	r0, r0, lr, lsr r0
    b108:	000000da 	ldrdeq	r0, [r0], -sl
    b10c:	00386809 	eorseq	r6, r8, r9, lsl #16
    b110:	3a6d0100 	bcc	1b4b518 <__Stack_Size+0x1b4b118>
    b114:	a0000000 	andge	r0, r0, r0
    b118:	00000060 	andeq	r0, r0, r0, rrx
    b11c:	00256c0a 	eoreq	r6, r5, sl, lsl #24
    b120:	00017f08 	andeq	r7, r1, r8, lsl #30
    b124:	258c0a00 	strcs	r0, [ip, #2560]	; 0xa00
    b128:	018a0800 	orreq	r0, sl, r0, lsl #16
    b12c:	a60a0000 	strge	r0, [sl], -r0
    b130:	95080025 	strls	r0, [r8, #-37]	; 0x25
    b134:	00000001 	andeq	r0, r0, r1
    b138:	00004c0b 	andeq	r4, r0, fp, lsl #24
    b13c:	3d620600 	stclcc	6, cr0, [r2, #-0]
    b140:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    b144:	00000000 	andeq	r0, r0, r0
    b148:	00000070 	andeq	r0, r0, r0, ror r0
    b14c:	01209c01 	teqeq	r0, r1, lsl #24
    b150:	83090000 	movwhi	r0, #36864	; 0x9000
    b154:	0100003d 	tsteq	r0, sp, lsr r0
    b158:	00003a9a 	muleq	r0, sl, sl
    b15c:	0060b300 	rsbeq	fp, r0, r0, lsl #6
    b160:	e60c0000 	str	r0, [ip], -r0
    b164:	03000013 	movweq	r0, #19
    b168:	00f6025b 	rscseq	r0, r6, fp, asr r2
    b16c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    b170:	01000039 	tsteq	r0, r9, lsr r0
    b174:	0000f618 	andeq	pc, r0, r8, lsl r6	; <UNPREDICTABLE>
    b178:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    b17c:	0d200007 	stceq	0, cr0, [r0, #-28]!	; 0xffffffe4
    b180:	0000398a 	andeq	r3, r0, sl, lsl #19
    b184:	00f61901 	rscseq	r1, r6, r1, lsl #18
    b188:	03050000 	movweq	r0, #20480	; 0x5000
    b18c:	2000071e 	andcs	r0, r0, lr, lsl r7
    b190:	0035960e 	eorseq	r9, r5, lr, lsl #12
    b194:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    b198:	0f000000 	svceq	0x00000000
    b19c:	00000077 	andeq	r0, r0, r7, ror r0
    b1a0:	00000169 	andeq	r0, r0, r9, ror #2
    b1a4:	00006f10 	andeq	r6, r0, r0, lsl pc
    b1a8:	0e000600 	cfmadd32eq	mvax0, mvfx0, mvfx0, mvfx0
    b1ac:	0000141f 	andeq	r1, r0, pc, lsl r4
    b1b0:	01591c01 	cmpeq	r9, r1, lsl #24
    b1b4:	b80e0000 	stmdalt	lr, {}	; <UNPREDICTABLE>
    b1b8:	01000013 	tsteq	r0, r3, lsl r0
    b1bc:	0001591d 	andeq	r5, r1, sp, lsl r9
    b1c0:	36631100 	strbtcc	r1, [r3], -r0, lsl #2
    b1c4:	de050000 	cdple	0, 0, cr0, cr5, cr0, {0}
    b1c8:	0000005e 	andeq	r0, r0, lr, asr r0
    b1cc:	00387111 	eorseq	r7, r8, r1, lsl r1
    b1d0:	5edb0500 	cdppl	5, 13, cr0, cr11, cr0, {0}
    b1d4:	11000000 	mrsne	r0, (UNDEF: 0)
    b1d8:	00003607 	andeq	r3, r0, r7, lsl #12
    b1dc:	005edd05 	subseq	sp, lr, r5, lsl #26
    b1e0:	Address 0x000000000000b1e0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	150f0000 	strne	r0, [pc, #-0]	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	00192700 	andseq	r2, r9, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	000f1000 	andeq	r1, pc, r0
      bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      c0:	04110000 	ldreq	r0, [r1], #-0
      c4:	0b0e0301 	bleq	380cd0 <__Stack_Size+0x3808d0>
      c8:	3b0b3a0b 	blcc	2ce8fc <__Stack_Size+0x2ce4fc>
      cc:	0013010b 	andseq	r0, r3, fp, lsl #2
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	2019270b 	andscs	r2, r9, fp, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f002e29 	svccc	0x00002e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     248:	03193f01 	tsteq	r9, #1, 30
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     254:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     258:	97184006 	ldrls	r4, [r8, -r6]
     25c:	13011942 	movwne	r1, #6466	; 0x1942
     260:	052b0000 	streq	r0, [fp, #-0]!
     264:	3a0e0300 	bcc	380e6c <__Stack_Size+0x380a6c>
     268:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     26c:	00180213 	andseq	r0, r8, r3, lsl r2
     270:	00342c00 	eorseq	r2, r4, r0, lsl #24
     274:	0b3a0e03 	bleq	e83a88 <__Stack_Size+0xe83688>
     278:	1349053b 	movtne	r0, #38203	; 0x953b
     27c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     280:	11010b2d 	tstne	r1, sp, lsr #22
     284:	01061201 	tsteq	r6, r1, lsl #4
     288:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
     28c:	1331001d 	teqne	r1, #29
     290:	06120111 			; <UNDEFINED> instruction: 0x06120111
     294:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     298:	892f0000 	stmdbhi	pc!, {}	; <UNPREDICTABLE>
     29c:	11000182 	smlabbne	r0, r2, r1, r0
     2a0:	18429301 	stmdane	r2, {r0, r8, r9, ip, pc}^
     2a4:	1d300000 	ldcne	0, cr0, [r0, #-0]
     2a8:	11133101 	tstne	r3, r1, lsl #2
     2ac:	58061201 	stmdapl	r6, {r0, r9, ip}
     2b0:	0105590b 	tsteq	r5, fp, lsl #18
     2b4:	31000013 	tstcc	r0, r3, lsl r0
     2b8:	13490101 	movtne	r0, #37121	; 0x9101
     2bc:	00001301 	andeq	r1, r0, r1, lsl #6
     2c0:	49002132 	stmdbmi	r0, {r1, r4, r5, r8, sp}
     2c4:	000b2f13 	andeq	r2, fp, r3, lsl pc
     2c8:	82893300 	addhi	r3, r9, #0, 6
     2cc:	01110101 	tsteq	r1, r1, lsl #2
     2d0:	31194295 			; <UNDEFINED> instruction: 0x31194295
     2d4:	00130113 	andseq	r0, r3, r3, lsl r1
     2d8:	012e3400 	teqeq	lr, r0, lsl #8
     2dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	13491927 	movtne	r1, #39207	; 0x9927
     2e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2ec:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2f0:	00130119 	andseq	r0, r3, r9, lsl r1
     2f4:	00343500 	eorseq	r3, r4, r0, lsl #10
     2f8:	0b3a0e03 	bleq	e83b0c <__Stack_Size+0xe8370c>
     2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     300:	00001702 	andeq	r1, r0, r2, lsl #14
     304:	03003436 	movweq	r3, #1078	; 0x436
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00180219 	andseq	r0, r8, r9, lsl r2
     314:	00213700 	eoreq	r3, r1, r0, lsl #14
     318:	052f1349 	streq	r1, [pc, #-841]!	; ffffffd7 <SCS_BASE+0x1fff1fd7>
     31c:	34380000 	ldrtcc	r0, [r8], #-0
     320:	3a0e0300 	bcc	380f28 <__Stack_Size+0x380b28>
     324:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     328:	3c193f13 	ldccc	15, cr3, [r9], {19}
     32c:	39000019 	stmdbcc	r0, {r0, r3, r4}
     330:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     334:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     338:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     33c:	00001802 	andeq	r1, r0, r2, lsl #16
     340:	0300343a 	movweq	r3, #1082	; 0x43a
     344:	3b0b3a0e 	blcc	2ceb84 <__Stack_Size+0x2ce784>
     348:	3f134905 	svccc	0x00134905
     34c:	00193c19 	andseq	r3, r9, r9, lsl ip
     350:	012e3b00 	teqeq	lr, r0, lsl #22
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	4900053c 	stmdbmi	r0, {r2, r3, r4, r5, r8, sl}
     368:	3d000013 	stccc	0, cr0, [r0, #-76]	; 0xffffffb4
     36c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     370:	0b3a0e03 	bleq	e83b84 <__Stack_Size+0xe83784>
     374:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     378:	1301193c 	movwne	r1, #6460	; 0x193c
     37c:	2e3e0000 	cdpcs	0, 3, cr0, cr14, cr0, {0}
     380:	03193f01 	tsteq	r9, #1, 30
     384:	3b0b3a0e 	blcc	2cebc4 <__Stack_Size+0x2ce7c4>
     388:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     38c:	01193c13 	tsteq	r9, r3, lsl ip
     390:	3f000013 	svccc	0x00000013
     394:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a0:	0000193c 	andeq	r1, r0, ip, lsr r9
     3a4:	3f002e40 	svccc	0x00002e40
     3a8:	3a0e0319 	bcc	381014 <__Stack_Size+0x380c14>
     3ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3b0:	00193c19 	andseq	r3, r9, r9, lsl ip
     3b4:	002e4100 	eoreq	r4, lr, r0, lsl #2
     3b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3bc:	0b3b0b3a 	bleq	ec30ac <__Stack_Size+0xec2cac>
     3c0:	13491927 	movtne	r1, #39207	; 0x9927
     3c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     3c8:	3f012e42 	svccc	0x00012e42
     3cc:	3a0e0319 	bcc	381038 <__Stack_Size+0x380c38>
     3d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3d4:	3c134919 	ldccc	9, cr4, [r3], {25}
     3d8:	00130119 	andseq	r0, r3, r9, lsl r1
     3dc:	002e4300 	eoreq	r4, lr, r0, lsl #6
     3e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     3e8:	13491927 	movtne	r1, #39207	; 0x9927
     3ec:	0000193c 	andeq	r1, r0, ip, lsr r9
     3f0:	01110100 	tsteq	r1, r0, lsl #2
     3f4:	0b130e25 	bleq	4c3c90 <__Stack_Size+0x4c3890>
     3f8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     3fc:	01111755 	tsteq	r1, r5, asr r7
     400:	00001710 	andeq	r1, r0, r0, lsl r7
     404:	0b002402 	bleq	9414 <__Stack_Size+0x9014>
     408:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     40c:	0300000e 	movweq	r0, #14
     410:	08030016 	stmdaeq	r3, {r1, r2, r4}
     414:	0b3b0b3a 	bleq	ec3104 <__Stack_Size+0xec2d04>
     418:	00001349 	andeq	r1, r0, r9, asr #6
     41c:	03001604 	movweq	r1, #1540	; 0x604
     420:	3b0b3a0e 	blcc	2cec60 <__Stack_Size+0x2ce860>
     424:	0013490b 	andseq	r4, r3, fp, lsl #18
     428:	00350500 	eorseq	r0, r5, r0, lsl #10
     42c:	00001349 	andeq	r1, r0, r9, asr #6
     430:	0b010406 	bleq	41450 <__Stack_Size+0x41050>
     434:	3b0b3a0b 	blcc	2cec68 <__Stack_Size+0x2ce868>
     438:	0013010b 	andseq	r0, r3, fp, lsl #2
     43c:	00280700 	eoreq	r0, r8, r0, lsl #14
     440:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     444:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     448:	1c080300 	stcne	3, cr0, [r8], {-0}
     44c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     450:	0b0b0113 	bleq	2c08a4 <__Stack_Size+0x2c04a4>
     454:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     458:	00001301 	andeq	r1, r0, r1, lsl #6
     45c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     460:	3b0b3a08 	blcc	2cec88 <__Stack_Size+0x2ce888>
     464:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     468:	0b00000b 	bleq	49c <__Stack_Size+0x9c>
     46c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     470:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     474:	0b381349 	bleq	e051a0 <__Stack_Size+0xe04da0>
     478:	160c0000 	strne	r0, [ip], -r0
     47c:	3a0e0300 	bcc	381084 <__Stack_Size+0x380c84>
     480:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     484:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     488:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     48c:	0b3a0e03 	bleq	e83ca0 <__Stack_Size+0xe838a0>
     490:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     494:	06120111 			; <UNDEFINED> instruction: 0x06120111
     498:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     49c:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
     4a0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     4a4:	0b3a0e03 	bleq	e83cb8 <__Stack_Size+0xe838b8>
     4a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4b4:	0f000019 	svceq	0x00000019
     4b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4bc:	0b3a0e03 	bleq	e83cd0 <__Stack_Size+0xe838d0>
     4c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4c8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4cc:	00130119 	andseq	r0, r3, r9, lsl r1
     4d0:	82891000 	addhi	r1, r9, #0
     4d4:	01110001 	tsteq	r1, r1
     4d8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     4dc:	11000013 	tstne	r0, r3, lsl r0
     4e0:	01018289 	smlabbeq	r1, r9, r2, r8
     4e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4e8:	00001301 	andeq	r1, r0, r1, lsl #6
     4ec:	01828a12 	orreq	r8, r2, r2, lsl sl
     4f0:	91180200 	tstls	r8, r0, lsl #4
     4f4:	00001842 	andeq	r1, r0, r2, asr #16
     4f8:	01828913 	orreq	r8, r2, r3, lsl r9
     4fc:	31011101 	tstcc	r1, r1, lsl #2
     500:	14000013 	strne	r0, [r0], #-19
     504:	08030034 	stmdaeq	r3, {r2, r4, r5}
     508:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     50c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     510:	34150000 	ldrcc	r0, [r5], #-0
     514:	3a0e0300 	bcc	38111c <__Stack_Size+0x380d1c>
     518:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     51c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     520:	16000019 			; <UNDEFINED> instruction: 0x16000019
     524:	13490101 	movtne	r0, #37121	; 0x9101
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	49002117 	stmdbmi	r0, {r0, r1, r2, r4, r8, sp}
     530:	00052f13 	andeq	r2, r5, r3, lsl pc
     534:	00341800 	eorseq	r1, r4, r0, lsl #16
     538:	0b3a0e03 	bleq	e83d4c <__Stack_Size+0xe8394c>
     53c:	1349053b 	movtne	r0, #38203	; 0x953b
     540:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     544:	21190000 	tstcs	r9, r0
     548:	2f134900 	svccs	0x00134900
     54c:	1a00000b 	bne	580 <__Stack_Size+0x180>
     550:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     554:	0b3a0e03 	bleq	e83d68 <__Stack_Size+0xe83968>
     558:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     55c:	0000193c 	andeq	r1, r0, ip, lsr r9
     560:	3f012e1b 	svccc	0x00012e1b
     564:	3a0e0319 	bcc	3811d0 <__Stack_Size+0x380dd0>
     568:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     56c:	01193c19 	tsteq	r9, r9, lsl ip
     570:	1c000013 	stcne	0, cr0, [r0], {19}
     574:	13490005 	movtne	r0, #36869	; 0x9005
     578:	0f1d0000 	svceq	0x001d0000
     57c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     580:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     584:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     588:	0b3a0e03 	bleq	e83d9c <__Stack_Size+0xe8399c>
     58c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     590:	0000193c 	andeq	r1, r0, ip, lsr r9
     594:	3f012e1f 	svccc	0x00012e1f
     598:	3a0e0319 	bcc	381204 <__Stack_Size+0x380e04>
     59c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5a0:	3c134919 	ldccc	9, cr4, [r3], {25}
     5a4:	00130119 	andseq	r0, r3, r9, lsl r1
     5a8:	012e2000 	teqeq	lr, r0
     5ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5b0:	0b3b0b3a 	bleq	ec32a0 <__Stack_Size+0xec2ea0>
     5b4:	13491927 	movtne	r1, #39207	; 0x9927
     5b8:	0000193c 	andeq	r1, r0, ip, lsr r9
     5bc:	01110100 	tsteq	r1, r0, lsl #2
     5c0:	0b130e25 	bleq	4c3e5c <__Stack_Size+0x4c3a5c>
     5c4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     5c8:	00001710 	andeq	r1, r0, r0, lsl r7
     5cc:	0b002402 	bleq	95dc <__Stack_Size+0x91dc>
     5d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5d4:	0300000e 	movweq	r0, #14
     5d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5dc:	0b3b0b3a 	bleq	ec32cc <__Stack_Size+0xec2ecc>
     5e0:	00001349 	andeq	r1, r0, r9, asr #6
     5e4:	49010104 	stmdbmi	r1, {r2, r8}
     5e8:	00130113 	andseq	r0, r3, r3, lsl r1
     5ec:	00210500 	eoreq	r0, r1, r0, lsl #10
     5f0:	0b2f1349 	bleq	bc531c <__Stack_Size+0xbc4f1c>
     5f4:	34060000 	strcc	r0, [r6], #-0
     5f8:	3a0e0300 	bcc	381200 <__Stack_Size+0x380e00>
     5fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     600:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     604:	07000018 	smladeq	r0, r8, r0, r0
     608:	13490026 	movtne	r0, #36902	; 0x9026
     60c:	01000000 	mrseq	r0, (UNDEF: 0)
     610:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     614:	0e030b13 	vmoveq.32	d3[0], r0
     618:	17550e1b 	smmlane	r5, fp, lr, r0
     61c:	17100111 			; <UNDEFINED> instruction: 0x17100111
     620:	24020000 	strcs	r0, [r2], #-0
     624:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     628:	000e030b 	andeq	r0, lr, fp, lsl #6
     62c:	00160300 	andseq	r0, r6, r0, lsl #6
     630:	0b3a0803 	bleq	e82644 <__Stack_Size+0xe82244>
     634:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     638:	16040000 	strne	r0, [r4], -r0
     63c:	3a0e0300 	bcc	381244 <__Stack_Size+0x380e44>
     640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     644:	05000013 	streq	r0, [r0, #-19]
     648:	13490035 	movtne	r0, #36917	; 0x9035
     64c:	04060000 	streq	r0, [r6], #-0
     650:	3a0b0b01 	bcc	2c325c <__Stack_Size+0x2c2e5c>
     654:	010b3b0b 	tsteq	fp, fp, lsl #22
     658:	07000013 	smladeq	r0, r3, r0, r0
     65c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     660:	00000d1c 	andeq	r0, r0, ip, lsl sp
     664:	0b000f08 	bleq	428c <__Stack_Size+0x3e8c>
     668:	0013490b 	andseq	r4, r3, fp, lsl #18
     66c:	01040900 	tsteq	r4, r0, lsl #18
     670:	0b0b0e03 	bleq	2c3e84 <__Stack_Size+0x2c3a84>
     674:	0b3b0b3a 	bleq	ec3364 <__Stack_Size+0xec2f64>
     678:	00001301 	andeq	r1, r0, r1, lsl #6
     67c:	3f002e0a 	svccc	0x00002e0a
     680:	3a0e0319 	bcc	3812ec <__Stack_Size+0x380eec>
     684:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     688:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	00001942 	andeq	r1, r0, r2, asr #18
     694:	3f012e0b 	svccc	0x00012e0b
     698:	3a0e0319 	bcc	381304 <__Stack_Size+0x380f04>
     69c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6a0:	11134919 	tstne	r3, r9, lsl r9
     6a4:	40061201 	andmi	r1, r6, r1, lsl #4
     6a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     6ac:	00001301 	andeq	r1, r0, r1, lsl #6
     6b0:	0300050c 	movweq	r0, #1292	; 0x50c
     6b4:	3b0b3a0e 	blcc	2ceef4 <__Stack_Size+0x2ceaf4>
     6b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6bc:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     6c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6c4:	0b3b0b3a 	bleq	ec33b4 <__Stack_Size+0xec2fb4>
     6c8:	17021349 	strne	r1, [r2, -r9, asr #6]
     6cc:	340e0000 	strcc	r0, [lr], #-0
     6d0:	3a0e0300 	bcc	3812d8 <__Stack_Size+0x380ed8>
     6d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6d8:	00180213 	andseq	r0, r8, r3, lsl r2
     6dc:	010b0f00 	tsteq	fp, r0, lsl #30
     6e0:	00001755 	andeq	r1, r0, r5, asr r7
     6e4:	01828910 	orreq	r8, r2, r0, lsl r9
     6e8:	31011101 	tstcc	r1, r1, lsl #2
     6ec:	00130113 	andseq	r0, r3, r3, lsl r1
     6f0:	828a1100 	addhi	r1, sl, #0, 2
     6f4:	18020001 	stmdane	r2, {r0}
     6f8:	00184291 	mulseq	r8, r1, r2
     6fc:	82891200 	addhi	r1, r9, #0, 4
     700:	01110001 	tsteq	r1, r1
     704:	00001331 	andeq	r1, r0, r1, lsr r3
     708:	3f012e13 	svccc	0x00012e13
     70c:	3a0e0319 	bcc	381378 <__Stack_Size+0x380f78>
     710:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     714:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     718:	97184006 	ldrls	r4, [r8, -r6]
     71c:	13011942 	movwne	r1, #6466	; 0x1942
     720:	0b140000 	bleq	500728 <__Stack_Size+0x500328>
     724:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     728:	00130106 	andseq	r0, r3, r6, lsl #2
     72c:	012e1500 	teqeq	lr, r0, lsl #10
     730:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     734:	0b3b0b3a 	bleq	ec3424 <__Stack_Size+0xec3024>
     738:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     73c:	00001301 	andeq	r1, r0, r1, lsl #6
     740:	00001816 	andeq	r1, r0, r6, lsl r8
     744:	82891700 	addhi	r1, r9, #0, 14
     748:	01110101 	tsteq	r1, r1, lsl #2
     74c:	00001331 	andeq	r1, r0, r1, lsr r3
     750:	01828918 	orreq	r8, r2, r8, lsl r9
     754:	95011101 	strls	r1, [r1, #-257]	; 0x101
     758:	13311942 	teqne	r1, #1081344	; 0x108000
     75c:	24190000 	ldrcs	r0, [r9], #-0
     760:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     764:	0008030b 	andeq	r0, r8, fp, lsl #6
     768:	01011a00 	tsteq	r1, r0, lsl #20
     76c:	13011349 	movwne	r1, #4937	; 0x1349
     770:	211b0000 	tstcs	fp, r0
     774:	2f134900 	svccs	0x00134900
     778:	1c00000b 	stcne	0, cr0, [r0], {11}
     77c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     780:	0b3b0b3a 	bleq	ec3470 <__Stack_Size+0xec3070>
     784:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     788:	00001802 	andeq	r1, r0, r2, lsl #16
     78c:	0000211d 	andeq	r2, r0, sp, lsl r1
     790:	00341e00 	eorseq	r1, r4, r0, lsl #28
     794:	0b3a0e03 	bleq	e83fa8 <__Stack_Size+0xe83ba8>
     798:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     79c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     7a0:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     7a4:	03193f01 	tsteq	r9, #1, 30
     7a8:	3b0b3a0e 	blcc	2cefe8 <__Stack_Size+0x2cebe8>
     7ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7b0:	01193c13 	tsteq	r9, r3, lsl ip
     7b4:	20000013 	andcs	r0, r0, r3, lsl r0
     7b8:	13490005 	movtne	r0, #36869	; 0x9005
     7bc:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     7c0:	03193f01 	tsteq	r9, #1, 30
     7c4:	3b0b3a0e 	blcc	2cf004 <__Stack_Size+0x2cec04>
     7c8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     7cc:	00130119 	andseq	r0, r3, r9, lsl r1
     7d0:	012e2200 	teqeq	lr, r0, lsl #4
     7d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7dc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     7e0:	01000000 	mrseq	r0, (UNDEF: 0)
     7e4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     7e8:	0e030b13 	vmoveq.32	d3[0], r0
     7ec:	17550e1b 	smmlane	r5, fp, lr, r0
     7f0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     7f4:	24020000 	strcs	r0, [r2], #-0
     7f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     7fc:	000e030b 	andeq	r0, lr, fp, lsl #6
     800:	00160300 	andseq	r0, r6, r0, lsl #6
     804:	0b3a0803 	bleq	e82818 <__Stack_Size+0xe82418>
     808:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     80c:	0f040000 	svceq	0x00040000
     810:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     814:	05000013 	streq	r0, [r0, #-19]
     818:	0e030104 	adfeqs	f0, f3, f4
     81c:	0b3a0b0b 	bleq	e83450 <__Stack_Size+0xe83050>
     820:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     824:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     828:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     82c:	0700000d 	streq	r0, [r0, -sp]
     830:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     834:	0b3b0b3a 	bleq	ec3524 <__Stack_Size+0xec3124>
     838:	00001349 	andeq	r1, r0, r9, asr #6
     83c:	27011508 	strcs	r1, [r1, -r8, lsl #10]
     840:	01134919 	tsteq	r3, r9, lsl r9
     844:	09000013 	stmdbeq	r0, {r0, r1, r4}
     848:	13490005 	movtne	r0, #36869	; 0x9005
     84c:	130a0000 	movwne	r0, #40960	; 0xa000
     850:	0b0e0301 	bleq	38145c <__Stack_Size+0x38105c>
     854:	3b0b3a0b 	blcc	2cf088 <__Stack_Size+0x2cec88>
     858:	0013010b 	andseq	r0, r3, fp, lsl #2
     85c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     860:	0b3a0e03 	bleq	e84074 <__Stack_Size+0xe83c74>
     864:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     868:	00000b38 	andeq	r0, r0, r8, lsr fp
     86c:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
     870:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     874:	0b0b000f 	bleq	2c08b8 <__Stack_Size+0x2c04b8>
     878:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     87c:	03193f01 	tsteq	r9, #1, 30
     880:	3b0b3a0e 	blcc	2cf0c0 <__Stack_Size+0x2cecc0>
     884:	1119270b 	tstne	r9, fp, lsl #14
     888:	40061201 	andmi	r1, r6, r1, lsl #4
     88c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     890:	00001301 	andeq	r1, r0, r1, lsl #6
     894:	0182890f 	orreq	r8, r2, pc, lsl #18
     898:	31011100 	mrscc	r1, (UNDEF: 17)
     89c:	10000013 	andne	r0, r0, r3, lsl r0
     8a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8a4:	0b3b0b3a 	bleq	ec3594 <__Stack_Size+0xec3194>
     8a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8ac:	00001802 	andeq	r1, r0, r2, lsl #16
     8b0:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     8b4:	12000013 	andne	r0, r0, #19
     8b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8bc:	0b3b0b3a 	bleq	ec35ac <__Stack_Size+0xec31ac>
     8c0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     8c8:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     8cc:	00130113 	andseq	r0, r3, r3, lsl r1
     8d0:	00211400 	eoreq	r1, r1, r0, lsl #8
     8d4:	0b2f1349 	bleq	bc5600 <__Stack_Size+0xbc5200>
     8d8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     8dc:	03193f00 	tsteq	r9, #0, 30
     8e0:	3b0b3a0e 	blcc	2cf120 <__Stack_Size+0x2ced20>
     8e4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     8e8:	00000019 	andeq	r0, r0, r9, lsl r0
     8ec:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     8f0:	030b130e 	movweq	r1, #45838	; 0xb30e
     8f4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     8f8:	10011117 	andne	r1, r1, r7, lsl r1
     8fc:	02000017 	andeq	r0, r0, #23
     900:	0b0b0024 	bleq	2c0998 <__Stack_Size+0x2c0598>
     904:	0e030b3e 	vmoveq.16	d3[0], r0
     908:	16030000 	strne	r0, [r3], -r0
     90c:	3a080300 	bcc	201514 <__Stack_Size+0x201114>
     910:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     914:	04000013 	streq	r0, [r0], #-19
     918:	0e030104 	adfeqs	f0, f3, f4
     91c:	0b3a0b0b 	bleq	e83550 <__Stack_Size+0xe83150>
     920:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     924:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     928:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     92c:	0600000d 	streq	r0, [r0], -sp
     930:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     934:	0b3a0b0b 	bleq	e83568 <__Stack_Size+0xe83168>
     938:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     93c:	0d070000 	stceq	0, cr0, [r7, #-0]
     940:	3a0e0300 	bcc	381548 <__Stack_Size+0x381148>
     944:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     948:	000b3813 	andeq	r3, fp, r3, lsl r8
     94c:	000f0800 	andeq	r0, pc, r0, lsl #16
     950:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     954:	16090000 	strne	r0, [r9], -r0
     958:	3a0e0300 	bcc	381560 <__Stack_Size+0x381160>
     95c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     960:	0a000013 	beq	9b4 <__Stack_Size+0x5b4>
     964:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     968:	13011349 	movwne	r1, #4937	; 0x1349
     96c:	050b0000 	streq	r0, [fp, #-0]
     970:	00134900 	andseq	r4, r3, r0, lsl #18
     974:	01130c00 	tsteq	r3, r0, lsl #24
     978:	0b0b0803 	bleq	2c298c <__Stack_Size+0x2c258c>
     97c:	0b3b0b3a 	bleq	ec366c <__Stack_Size+0xec326c>
     980:	00001301 	andeq	r1, r0, r1, lsl #6
     984:	03000d0d 	movweq	r0, #3341	; 0xd0d
     988:	3b0b3a08 	blcc	2cf1b0 <__Stack_Size+0x2cedb0>
     98c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     990:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     994:	0b0b0117 	bleq	2c0df8 <__Stack_Size+0x2c09f8>
     998:	0b3b0b3a 	bleq	ec3688 <__Stack_Size+0xec3288>
     99c:	00001301 	andeq	r1, r0, r1, lsl #6
     9a0:	03000d0f 	movweq	r0, #3343	; 0xd0f
     9a4:	3b0b3a08 	blcc	2cf1cc <__Stack_Size+0x2cedcc>
     9a8:	0013490b 	andseq	r4, r3, fp, lsl #18
     9ac:	00151000 	andseq	r1, r5, r0
     9b0:	00001927 	andeq	r1, r0, r7, lsr #18
     9b4:	0b000f11 	bleq	4600 <__Stack_Size+0x4200>
     9b8:	1200000b 	andne	r0, r0, #11
     9bc:	0b0b0113 	bleq	2c0e10 <__Stack_Size+0x2c0a10>
     9c0:	0b3b0b3a 	bleq	ec36b0 <__Stack_Size+0xec32b0>
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	3f012e13 	svccc	0x00012e13
     9cc:	3a0e0319 	bcc	381638 <__Stack_Size+0x381238>
     9d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9d4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     9d8:	97184006 	ldrls	r4, [r8, -r6]
     9dc:	13011942 	movwne	r1, #6466	; 0x1942
     9e0:	34140000 	ldrcc	r0, [r4], #-0
     9e4:	3a0e0300 	bcc	3815ec <__Stack_Size+0x3811ec>
     9e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9ec:	15000013 	strne	r0, [r0, #-19]
     9f0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     9f4:	0b3a0e03 	bleq	e84208 <__Stack_Size+0xe83e08>
     9f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	16000019 			; <UNDEFINED> instruction: 0x16000019
     a08:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     a14:	01111349 	tsteq	r1, r9, asr #6
     a18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a20:	17000013 	smladne	r0, r3, r0, r0
     a24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     a30:	34180000 	ldrcc	r0, [r8], #-0
     a34:	3a0e0300 	bcc	38163c <__Stack_Size+0x38123c>
     a38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a3c:	00170213 	andseq	r0, r7, r3, lsl r2
     a40:	82891900 	addhi	r1, r9, #0, 18
     a44:	01110101 	tsteq	r1, r1, lsl #2
     a48:	8a1a0000 	bhi	680a50 <__Stack_Size+0x680650>
     a4c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     a50:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     a54:	051b0000 	ldreq	r0, [fp, #-0]
     a58:	3a0e0300 	bcc	381660 <__Stack_Size+0x381260>
     a5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a60:	00180213 	andseq	r0, r8, r3, lsl r2
     a64:	82891c00 	addhi	r1, r9, #0, 24
     a68:	01110001 	tsteq	r1, r1
     a6c:	00001331 	andeq	r1, r0, r1, lsr r3
     a70:	0182891d 	orreq	r8, r2, sp, lsl r9
     a74:	31011101 	tstcc	r1, r1, lsl #2
     a78:	00130113 	andseq	r0, r3, r3, lsl r1
     a7c:	82891e00 	addhi	r1, r9, #0, 28
     a80:	01110101 	tsteq	r1, r1, lsl #2
     a84:	00001331 	andeq	r1, r0, r1, lsr r3
     a88:	0182891f 	orreq	r8, r2, pc, lsl r9
     a8c:	95011101 	strls	r1, [r1, #-257]	; 0x101
     a90:	13311942 	teqne	r1, #1081344	; 0x108000
     a94:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     a98:	11000182 	smlabbne	r0, r2, r1, r0
     a9c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     aa0:	00001331 	andeq	r1, r0, r1, lsr r3
     aa4:	03003421 	movweq	r3, #1057	; 0x421
     aa8:	3b0b3a0e 	blcc	2cf2e8 <__Stack_Size+0x2ceee8>
     aac:	3f13490b 	svccc	0x0013490b
     ab0:	00180219 	andseq	r0, r8, r9, lsl r2
     ab4:	00342200 	eorseq	r2, r4, r0, lsl #4
     ab8:	0b3a0e03 	bleq	e842cc <__Stack_Size+0xe83ecc>
     abc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ac0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ac4:	01230000 	teqeq	r3, r0
     ac8:	01134901 	tsteq	r3, r1, lsl #18
     acc:	24000013 	strcs	r0, [r0], #-19
     ad0:	13490021 	movtne	r0, #36897	; 0x9021
     ad4:	00000b2f 	andeq	r0, r0, pc, lsr #22
     ad8:	49002625 	stmdbmi	r0, {r0, r2, r5, r9, sl, sp}
     adc:	26000013 			; <UNDEFINED> instruction: 0x26000013
     ae0:	13490035 	movtne	r0, #36917	; 0x9035
     ae4:	34270000 	strtcc	r0, [r7], #-0
     ae8:	3a0e0300 	bcc	3816f0 <__Stack_Size+0x3812f0>
     aec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     af0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     af4:	28000018 	stmdacs	r0, {r3, r4}
     af8:	0b0b0024 	bleq	2c0b90 <__Stack_Size+0x2c0790>
     afc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b00:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     b04:	03193f00 	tsteq	r9, #0, 30
     b08:	3b0b3a0e 	blcc	2cf348 <__Stack_Size+0x2cef48>
     b0c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     b10:	2a000019 	bcs	b7c <__Stack_Size+0x77c>
     b14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     b18:	0b3a0e03 	bleq	e8432c <__Stack_Size+0xe83f2c>
     b1c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b20:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     b24:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     b28:	03193f01 	tsteq	r9, #1, 30
     b2c:	3b0b3a0e 	blcc	2cf36c <__Stack_Size+0x2cef6c>
     b30:	3c192705 	ldccc	7, cr2, [r9], {5}
     b34:	00130119 	andseq	r0, r3, r9, lsl r1
     b38:	012e2c00 	teqeq	lr, r0, lsl #24
     b3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b40:	0b3b0b3a 	bleq	ec3830 <__Stack_Size+0xec3430>
     b44:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b48:	00001301 	andeq	r1, r0, r1, lsl #6
     b4c:	3f012e2d 	svccc	0x00012e2d
     b50:	3a0e0319 	bcc	3817bc <__Stack_Size+0x3813bc>
     b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b58:	3c134919 	ldccc	9, cr4, [r3], {25}
     b5c:	00000019 	andeq	r0, r0, r9, lsl r0
     b60:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     b64:	030b130e 	movweq	r1, #45838	; 0xb30e
     b68:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     b6c:	10011117 	andne	r1, r1, r7, lsl r1
     b70:	02000017 	andeq	r0, r0, #23
     b74:	0b0b0024 	bleq	2c0c0c <__Stack_Size+0x2c080c>
     b78:	0e030b3e 	vmoveq.16	d3[0], r0
     b7c:	16030000 	strne	r0, [r3], -r0
     b80:	3a080300 	bcc	201788 <__Stack_Size+0x201388>
     b84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b88:	04000013 	streq	r0, [r0], #-19
     b8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b90:	0b3b0b3a 	bleq	ec3880 <__Stack_Size+0xec3480>
     b94:	00001349 	andeq	r1, r0, r9, asr #6
     b98:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     b9c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     ba0:	0b0b0104 	bleq	2c0fb8 <__Stack_Size+0x2c0bb8>
     ba4:	0b3b0b3a 	bleq	ec3894 <__Stack_Size+0xec3494>
     ba8:	00001301 	andeq	r1, r0, r1, lsl #6
     bac:	03002807 	movweq	r2, #2055	; 0x807
     bb0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     bb4:	01130800 	tsteq	r3, r0, lsl #16
     bb8:	0b3a0b0b 	bleq	e837ec <__Stack_Size+0xe833ec>
     bbc:	1301053b 	movwne	r0, #5435	; 0x153b
     bc0:	0d090000 	stceq	0, cr0, [r9, #-0]
     bc4:	3a080300 	bcc	2017cc <__Stack_Size+0x2013cc>
     bc8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bcc:	000b3813 	andeq	r3, fp, r3, lsl r8
     bd0:	000d0a00 	andeq	r0, sp, r0, lsl #20
     bd4:	0b3a0e03 	bleq	e843e8 <__Stack_Size+0xe83fe8>
     bd8:	1349053b 	movtne	r0, #38203	; 0x953b
     bdc:	00000b38 	andeq	r0, r0, r8, lsr fp
     be0:	0300160b 	movweq	r1, #1547	; 0x60b
     be4:	3b0b3a0e 	blcc	2cf424 <__Stack_Size+0x2cf024>
     be8:	00134905 	andseq	r4, r3, r5, lsl #18
     bec:	000f0c00 	andeq	r0, pc, r0, lsl #24
     bf0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     bf4:	040d0000 	streq	r0, [sp], #-0
     bf8:	0b0e0301 	bleq	381804 <__Stack_Size+0x381404>
     bfc:	3b0b3a0b 	blcc	2cf430 <__Stack_Size+0x2cf030>
     c00:	0013010b 	andseq	r0, r3, fp, lsl #2
     c04:	012e0e00 	teqeq	lr, r0, lsl #28
     c08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c10:	0b201927 	bleq	8070b4 <__Stack_Size+0x806cb4>
     c14:	00001301 	andeq	r1, r0, r1, lsl #6
     c18:	0300050f 	movweq	r0, #1295	; 0x50f
     c1c:	3b0b3a0e 	blcc	2cf45c <__Stack_Size+0x2cf05c>
     c20:	00134905 	andseq	r4, r3, r5, lsl #18
     c24:	012e1000 	teqeq	lr, r0
     c28:	0b3a0e03 	bleq	e8443c <__Stack_Size+0xe8403c>
     c2c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     c30:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c38:	00130119 	andseq	r0, r3, r9, lsl r1
     c3c:	00051100 	andeq	r1, r5, r0, lsl #2
     c40:	0b3a0e03 	bleq	e84454 <__Stack_Size+0xe84054>
     c44:	1349053b 	movtne	r0, #38203	; 0x953b
     c48:	00001702 	andeq	r1, r0, r2, lsl #14
     c4c:	03000512 	movweq	r0, #1298	; 0x512
     c50:	3b0b3a0e 	blcc	2cf490 <__Stack_Size+0x2cf090>
     c54:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c58:	13000018 	movwne	r0, #24
     c5c:	08030005 	stmdaeq	r3, {r0, r2}
     c60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c64:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c68:	34140000 	ldrcc	r0, [r4], #-0
     c6c:	3a080300 	bcc	201874 <__Stack_Size+0x201474>
     c70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c74:	00170213 	andseq	r0, r7, r3, lsl r2
     c78:	012e1500 	teqeq	lr, r0, lsl #10
     c7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	13491927 	movtne	r1, #39207	; 0x9927
     c88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c8c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c90:	00130119 	andseq	r0, r3, r9, lsl r1
     c94:	00341600 	eorseq	r1, r4, r0, lsl #12
     c98:	0b3a0e03 	bleq	e844ac <__Stack_Size+0xe840ac>
     c9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ca0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     ca4:	31011d17 	tstcc	r1, r7, lsl sp
     ca8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cac:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     cb0:	1800000b 	stmdane	r0, {r0, r1, r3}
     cb4:	13310005 	teqne	r1, #5
     cb8:	00000b1c 	andeq	r0, r0, ip, lsl fp
     cbc:	11010b19 	tstne	r1, r9, lsl fp
     cc0:	00061201 	andeq	r1, r6, r1, lsl #4
     cc4:	82891a00 	addhi	r1, r9, #0, 20
     cc8:	01110101 	tsteq	r1, r1, lsl #2
     ccc:	00001331 	andeq	r1, r0, r1, lsr r3
     cd0:	01828a1b 	orreq	r8, r2, fp, lsl sl
     cd4:	91180200 	tstls	r8, r0, lsl #4
     cd8:	00001842 	andeq	r1, r0, r2, asr #16
     cdc:	3f012e1c 	svccc	0x00012e1c
     ce0:	3a0e0319 	bcc	38194c <__Stack_Size+0x38154c>
     ce4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ce8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     cec:	97184006 	ldrls	r4, [r8, -r6]
     cf0:	13011942 	movwne	r1, #6466	; 0x1942
     cf4:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     cf8:	11000182 	smlabbne	r0, r2, r1, r0
     cfc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     d00:	00001331 	andeq	r1, r0, r1, lsr r3
     d04:	31012e1e 	tstcc	r1, lr, lsl lr
     d08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d0c:	97184006 	ldrls	r4, [r8, -r6]
     d10:	13011942 	movwne	r1, #6466	; 0x1942
     d14:	051f0000 	ldreq	r0, [pc, #-0]	; d1c <__Stack_Size+0x91c>
     d18:	02133100 	andseq	r3, r3, #0, 2
     d1c:	20000017 	andcs	r0, r0, r7, lsl r0
     d20:	0111010b 	tsteq	r1, fp, lsl #2
     d24:	13010612 	movwne	r0, #5650	; 0x1612
     d28:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
     d2c:	11010182 	smlabbne	r1, r2, r1, r0
     d30:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     d34:	00001331 	andeq	r1, r0, r1, lsr r3
     d38:	3f012e22 	svccc	0x00012e22
     d3c:	3a0e0319 	bcc	3819a8 <__Stack_Size+0x3815a8>
     d40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d44:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d48:	97184006 	ldrls	r4, [r8, -r6]
     d4c:	13011942 	movwne	r1, #6466	; 0x1942
     d50:	34230000 	strtcc	r0, [r3], #-0
     d54:	3a0e0300 	bcc	38195c <__Stack_Size+0x38155c>
     d58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d5c:	00170213 	andseq	r0, r7, r3, lsl r2
     d60:	82892400 	addhi	r2, r9, #0, 8
     d64:	01110101 	tsteq	r1, r1, lsl #2
     d68:	13011331 	movwne	r1, #4913	; 0x1331
     d6c:	05250000 	streq	r0, [r5, #-0]!
     d70:	3a080300 	bcc	201978 <__Stack_Size+0x201578>
     d74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d78:	00170213 	andseq	r0, r7, r3, lsl r2
     d7c:	00342600 	eorseq	r2, r4, r0, lsl #12
     d80:	0b3a0e03 	bleq	e84594 <__Stack_Size+0xe84194>
     d84:	1349053b 	movtne	r0, #38203	; 0x953b
     d88:	34270000 	strtcc	r0, [r7], #-0
     d8c:	3a0e0300 	bcc	381994 <__Stack_Size+0x381594>
     d90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d94:	3c193f13 	ldccc	15, cr3, [r9], {19}
     d98:	28000019 	stmdacs	r0, {r0, r3, r4}
     d9c:	13490101 	movtne	r0, #37121	; 0x9101
     da0:	00001301 	andeq	r1, r0, r1, lsl #6
     da4:	49002129 	stmdbmi	r0, {r0, r3, r5, r8, sp}
     da8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     dac:	00342a00 	eorseq	r2, r4, r0, lsl #20
     db0:	0b3a0e03 	bleq	e845c4 <__Stack_Size+0xe841c4>
     db4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     db8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     dbc:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	00052c00 	andeq	r2, r5, r0, lsl #24
     dd4:	00001349 	andeq	r1, r0, r9, asr #6
     dd8:	3f012e2d 	svccc	0x00012e2d
     ddc:	3a0e0319 	bcc	381a48 <__Stack_Size+0x381648>
     de0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     de4:	01193c19 	tsteq	r9, r9, lsl ip
     de8:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
     dec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     df0:	0b3a0e03 	bleq	e84604 <__Stack_Size+0xe84204>
     df4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     df8:	0000193c 	andeq	r1, r0, ip, lsr r9
     dfc:	01110100 	tsteq	r1, r0, lsl #2
     e00:	0b130e25 	bleq	4c469c <__Stack_Size+0x4c429c>
     e04:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     e08:	01111755 	tsteq	r1, r5, asr r7
     e0c:	00001710 	andeq	r1, r0, r0, lsl r7
     e10:	0b002402 	bleq	9e20 <__Stack_Size+0x9a20>
     e14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     e18:	0300000e 	movweq	r0, #14
     e1c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     e20:	0b3b0b3a 	bleq	ec3b10 <__Stack_Size+0xec3710>
     e24:	00001349 	andeq	r1, r0, r9, asr #6
     e28:	03001604 	movweq	r1, #1540	; 0x604
     e2c:	3b0b3a0e 	blcc	2cf66c <__Stack_Size+0x2cf26c>
     e30:	0013490b 	andseq	r4, r3, fp, lsl #18
     e34:	00350500 	eorseq	r0, r5, r0, lsl #10
     e38:	00001349 	andeq	r1, r0, r9, asr #6
     e3c:	0b010406 	bleq	41e5c <__Stack_Size+0x41a5c>
     e40:	3b0b3a0b 	blcc	2cf674 <__Stack_Size+0x2cf274>
     e44:	0013010b 	andseq	r0, r3, fp, lsl #2
     e48:	00280700 	eoreq	r0, r8, r0, lsl #14
     e4c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     e50:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     e54:	1c080300 	stcne	3, cr0, [r8], {-0}
     e58:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     e5c:	0b0b0113 	bleq	2c12b0 <__Stack_Size+0x2c0eb0>
     e60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e64:	00001301 	andeq	r1, r0, r1, lsl #6
     e68:	03000d0a 	movweq	r0, #3338	; 0xd0a
     e6c:	3b0b3a08 	blcc	2cf694 <__Stack_Size+0x2cf294>
     e70:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     e74:	0b00000b 	bleq	ea8 <__Stack_Size+0xaa8>
     e78:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e80:	0b381349 	bleq	e05bac <__Stack_Size+0xe057ac>
     e84:	160c0000 	strne	r0, [ip], -r0
     e88:	3a0e0300 	bcc	381a90 <__Stack_Size+0x381690>
     e8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e90:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     e94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e98:	0b3a0e03 	bleq	e846ac <__Stack_Size+0xe842ac>
     e9c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ea0:	0b201349 	bleq	805bcc <__Stack_Size+0x8057cc>
     ea4:	00001301 	andeq	r1, r0, r1, lsl #6
     ea8:	0300340e 	movweq	r3, #1038	; 0x40e
     eac:	3b0b3a0e 	blcc	2cf6ec <__Stack_Size+0x2cf2ec>
     eb0:	00134905 	andseq	r4, r3, r5, lsl #18
     eb4:	012e0f00 	teqeq	lr, r0, lsl #30
     eb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ebc:	0b3b0b3a 	bleq	ec3bac <__Stack_Size+0xec37ac>
     ec0:	01111927 	tsteq	r1, r7, lsr #18
     ec4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ec8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ecc:	10000013 	andne	r0, r0, r3, lsl r0
     ed0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ed4:	0b3b0b3a 	bleq	ec3bc4 <__Stack_Size+0xec37c4>
     ed8:	17021349 	strne	r1, [r2, -r9, asr #6]
     edc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     ee0:	03193f00 	tsteq	r9, #0, 30
     ee4:	3b0b3a0e 	blcc	2cf724 <__Stack_Size+0x2cf324>
     ee8:	1119270b 	tstne	r9, fp, lsl #14
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     ef8:	03193f00 	tsteq	r9, #0, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	00001942 	andeq	r1, r0, r2, asr #18
     f10:	3f012e13 	svccc	0x00012e13
     f14:	3a0e0319 	bcc	381b80 <__Stack_Size+0x381780>
     f18:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f1c:	11134919 	tstne	r3, r9, lsl r9
     f20:	40061201 	andmi	r1, r6, r1, lsl #4
     f24:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f28:	00001301 	andeq	r1, r0, r1, lsl #6
     f2c:	03003414 	movweq	r3, #1044	; 0x414
     f30:	3b0b3a0e 	blcc	2cf770 <__Stack_Size+0x2cf370>
     f34:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f38:	15000017 	strne	r0, [r0, #-23]
     f3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f40:	0b3a0e03 	bleq	e84754 <__Stack_Size+0xe84354>
     f44:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     f48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f50:	00130119 	andseq	r0, r3, r9, lsl r1
     f54:	00051600 	andeq	r1, r5, r0, lsl #12
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	1349053b 	movtne	r0, #38203	; 0x953b
     f60:	00001702 	andeq	r1, r0, r2, lsl #14
     f64:	03000517 	movweq	r0, #1303	; 0x517
     f68:	3b0b3a0e 	blcc	2cf7a8 <__Stack_Size+0x2cf3a8>
     f6c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f70:	18000018 	stmdane	r0, {r3, r4}
     f74:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     f78:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f80:	00130119 	andseq	r0, r3, r9, lsl r1
     f84:	00341900 	eorseq	r1, r4, r0, lsl #18
     f88:	17021331 	smladxne	r2, r1, r3, r1
     f8c:	0b1a0000 	bleq	680f94 <__Stack_Size+0x680b94>
     f90:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     f94:	1b000006 	blne	fb4 <__Stack_Size+0xbb4>
     f98:	13310034 	teqne	r1, #52	; 0x34
     f9c:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     fa0:	3a0e0301 	bcc	381bac <__Stack_Size+0x3817ac>
     fa4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fa8:	010b2019 	tsteq	fp, r9, lsl r0
     fac:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     fb0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     fb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fb8:	00001349 	andeq	r1, r0, r9, asr #6
     fbc:	31011d1e 	tstcc	r1, lr, lsl sp
     fc0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fc4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     fc8:	00130105 	andseq	r0, r3, r5, lsl #2
     fcc:	00341f00 	eorseq	r1, r4, r0, lsl #30
     fd0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     fd4:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     fd8:	11000182 	smlabbne	r0, r2, r1, r0
     fdc:	00133101 	andseq	r3, r3, r1, lsl #2
     fe0:	012e2100 	teqeq	lr, r0, lsl #2
     fe4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	13491927 	movtne	r1, #39207	; 0x9927
     ff0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ff4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ff8:	00130119 	andseq	r0, r3, r9, lsl r1
     ffc:	00342200 	eorseq	r2, r4, r0, lsl #4
    1000:	0b3a0e03 	bleq	e84814 <__Stack_Size+0xe84414>
    1004:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1008:	00001702 	andeq	r1, r0, r2, lsl #14
    100c:	01828923 	orreq	r8, r2, r3, lsr #18
    1010:	31011101 	tstcc	r1, r1, lsl #2
    1014:	00130113 	andseq	r0, r3, r3, lsl r1
    1018:	828a2400 	addhi	r2, sl, #0, 8
    101c:	18020001 	stmdane	r2, {r0}
    1020:	00184291 	mulseq	r8, r1, r2
    1024:	82892500 	addhi	r2, r9, #0, 10
    1028:	01110101 	tsteq	r1, r1, lsl #2
    102c:	00001331 	andeq	r1, r0, r1, lsr r3
    1030:	3f012e26 	svccc	0x00012e26
    1034:	3a0e0319 	bcc	381ca0 <__Stack_Size+0x3818a0>
    1038:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    103c:	11134919 	tstne	r3, r9, lsl r9
    1040:	40061201 	andmi	r1, r6, r1, lsl #4
    1044:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1048:	01000000 	mrseq	r0, (UNDEF: 0)
    104c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1050:	0e030b13 	vmoveq.32	d3[0], r0
    1054:	17550e1b 	smmlane	r5, fp, lr, r0
    1058:	17100111 			; <UNDEFINED> instruction: 0x17100111
    105c:	24020000 	strcs	r0, [r2], #-0
    1060:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1064:	000e030b 	andeq	r0, lr, fp, lsl #6
    1068:	00160300 	andseq	r0, r6, r0, lsl #6
    106c:	0b3a0803 	bleq	e83080 <__Stack_Size+0xe82c80>
    1070:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1074:	16040000 	strne	r0, [r4], -r0
    1078:	3a0e0300 	bcc	381c80 <__Stack_Size+0x381880>
    107c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1080:	05000013 	streq	r0, [r0, #-19]
    1084:	13490035 	movtne	r0, #36917	; 0x9035
    1088:	04060000 	streq	r0, [r6], #-0
    108c:	3a0b0b01 	bcc	2c3c98 <__Stack_Size+0x2c3898>
    1090:	010b3b0b 	tsteq	fp, fp, lsl #22
    1094:	07000013 	smladeq	r0, r3, r0, r0
    1098:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    109c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    10a0:	03002808 	movweq	r2, #2056	; 0x808
    10a4:	000d1c08 	andeq	r1, sp, r8, lsl #24
    10a8:	01130900 	tsteq	r3, r0, lsl #18
    10ac:	0b3a0b0b 	bleq	e83ce0 <__Stack_Size+0xe838e0>
    10b0:	1301053b 	movwne	r0, #5435	; 0x153b
    10b4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    10b8:	3a080300 	bcc	201cc0 <__Stack_Size+0x2018c0>
    10bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c0:	000b3813 	andeq	r3, fp, r3, lsl r8
    10c4:	00160b00 	andseq	r0, r6, r0, lsl #22
    10c8:	0b3a0e03 	bleq	e848dc <__Stack_Size+0xe844dc>
    10cc:	1349053b 	movtne	r0, #38203	; 0x953b
    10d0:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    10d4:	03193f01 	tsteq	r9, #1, 30
    10d8:	3b0b3a0e 	blcc	2cf918 <__Stack_Size+0x2cf518>
    10dc:	1119270b 	tstne	r9, fp, lsl #14
    10e0:	40061201 	andmi	r1, r6, r1, lsl #4
    10e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10e8:	00001301 	andeq	r1, r0, r1, lsl #6
    10ec:	0300050d 	movweq	r0, #1293	; 0x50d
    10f0:	3b0b3a0e 	blcc	2cf930 <__Stack_Size+0x2cf530>
    10f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10f8:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    10fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1100:	0b3a0e03 	bleq	e84914 <__Stack_Size+0xe84514>
    1104:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	0f000019 	svceq	0x00000019
    1114:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1118:	0b3a0e03 	bleq	e8492c <__Stack_Size+0xe8452c>
    111c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1120:	01111349 	tsteq	r1, r9, asr #6
    1124:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1128:	00194297 	mulseq	r9, r7, r2
    112c:	00051000 	andeq	r1, r5, r0
    1130:	0b3a0e03 	bleq	e84944 <__Stack_Size+0xe84544>
    1134:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1138:	00001702 	andeq	r1, r0, r2, lsl #14
    113c:	03003411 	movweq	r3, #1041	; 0x411
    1140:	3b0b3a0e 	blcc	2cf980 <__Stack_Size+0x2cf580>
    1144:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1148:	00000017 	andeq	r0, r0, r7, lsl r0
    114c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1150:	030b130e 	movweq	r1, #45838	; 0xb30e
    1154:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1158:	10011117 	andne	r1, r1, r7, lsl r1
    115c:	02000017 	andeq	r0, r0, #23
    1160:	0b0b0024 	bleq	2c11f8 <__Stack_Size+0x2c0df8>
    1164:	0e030b3e 	vmoveq.16	d3[0], r0
    1168:	16030000 	strne	r0, [r3], -r0
    116c:	3a080300 	bcc	201d74 <__Stack_Size+0x201974>
    1170:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1174:	04000013 	streq	r0, [r0], #-19
    1178:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    117c:	0b3b0b3a 	bleq	ec3e6c <__Stack_Size+0xec3a6c>
    1180:	00001349 	andeq	r1, r0, r9, asr #6
    1184:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1188:	06000013 			; <UNDEFINED> instruction: 0x06000013
    118c:	0b0b0104 	bleq	2c15a4 <__Stack_Size+0x2c11a4>
    1190:	0b3b0b3a 	bleq	ec3e80 <__Stack_Size+0xec3a80>
    1194:	00001301 	andeq	r1, r0, r1, lsl #6
    1198:	03002807 	movweq	r2, #2055	; 0x807
    119c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    11a0:	01130800 	tsteq	r3, r0, lsl #16
    11a4:	0b3a0b0b 	bleq	e83dd8 <__Stack_Size+0xe839d8>
    11a8:	1301053b 	movwne	r0, #5435	; 0x153b
    11ac:	0d090000 	stceq	0, cr0, [r9, #-0]
    11b0:	3a080300 	bcc	201db8 <__Stack_Size+0x2019b8>
    11b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11bc:	000d0a00 	andeq	r0, sp, r0, lsl #20
    11c0:	0b3a0e03 	bleq	e849d4 <__Stack_Size+0xe845d4>
    11c4:	1349053b 	movtne	r0, #38203	; 0x953b
    11c8:	00000b38 	andeq	r0, r0, r8, lsr fp
    11cc:	0300160b 	movweq	r1, #1547	; 0x60b
    11d0:	3b0b3a0e 	blcc	2cfa10 <__Stack_Size+0x2cf610>
    11d4:	00134905 	andseq	r4, r3, r5, lsl #18
    11d8:	01010c00 	tsteq	r1, r0, lsl #24
    11dc:	13011349 	movwne	r1, #4937	; 0x1349
    11e0:	210d0000 	mrscs	r0, (UNDEF: 13)
    11e4:	2f134900 	svccs	0x00134900
    11e8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    11ec:	0b0b0113 	bleq	2c1640 <__Stack_Size+0x2c1240>
    11f0:	0b3b0b3a 	bleq	ec3ee0 <__Stack_Size+0xec3ae0>
    11f4:	00001301 	andeq	r1, r0, r1, lsl #6
    11f8:	03000d0f 	movweq	r0, #3343	; 0xd0f
    11fc:	3b0b3a0e 	blcc	2cfa3c <__Stack_Size+0x2cf63c>
    1200:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1204:	1000000b 	andne	r0, r0, fp
    1208:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    120c:	0b3a0e03 	bleq	e84a20 <__Stack_Size+0xe84620>
    1210:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1214:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1218:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    121c:	00130119 	andseq	r0, r3, r9, lsl r1
    1220:	00051100 	andeq	r1, r5, r0, lsl #2
    1224:	0b3a0e03 	bleq	e84a38 <__Stack_Size+0xe84638>
    1228:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    122c:	00001702 	andeq	r1, r0, r2, lsl #14
    1230:	01828912 	orreq	r8, r2, r2, lsl r9
    1234:	31011101 	tstcc	r1, r1, lsl #2
    1238:	00130113 	andseq	r0, r3, r3, lsl r1
    123c:	828a1300 	addhi	r1, sl, #0, 6
    1240:	18020001 	stmdane	r2, {r0}
    1244:	00184291 	mulseq	r8, r1, r2
    1248:	82891400 	addhi	r1, r9, #0, 8
    124c:	01110101 	tsteq	r1, r1, lsl #2
    1250:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1254:	15000013 	strne	r0, [r0, #-19]
    1258:	0b0b000f 	bleq	2c129c <__Stack_Size+0x2c0e9c>
    125c:	00001349 	andeq	r1, r0, r9, asr #6
    1260:	03000516 	movweq	r0, #1302	; 0x516
    1264:	3b0b3a0e 	blcc	2cfaa4 <__Stack_Size+0x2cf6a4>
    1268:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    126c:	17000018 	smladne	r0, r8, r0, r0
    1270:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1274:	0b3b0b3a 	bleq	ec3f64 <__Stack_Size+0xec3b64>
    1278:	17021349 	strne	r1, [r2, -r9, asr #6]
    127c:	34180000 	ldrcc	r0, [r8], #-0
    1280:	3a080300 	bcc	201e88 <__Stack_Size+0x201a88>
    1284:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1288:	00170213 	andseq	r0, r7, r3, lsl r2
    128c:	012e1900 	teqeq	lr, r0, lsl #18
    1290:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1294:	0b3b0b3a 	bleq	ec3f84 <__Stack_Size+0xec3b84>
    1298:	13491927 	movtne	r1, #39207	; 0x9927
    129c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    12a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    12a4:	00130119 	andseq	r0, r3, r9, lsl r1
    12a8:	012e1a00 	teqeq	lr, r0, lsl #20
    12ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	13491927 	movtne	r1, #39207	; 0x9927
    12b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    12bc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    12c0:	00130119 	andseq	r0, r3, r9, lsl r1
    12c4:	00051b00 	andeq	r1, r5, r0, lsl #22
    12c8:	0b3a0e03 	bleq	e84adc <__Stack_Size+0xe846dc>
    12cc:	1349053b 	movtne	r0, #38203	; 0x953b
    12d0:	00001702 	andeq	r1, r0, r2, lsl #14
    12d4:	0300051c 	movweq	r0, #1308	; 0x51c
    12d8:	3b0b3a0e 	blcc	2cfb18 <__Stack_Size+0x2cf718>
    12dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12e0:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    12e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    12f0:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    12f4:	03193f01 	tsteq	r9, #1, 30
    12f8:	3b0b3a0e 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    12fc:	11192705 	tstne	r9, r5, lsl #14
    1300:	40061201 	andmi	r1, r6, r1, lsl #4
    1304:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1308:	00001301 	andeq	r1, r0, r1, lsl #6
    130c:	0300341f 	movweq	r3, #1055	; 0x41f
    1310:	3b0b3a08 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    1314:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1318:	20000017 	andcs	r0, r0, r7, lsl r0
    131c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1320:	0b3a0e03 	bleq	e84b34 <__Stack_Size+0xe84734>
    1324:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1328:	0000193c 	andeq	r1, r0, ip, lsr r9
    132c:	49000521 	stmdbmi	r0, {r0, r5, r8, sl}
    1330:	00000013 	andeq	r0, r0, r3, lsl r0
    1334:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1338:	030b130e 	movweq	r1, #45838	; 0xb30e
    133c:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1340:	10011117 	andne	r1, r1, r7, lsl r1
    1344:	02000017 	andeq	r0, r0, #23
    1348:	0b0b0024 	bleq	2c13e0 <__Stack_Size+0x2c0fe0>
    134c:	0e030b3e 	vmoveq.16	d3[0], r0
    1350:	16030000 	strne	r0, [r3], -r0
    1354:	3a080300 	bcc	201f5c <__Stack_Size+0x201b5c>
    1358:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    135c:	04000013 	streq	r0, [r0], #-19
    1360:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1364:	0b3b0b3a 	bleq	ec4054 <__Stack_Size+0xec3c54>
    1368:	00001349 	andeq	r1, r0, r9, asr #6
    136c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1370:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1374:	13490026 	movtne	r0, #36902	; 0x9026
    1378:	04070000 	streq	r0, [r7], #-0
    137c:	3a0b0b01 	bcc	2c3f88 <__Stack_Size+0x2c3b88>
    1380:	010b3b0b 	tsteq	fp, fp, lsl #22
    1384:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1388:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    138c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1390:	03002809 	movweq	r2, #2057	; 0x809
    1394:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1398:	01130a00 	tsteq	r3, r0, lsl #20
    139c:	0b3a050b 	bleq	e827d0 <__Stack_Size+0xe823d0>
    13a0:	1301053b 	movwne	r0, #5435	; 0x153b
    13a4:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    13a8:	3a0e0300 	bcc	381fb0 <__Stack_Size+0x381bb0>
    13ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b0:	000b3813 	andeq	r3, fp, r3, lsl r8
    13b4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    13b8:	0b3a0e03 	bleq	e84bcc <__Stack_Size+0xe847cc>
    13bc:	1349053b 	movtne	r0, #38203	; 0x953b
    13c0:	00000538 	andeq	r0, r0, r8, lsr r5
    13c4:	03000d0d 	movweq	r0, #3341	; 0xd0d
    13c8:	3b0b3a08 	blcc	2cfbf0 <__Stack_Size+0x2cf7f0>
    13cc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    13d0:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    13d4:	13490101 	movtne	r0, #37121	; 0x9101
    13d8:	00001301 	andeq	r1, r0, r1, lsl #6
    13dc:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
    13e0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    13e4:	00161000 	andseq	r1, r6, r0
    13e8:	0b3a0e03 	bleq	e84bfc <__Stack_Size+0xe847fc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	13110000 	tstne	r1, #0
    13f4:	3a0b0b01 	bcc	2c4000 <__Stack_Size+0x2c3c00>
    13f8:	01053b0b 	tsteq	r5, fp, lsl #22
    13fc:	12000013 	andne	r0, r0, #19
    1400:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1404:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1408:	0b381349 	bleq	e06134 <__Stack_Size+0xe05d34>
    140c:	13130000 	tstne	r3, #0
    1410:	3a0b0b01 	bcc	2c401c <__Stack_Size+0x2c3c1c>
    1414:	010b3b0b 	tsteq	fp, fp, lsl #22
    1418:	14000013 	strne	r0, [r0], #-19
    141c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1420:	0b3b0b3a 	bleq	ec4110 <__Stack_Size+0xec3d10>
    1424:	0b381349 	bleq	e06150 <__Stack_Size+0xe05d50>
    1428:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    142c:	03193f01 	tsteq	r9, #1, 30
    1430:	3b0b3a0e 	blcc	2cfc70 <__Stack_Size+0x2cf870>
    1434:	1119270b 	tstne	r9, fp, lsl #14
    1438:	40061201 	andmi	r1, r6, r1, lsl #4
    143c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1440:	00001301 	andeq	r1, r0, r1, lsl #6
    1444:	03003416 	movweq	r3, #1046	; 0x416
    1448:	3b0b3a0e 	blcc	2cfc88 <__Stack_Size+0x2cf888>
    144c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1450:	17000017 	smladne	r0, r7, r0, r0
    1454:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1458:	0b3b0b3a 	bleq	ec4148 <__Stack_Size+0xec3d48>
    145c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1460:	05180000 	ldreq	r0, [r8, #-0]
    1464:	3a0e0300 	bcc	38206c <__Stack_Size+0x381c6c>
    1468:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    146c:	00180213 	andseq	r0, r8, r3, lsl r2
    1470:	000f1900 	andeq	r1, pc, r0, lsl #18
    1474:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1478:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    147c:	11000182 	smlabbne	r0, r2, r1, r0
    1480:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1484:	00001331 	andeq	r1, r0, r1, lsr r3
    1488:	0182891b 	orreq	r8, r2, fp, lsl r9
    148c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1490:	13311942 	teqne	r1, #1081344	; 0x108000
    1494:	8a1c0000 	bhi	70149c <__Stack_Size+0x70109c>
    1498:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    149c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    14a0:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    14a4:	03193f01 	tsteq	r9, #1, 30
    14a8:	3b0b3a0e 	blcc	2cfce8 <__Stack_Size+0x2cf8e8>
    14ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    14b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14b4:	97184006 	ldrls	r4, [r8, -r6]
    14b8:	13011942 	movwne	r1, #6466	; 0x1942
    14bc:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    14c0:	03193f00 	tsteq	r9, #0, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	00001942 	andeq	r1, r0, r2, asr #18
    14d8:	3f012e1f 	svccc	0x00012e1f
    14dc:	3a0e0319 	bcc	382148 <__Stack_Size+0x381d48>
    14e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14e4:	11134919 	tstne	r3, r9, lsl r9
    14e8:	40061201 	andmi	r1, r6, r1, lsl #4
    14ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14f0:	00001301 	andeq	r1, r0, r1, lsl #6
    14f4:	03000520 	movweq	r0, #1312	; 0x520
    14f8:	3b0b3a0e 	blcc	2cfd38 <__Stack_Size+0x2cf938>
    14fc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1500:	21000017 	tstcs	r0, r7, lsl r0
    1504:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1508:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    150c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1510:	34220000 	strtcc	r0, [r2], #-0
    1514:	3a080300 	bcc	20211c <__Stack_Size+0x201d1c>
    1518:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    151c:	00170213 	andseq	r0, r7, r3, lsl r2
    1520:	012e2300 	teqeq	lr, r0, lsl #6
    1524:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1528:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    152c:	01111927 	tsteq	r1, r7, lsr #18
    1530:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1534:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1538:	24000013 	strcs	r0, [r0], #-19
    153c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1540:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1544:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1548:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
    154c:	11000182 	smlabbne	r0, r2, r1, r0
    1550:	00133101 	andseq	r3, r3, r1, lsl #2
    1554:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1558:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    155c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1560:	01111927 	tsteq	r1, r7, lsr #18
    1564:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1568:	00194297 	mulseq	r9, r7, r2
    156c:	002e2700 	eoreq	r2, lr, r0, lsl #14
    1570:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1574:	0b3b0b3a 	bleq	ec4264 <__Stack_Size+0xec3e64>
    1578:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    157c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    1580:	03193f01 	tsteq	r9, #1, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	3c19270b 	ldccc	7, cr2, [r9], {11}
    158c:	00130119 	andseq	r0, r3, r9, lsl r1
    1590:	00052900 	andeq	r2, r5, r0, lsl #18
    1594:	00001349 	andeq	r1, r0, r9, asr #6
    1598:	3f002e2a 	svccc	0x00002e2a
    159c:	3a0e0319 	bcc	382208 <__Stack_Size+0x381e08>
    15a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15a4:	3c134919 	ldccc	9, cr4, [r3], {25}
    15a8:	00000019 	andeq	r0, r0, r9, lsl r0
    15ac:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    15b0:	030b130e 	movweq	r1, #45838	; 0xb30e
    15b4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    15b8:	10011117 	andne	r1, r1, r7, lsl r1
    15bc:	02000017 	andeq	r0, r0, #23
    15c0:	0b0b0024 	bleq	2c1658 <__Stack_Size+0x2c1258>
    15c4:	0e030b3e 	vmoveq.16	d3[0], r0
    15c8:	16030000 	strne	r0, [r3], -r0
    15cc:	3a080300 	bcc	2021d4 <__Stack_Size+0x201dd4>
    15d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15d4:	04000013 	streq	r0, [r0], #-19
    15d8:	13490026 	movtne	r0, #36902	; 0x9026
    15dc:	16050000 	strne	r0, [r5], -r0
    15e0:	3a0e0300 	bcc	3821e8 <__Stack_Size+0x381de8>
    15e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    15ec:	13490035 	movtne	r0, #36917	; 0x9035
    15f0:	04070000 	streq	r0, [r7], #-0
    15f4:	3a0b0b01 	bcc	2c4200 <__Stack_Size+0x2c3e00>
    15f8:	010b3b0b 	tsteq	fp, fp, lsl #22
    15fc:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1600:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1604:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1608:	03002809 	movweq	r2, #2057	; 0x809
    160c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1610:	01130a00 	tsteq	r3, r0, lsl #20
    1614:	0b3a0b0b 	bleq	e84248 <__Stack_Size+0xe83e48>
    1618:	1301053b 	movwne	r0, #5435	; 0x153b
    161c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1620:	3a080300 	bcc	202228 <__Stack_Size+0x201e28>
    1624:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1628:	000b3813 	andeq	r3, fp, r3, lsl r8
    162c:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1630:	0b3a0e03 	bleq	e84e44 <__Stack_Size+0xe84a44>
    1634:	1349053b 	movtne	r0, #38203	; 0x953b
    1638:	00000b38 	andeq	r0, r0, r8, lsr fp
    163c:	0300160d 	movweq	r1, #1549	; 0x60d
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	00134905 	andseq	r4, r3, r5, lsl #18
    1648:	01130e00 	tsteq	r3, r0, lsl #28
    164c:	0b3a0b0b 	bleq	e84280 <__Stack_Size+0xe83e80>
    1650:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1654:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 165c <__Stack_Size+0x125c>
    1658:	3a0e0300 	bcc	382260 <__Stack_Size+0x381e60>
    165c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1660:	000b3813 	andeq	r3, fp, r3, lsl r8
    1664:	002e1000 	eoreq	r1, lr, r0
    1668:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    166c:	0b3b0b3a 	bleq	ec435c <__Stack_Size+0xec3f5c>
    1670:	01111927 	tsteq	r1, r7, lsr #18
    1674:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1678:	00194297 	mulseq	r9, r7, r2
    167c:	012e1100 	teqeq	lr, r0, lsl #2
    1680:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1684:	0b3b0b3a 	bleq	ec4374 <__Stack_Size+0xec3f74>
    1688:	01111927 	tsteq	r1, r7, lsr #18
    168c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1690:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1694:	12000013 	andne	r0, r0, #19
    1698:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    169c:	0b3b0b3a 	bleq	ec438c <__Stack_Size+0xec3f8c>
    16a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    16a4:	05130000 	ldreq	r0, [r3, #-0]
    16a8:	3a0e0300 	bcc	3822b0 <__Stack_Size+0x381eb0>
    16ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    16b0:	00170213 	andseq	r0, r7, r3, lsl r2
    16b4:	00341400 	eorseq	r1, r4, r0, lsl #8
    16b8:	0b3a0e03 	bleq	e84ecc <__Stack_Size+0xe84acc>
    16bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    16c0:	00001702 	andeq	r1, r0, r2, lsl #14
    16c4:	3f012e15 	svccc	0x00012e15
    16c8:	3a0e0319 	bcc	382334 <__Stack_Size+0x381f34>
    16cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16d0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    16d4:	97184006 	ldrls	r4, [r8, -r6]
    16d8:	13011942 	movwne	r1, #6466	; 0x1942
    16dc:	05160000 	ldreq	r0, [r6, #-0]
    16e0:	3a0e0300 	bcc	3822e8 <__Stack_Size+0x381ee8>
    16e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16e8:	00180213 	andseq	r0, r8, r3, lsl r2
    16ec:	00051700 	andeq	r1, r5, r0, lsl #14
    16f0:	0b3a0e03 	bleq	e84f04 <__Stack_Size+0xe84b04>
    16f4:	1349053b 	movtne	r0, #38203	; 0x953b
    16f8:	00001702 	andeq	r1, r0, r2, lsl #14
    16fc:	03003418 	movweq	r3, #1048	; 0x418
    1700:	3b0b3a0e 	blcc	2cff40 <__Stack_Size+0x2cfb40>
    1704:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1708:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    170c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1710:	0b3a0e03 	bleq	e84f24 <__Stack_Size+0xe84b24>
    1714:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1718:	01111349 	tsteq	r1, r9, asr #6
    171c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1720:	00194297 	mulseq	r9, r7, r2
    1724:	00341a00 	eorseq	r1, r4, r0, lsl #20
    1728:	0b3a0803 	bleq	e8373c <__Stack_Size+0xe8333c>
    172c:	1349053b 	movtne	r0, #38203	; 0x953b
    1730:	00001702 	andeq	r1, r0, r2, lsl #14
    1734:	0b000f1b 	bleq	53a8 <__Stack_Size+0x4fa8>
    1738:	0013490b 	andseq	r4, r3, fp, lsl #18
    173c:	012e1c00 	teqeq	lr, r0, lsl #24
    1740:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1744:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1748:	13491927 	movtne	r1, #39207	; 0x9927
    174c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1750:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1754:	00130119 	andseq	r0, r3, r9, lsl r1
    1758:	012e1d00 	teqeq	lr, r0, lsl #26
    175c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	13491927 	movtne	r1, #39207	; 0x9927
    1768:	06120111 			; <UNDEFINED> instruction: 0x06120111
    176c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1770:	00130119 	andseq	r0, r3, r9, lsl r1
    1774:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1778:	0b3a0e03 	bleq	e84f8c <__Stack_Size+0xe84b8c>
    177c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1780:	00001802 	andeq	r1, r0, r2, lsl #16
    1784:	0182891f 	orreq	r8, r2, pc, lsl r9
    1788:	31011101 	tstcc	r1, r1, lsl #2
    178c:	00130113 	andseq	r0, r3, r3, lsl r1
    1790:	828a2000 	addhi	r2, sl, #0
    1794:	18020001 	stmdane	r2, {r0}
    1798:	00184291 	mulseq	r8, r1, r2
    179c:	82892100 	addhi	r2, r9, #0, 2
    17a0:	01110101 	tsteq	r1, r1, lsl #2
    17a4:	00001331 	andeq	r1, r0, r1, lsr r3
    17a8:	3f002e22 	svccc	0x00002e22
    17ac:	3a0e0319 	bcc	382418 <__Stack_Size+0x382018>
    17b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    17b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    17b8:	97184006 	ldrls	r4, [r8, -r6]
    17bc:	00001942 	andeq	r1, r0, r2, asr #18
    17c0:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
    17c4:	00130113 	andseq	r0, r3, r3, lsl r1
    17c8:	00212400 	eoreq	r2, r1, r0, lsl #8
    17cc:	0b2f1349 	bleq	bc64f8 <__Stack_Size+0xbc60f8>
    17d0:	01000000 	mrseq	r0, (UNDEF: 0)
    17d4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    17d8:	0e030b13 	vmoveq.32	d3[0], r0
    17dc:	17550e1b 	smmlane	r5, fp, lr, r0
    17e0:	17100111 			; <UNDEFINED> instruction: 0x17100111
    17e4:	24020000 	strcs	r0, [r2], #-0
    17e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    17ec:	000e030b 	andeq	r0, lr, fp, lsl #6
    17f0:	00160300 	andseq	r0, r6, r0, lsl #6
    17f4:	0b3a0803 	bleq	e83808 <__Stack_Size+0xe83408>
    17f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17fc:	16040000 	strne	r0, [r4], -r0
    1800:	3a0e0300 	bcc	382408 <__Stack_Size+0x382008>
    1804:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1808:	05000013 	streq	r0, [r0, #-19]
    180c:	13490035 	movtne	r0, #36917	; 0x9035
    1810:	04060000 	streq	r0, [r6], #-0
    1814:	3a0b0b01 	bcc	2c4420 <__Stack_Size+0x2c4020>
    1818:	010b3b0b 	tsteq	fp, fp, lsl #22
    181c:	07000013 	smladeq	r0, r3, r0, r0
    1820:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1824:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1828:	03002808 	movweq	r2, #2056	; 0x808
    182c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1830:	01130900 	tsteq	r3, r0, lsl #18
    1834:	0b3a0b0b 	bleq	e84468 <__Stack_Size+0xe84068>
    1838:	1301053b 	movwne	r0, #5435	; 0x153b
    183c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1840:	3a080300 	bcc	202448 <__Stack_Size+0x202048>
    1844:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1848:	000b3813 	andeq	r3, fp, r3, lsl r8
    184c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1850:	0b3a0e03 	bleq	e85064 <__Stack_Size+0xe84c64>
    1854:	1349053b 	movtne	r0, #38203	; 0x953b
    1858:	00000b38 	andeq	r0, r0, r8, lsr fp
    185c:	0300160c 	movweq	r1, #1548	; 0x60c
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	00134905 	andseq	r4, r3, r5, lsl #18
    1868:	01130d00 	tsteq	r3, r0, lsl #26
    186c:	0b3a0b0b 	bleq	e844a0 <__Stack_Size+0xe840a0>
    1870:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1874:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1878:	3a0e0300 	bcc	382480 <__Stack_Size+0x382080>
    187c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1880:	000b3813 	andeq	r3, fp, r3, lsl r8
    1884:	012e0f00 	teqeq	lr, r0, lsl #30
    1888:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    188c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1890:	0b201927 	bleq	807d34 <__Stack_Size+0x807934>
    1894:	00001301 	andeq	r1, r0, r1, lsl #6
    1898:	03000510 	movweq	r0, #1296	; 0x510
    189c:	3b0b3a0e 	blcc	2d00dc <__Stack_Size+0x2cfcdc>
    18a0:	00134905 	andseq	r4, r3, r5, lsl #18
    18a4:	00341100 	eorseq	r1, r4, r0, lsl #2
    18a8:	0b3a0e03 	bleq	e850bc <__Stack_Size+0xe84cbc>
    18ac:	1349053b 	movtne	r0, #38203	; 0x953b
    18b0:	0f120000 	svceq	0x00120000
    18b4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    18b8:	13000013 	movwne	r0, #19
    18bc:	0e03012e 	adfeqsp	f0, f3, #0.5
    18c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18c4:	01111927 	tsteq	r1, r7, lsr #18
    18c8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    18cc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    18d0:	14000013 	strne	r0, [r0], #-19
    18d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18dc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    18e0:	05150000 	ldreq	r0, [r5, #-0]
    18e4:	3a0e0300 	bcc	3824ec <__Stack_Size+0x3820ec>
    18e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18ec:	00170213 	andseq	r0, r7, r3, lsl r2
    18f0:	00341600 	eorseq	r1, r4, r0, lsl #12
    18f4:	0b3a0e03 	bleq	e85108 <__Stack_Size+0xe84d08>
    18f8:	1349053b 	movtne	r0, #38203	; 0x953b
    18fc:	00001702 	andeq	r1, r0, r2, lsl #14
    1900:	03003417 	movweq	r3, #1047	; 0x417
    1904:	3b0b3a08 	blcc	2d012c <__Stack_Size+0x2cfd2c>
    1908:	02134905 	andseq	r4, r3, #81920	; 0x14000
    190c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    1910:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1914:	0b3a0e03 	bleq	e85128 <__Stack_Size+0xe84d28>
    1918:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    191c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1920:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1924:	00130119 	andseq	r0, r3, r9, lsl r1
    1928:	00051900 	andeq	r1, r5, r0, lsl #18
    192c:	0b3a0e03 	bleq	e85140 <__Stack_Size+0xe84d40>
    1930:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1934:	00001702 	andeq	r1, r0, r2, lsl #14
    1938:	0182891a 	orreq	r8, r2, sl, lsl r9
    193c:	31011101 	tstcc	r1, r1, lsl #2
    1940:	00130113 	andseq	r0, r3, r3, lsl r1
    1944:	828a1b00 	addhi	r1, sl, #0, 22
    1948:	18020001 	stmdane	r2, {r0}
    194c:	00184291 	mulseq	r8, r1, r2
    1950:	82891c00 	addhi	r1, r9, #0, 24
    1954:	01110101 	tsteq	r1, r1, lsl #2
    1958:	31194295 			; <UNDEFINED> instruction: 0x31194295
    195c:	00130113 	andseq	r0, r3, r3, lsl r1
    1960:	82891d00 	addhi	r1, r9, #0, 26
    1964:	01110101 	tsteq	r1, r1, lsl #2
    1968:	31194295 			; <UNDEFINED> instruction: 0x31194295
    196c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1970:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1974:	0b3b0b3a 	bleq	ec4664 <__Stack_Size+0xec4264>
    1978:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    197c:	341f0000 	ldrcc	r0, [pc], #-0	; 1984 <__Stack_Size+0x1584>
    1980:	3a0e0300 	bcc	382588 <__Stack_Size+0x382188>
    1984:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1988:	00170213 	andseq	r0, r7, r3, lsl r2
    198c:	012e2000 	teqeq	lr, r0
    1990:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1994:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1998:	01111927 	tsteq	r1, r7, lsr #18
    199c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    19a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    19a4:	21000013 	tstcs	r0, r3, lsl r0
    19a8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    19ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19b0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    19b4:	05220000 	streq	r0, [r2, #-0]!
    19b8:	02133100 	andseq	r3, r3, #0, 2
    19bc:	23000017 	movwcs	r0, #23
    19c0:	13310005 	teqne	r1, #5
    19c4:	00001802 	andeq	r1, r0, r2, lsl #16
    19c8:	11010b24 	tstne	r1, r4, lsr #22
    19cc:	00061201 	andeq	r1, r6, r1, lsl #4
    19d0:	00342500 	eorseq	r2, r4, r0, lsl #10
    19d4:	17021331 	smladxne	r2, r1, r3, r1
    19d8:	1d260000 	stcne	0, cr0, [r6, #-0]
    19dc:	11133101 	tstne	r3, r1, lsl #2
    19e0:	58061201 	stmdapl	r6, {r0, r9, ip}
    19e4:	0105590b 	tsteq	r5, fp, lsl #18
    19e8:	27000013 	smladcs	r0, r3, r0, r0
    19ec:	00018289 	andeq	r8, r1, r9, lsl #5
    19f0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    19f4:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    19f8:	11010182 	smlabbne	r1, r2, r1, r0
    19fc:	00133101 	andseq	r3, r3, r1, lsl #2
    1a00:	012e2900 	teqeq	lr, r0, lsl #18
    1a04:	01111331 	tsteq	r1, r1, lsr r3
    1a08:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a0c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a10:	2a000013 	bcs	1a64 <__Stack_Size+0x1664>
    1a14:	0e03012e 	adfeqsp	f0, f3, #0.5
    1a18:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a1c:	0b201927 	bleq	807ec0 <__Stack_Size+0x807ac0>
    1a20:	00001301 	andeq	r1, r0, r1, lsl #6
    1a24:	0300342b 	movweq	r3, #1067	; 0x42b
    1a28:	3b0b3a08 	blcc	2d0250 <__Stack_Size+0x2cfe50>
    1a2c:	00134905 	andseq	r4, r3, r5, lsl #18
    1a30:	011d2c00 	tsteq	sp, r0, lsl #24
    1a34:	01521331 	cmpeq	r2, r1, lsr r3
    1a38:	0b581755 	bleq	1607794 <__Stack_Size+0x1607394>
    1a3c:	13010559 	movwne	r0, #5465	; 0x1559
    1a40:	0b2d0000 	bleq	b41a48 <__Stack_Size+0xb41648>
    1a44:	00175501 	andseq	r5, r7, r1, lsl #10
    1a48:	012e2e00 	teqeq	lr, r0, lsl #28
    1a4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a54:	13491927 	movtne	r1, #39207	; 0x9927
    1a58:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1a5c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1a60:	00130119 	andseq	r0, r3, r9, lsl r1
    1a64:	012e2f00 	teqeq	lr, r0, lsl #30
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	00001301 	andeq	r1, r0, r1, lsl #6
    1a78:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
    1a7c:	31000013 	tstcc	r0, r3, lsl r0
    1a80:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a84:	0b3a0e03 	bleq	e85298 <__Stack_Size+0xe84e98>
    1a88:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a8c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1a90:	01110100 	tsteq	r1, r0, lsl #2
    1a94:	0b130e25 	bleq	4c5330 <__Stack_Size+0x4c4f30>
    1a98:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1a9c:	01111755 	tsteq	r1, r5, asr r7
    1aa0:	00001710 	andeq	r1, r0, r0, lsl r7
    1aa4:	0b002402 	bleq	aab4 <__Stack_Size+0xa6b4>
    1aa8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1aac:	0300000e 	movweq	r0, #14
    1ab0:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1ab4:	0b3b0b3a 	bleq	ec47a4 <__Stack_Size+0xec43a4>
    1ab8:	00001349 	andeq	r1, r0, r9, asr #6
    1abc:	03001604 	movweq	r1, #1540	; 0x604
    1ac0:	3b0b3a0e 	blcc	2d0300 <__Stack_Size+0x2cff00>
    1ac4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ac8:	00350500 	eorseq	r0, r5, r0, lsl #10
    1acc:	00001349 	andeq	r1, r0, r9, asr #6
    1ad0:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    1ad4:	07000013 	smladeq	r0, r3, r0, r0
    1ad8:	0b0b0104 	bleq	2c1ef0 <__Stack_Size+0x2c1af0>
    1adc:	0b3b0b3a 	bleq	ec47cc <__Stack_Size+0xec43cc>
    1ae0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ae4:	03002808 	movweq	r2, #2056	; 0x808
    1ae8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1aec:	00280900 	eoreq	r0, r8, r0, lsl #18
    1af0:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1af4:	130a0000 	movwne	r0, #40960	; 0xa000
    1af8:	3a0b0b01 	bcc	2c4704 <__Stack_Size+0x2c4304>
    1afc:	01053b0b 	tsteq	r5, fp, lsl #22
    1b00:	0b000013 	bleq	1b54 <__Stack_Size+0x1754>
    1b04:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b0c:	0b381349 	bleq	e06838 <__Stack_Size+0xe06438>
    1b10:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1b14:	3a080300 	bcc	20271c <__Stack_Size+0x20231c>
    1b18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b1c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1b20:	00160d00 	andseq	r0, r6, r0, lsl #26
    1b24:	0b3a0e03 	bleq	e85338 <__Stack_Size+0xe84f38>
    1b28:	1349053b 	movtne	r0, #38203	; 0x953b
    1b2c:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    1b30:	03193f01 	tsteq	r9, #1, 30
    1b34:	3b0b3a0e 	blcc	2d0374 <__Stack_Size+0x2cff74>
    1b38:	1119270b 	tstne	r9, fp, lsl #14
    1b3c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b44:	00001301 	andeq	r1, r0, r1, lsl #6
    1b48:	0300050f 	movweq	r0, #1295	; 0x50f
    1b4c:	3b0b3a0e 	blcc	2d038c <__Stack_Size+0x2cff8c>
    1b50:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b54:	10000018 	andne	r0, r0, r8, lsl r0
    1b58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1b5c:	0b3b0b3a 	bleq	ec484c <__Stack_Size+0xec444c>
    1b60:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b64:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    1b68:	03193f00 	tsteq	r9, #0, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	3f012e12 	svccc	0x00012e12
    1b84:	3a0e0319 	bcc	3827f0 <__Stack_Size+0x3823f0>
    1b88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b8c:	11134919 	tstne	r3, r9, lsl r9
    1b90:	40061201 	andmi	r1, r6, r1, lsl #4
    1b94:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b98:	34130000 	ldrcc	r0, [r3], #-0
    1b9c:	3a0e0300 	bcc	3827a4 <__Stack_Size+0x3823a4>
    1ba0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ba4:	00170213 	andseq	r0, r7, r3, lsl r2
    1ba8:	00341400 	eorseq	r1, r4, r0, lsl #8
    1bac:	0b3a0803 	bleq	e83bc0 <__Stack_Size+0xe837c0>
    1bb0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bb4:	00001702 	andeq	r1, r0, r2, lsl #14
    1bb8:	01110100 	tsteq	r1, r0, lsl #2
    1bbc:	0b130e25 	bleq	4c5458 <__Stack_Size+0x4c5058>
    1bc0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1bc4:	01111755 	tsteq	r1, r5, asr r7
    1bc8:	00001710 	andeq	r1, r0, r0, lsl r7
    1bcc:	0b002402 	bleq	abdc <__Stack_Size+0xa7dc>
    1bd0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bd4:	0300000e 	movweq	r0, #14
    1bd8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1bdc:	0b3b0b3a 	bleq	ec48cc <__Stack_Size+0xec44cc>
    1be0:	00001349 	andeq	r1, r0, r9, asr #6
    1be4:	03001604 	movweq	r1, #1540	; 0x604
    1be8:	3b0b3a0e 	blcc	2d0428 <__Stack_Size+0x2d0028>
    1bec:	0013490b 	andseq	r4, r3, fp, lsl #18
    1bf0:	00350500 	eorseq	r0, r5, r0, lsl #10
    1bf4:	00001349 	andeq	r1, r0, r9, asr #6
    1bf8:	0b010406 	bleq	42c18 <__Stack_Size+0x42818>
    1bfc:	3b0b3a0b 	blcc	2d0430 <__Stack_Size+0x2d0030>
    1c00:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c04:	00280700 	eoreq	r0, r8, r0, lsl #14
    1c08:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1c0c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1c10:	1c080300 	stcne	3, cr0, [r8], {-0}
    1c14:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1c18:	0b0b0113 	bleq	2c206c <__Stack_Size+0x2c1c6c>
    1c1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c20:	00001301 	andeq	r1, r0, r1, lsl #6
    1c24:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1c28:	3b0b3a08 	blcc	2d0450 <__Stack_Size+0x2d0050>
    1c2c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1c30:	0b00000b 	bleq	1c64 <__Stack_Size+0x1864>
    1c34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c3c:	0b381349 	bleq	e06968 <__Stack_Size+0xe06568>
    1c40:	160c0000 	strne	r0, [ip], -r0
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1c50:	0b0b0113 	bleq	2c20a4 <__Stack_Size+0x2c1ca4>
    1c54:	0b3b0b3a 	bleq	ec4944 <__Stack_Size+0xec4544>
    1c58:	00001301 	andeq	r1, r0, r1, lsl #6
    1c5c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1c60:	3b0b3a0e 	blcc	2d04a0 <__Stack_Size+0x2d00a0>
    1c64:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1c68:	0f00000b 	svceq	0x0000000b
    1c6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1c70:	0b3a0e03 	bleq	e85484 <__Stack_Size+0xe85084>
    1c74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1c78:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c80:	00130119 	andseq	r0, r3, r9, lsl r1
    1c84:	00051000 	andeq	r1, r5, r0
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c90:	00001702 	andeq	r1, r0, r2, lsl #14
    1c94:	01828911 	orreq	r8, r2, r1, lsl r9
    1c98:	31011101 	tstcc	r1, r1, lsl #2
    1c9c:	00130113 	andseq	r0, r3, r3, lsl r1
    1ca0:	828a1200 	addhi	r1, sl, #0, 4
    1ca4:	18020001 	stmdane	r2, {r0}
    1ca8:	00184291 	mulseq	r8, r1, r2
    1cac:	82891300 	addhi	r1, r9, #0, 6
    1cb0:	01110101 	tsteq	r1, r1, lsl #2
    1cb4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1cb8:	00130113 	andseq	r0, r3, r3, lsl r1
    1cbc:	82891400 	addhi	r1, r9, #0, 8
    1cc0:	01110101 	tsteq	r1, r1, lsl #2
    1cc4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1cc8:	15000013 	strne	r0, [r0, #-19]
    1ccc:	0b0b000f 	bleq	2c1d10 <__Stack_Size+0x2c1910>
    1cd0:	00001349 	andeq	r1, r0, r9, asr #6
    1cd4:	03003416 	movweq	r3, #1046	; 0x416
    1cd8:	3b0b3a0e 	blcc	2d0518 <__Stack_Size+0x2d0118>
    1cdc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ce0:	17000017 	smladne	r0, r7, r0, r0
    1ce4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
    1cf4:	11010182 	smlabbne	r1, r2, r1, r0
    1cf8:	00133101 	andseq	r3, r3, r1, lsl #2
    1cfc:	00051900 	andeq	r1, r5, r0, lsl #18
    1d00:	0b3a0e03 	bleq	e85514 <__Stack_Size+0xe85114>
    1d04:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d08:	00001802 	andeq	r1, r0, r2, lsl #16
    1d0c:	0300341a 	movweq	r3, #1050	; 0x41a
    1d10:	3b0b3a0e 	blcc	2d0550 <__Stack_Size+0x2d0150>
    1d14:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d18:	1b000017 	blne	1d7c <__Stack_Size+0x197c>
    1d1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d20:	0b3a0e03 	bleq	e85534 <__Stack_Size+0xe85134>
    1d24:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d28:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d2c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d30:	00130119 	andseq	r0, r3, r9, lsl r1
    1d34:	00051c00 	andeq	r1, r5, r0, lsl #24
    1d38:	0b3a0e03 	bleq	e8554c <__Stack_Size+0xe8514c>
    1d3c:	1349053b 	movtne	r0, #38203	; 0x953b
    1d40:	00001802 	andeq	r1, r0, r2, lsl #16
    1d44:	0300051d 	movweq	r0, #1309	; 0x51d
    1d48:	3b0b3a0e 	blcc	2d0588 <__Stack_Size+0x2d0188>
    1d4c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d50:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    1d54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d58:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d60:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1d64:	03193f01 	tsteq	r9, #1, 30
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1d70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1d74:	97184006 	ldrls	r4, [r8, -r6]
    1d78:	13011942 	movwne	r1, #6466	; 0x1942
    1d7c:	34200000 	strtcc	r0, [r0], #-0
    1d80:	3a0e0300 	bcc	382988 <__Stack_Size+0x382588>
    1d84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d88:	21000013 	tstcs	r0, r3, lsl r0
    1d8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d90:	0b3a0e03 	bleq	e855a4 <__Stack_Size+0xe851a4>
    1d94:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d98:	1301193c 	movwne	r1, #6460	; 0x193c
    1d9c:	05220000 	streq	r0, [r2, #-0]!
    1da0:	00134900 	andseq	r4, r3, r0, lsl #18
    1da4:	11010000 	mrsne	r0, (UNDEF: 1)
    1da8:	11061000 	mrsne	r1, (UNDEF: 6)
    1dac:	03011201 	movweq	r1, #4609	; 0x1201
    1db0:	25081b08 	strcs	r1, [r8, #-2824]	; 0xb08
    1db4:	00051308 	andeq	r1, r5, r8, lsl #6
    1db8:	11010000 	mrsne	r0, (UNDEF: 1)
    1dbc:	130e2501 	movwne	r2, #58625	; 0xe501
    1dc0:	1b0e030b 	blne	3829f4 <__Stack_Size+0x3825f4>
    1dc4:	1117550e 	tstne	r7, lr, lsl #10
    1dc8:	00171001 	andseq	r1, r7, r1
    1dcc:	012e0200 	teqeq	lr, r0, lsl #4
    1dd0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1dd4:	0b3b0b3a 	bleq	ec4ac4 <__Stack_Size+0xec46c4>
    1dd8:	01111927 	tsteq	r1, r7, lsr #18
    1ddc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1de0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1de4:	03000013 	movweq	r0, #19
    1de8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1dec:	0b3b0b3a 	bleq	ec4adc <__Stack_Size+0xec46dc>
    1df0:	00001349 	andeq	r1, r0, r9, asr #6
    1df4:	03003404 	movweq	r3, #1028	; 0x404
    1df8:	3b0b3a0e 	blcc	2d0638 <__Stack_Size+0x2d0238>
    1dfc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e00:	05000017 	streq	r0, [r0, #-23]
    1e04:	00018289 	andeq	r8, r1, r9, lsl #5
    1e08:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1e0c:	0f060000 	svceq	0x00060000
    1e10:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e14:	07000013 	smladeq	r0, r3, r0, r0
    1e18:	0b0b0024 	bleq	2c1eb0 <__Stack_Size+0x2c1ab0>
    1e1c:	0e030b3e 	vmoveq.16	d3[0], r0
    1e20:	34080000 	strcc	r0, [r8], #-0
    1e24:	3a0e0300 	bcc	382a2c <__Stack_Size+0x38262c>
    1e28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e2c:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1e30:	09000019 	stmdbeq	r0, {r0, r3, r4}
    1e34:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e38:	0b3b0b3a 	bleq	ec4b28 <__Stack_Size+0xec4728>
    1e3c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e40:	010a0000 	mrseq	r0, (UNDEF: 10)
    1e44:	01134901 	tsteq	r3, r1, lsl #18
    1e48:	0b000013 	bleq	1e9c <__Stack_Size+0x1a9c>
    1e4c:	13490021 	movtne	r0, #36897	; 0x9021
    1e50:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1e54:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    1e58:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    1e5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1e68:	00001802 	andeq	r1, r0, r2, lsl #16
    1e6c:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    1e70:	0f000013 	svceq	0x00000013
    1e74:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1e78:	0b3a0e03 	bleq	e8568c <__Stack_Size+0xe8528c>
    1e7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1e80:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1e84:	24100000 	ldrcs	r0, [r0], #-0
    1e88:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1e8c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e90:	11010000 	mrsne	r0, (UNDEF: 1)
    1e94:	130e2501 	movwne	r2, #58625	; 0xe501
    1e98:	1b0e030b 	blne	382acc <__Stack_Size+0x3826cc>
    1e9c:	1117550e 	tstne	r7, lr, lsl #10
    1ea0:	00171001 	andseq	r1, r7, r1
    1ea4:	00240200 	eoreq	r0, r4, r0, lsl #4
    1ea8:	0b3e0b0b 	bleq	f84adc <__Stack_Size+0xf846dc>
    1eac:	00000e03 	andeq	r0, r0, r3, lsl #28
    1eb0:	03001603 	movweq	r1, #1539	; 0x603
    1eb4:	3b0b3a08 	blcc	2d06dc <__Stack_Size+0x2d02dc>
    1eb8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ebc:	000f0400 	andeq	r0, pc, r0, lsl #8
    1ec0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1ec4:	04050000 	streq	r0, [r5], #-0
    1ec8:	0b0e0301 	bleq	382ad4 <__Stack_Size+0x3826d4>
    1ecc:	3b0b3a0b 	blcc	2d0700 <__Stack_Size+0x2d0300>
    1ed0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1ed4:	00280600 	eoreq	r0, r8, r0, lsl #12
    1ed8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1edc:	16070000 	strne	r0, [r7], -r0
    1ee0:	3a0e0300 	bcc	382ae8 <__Stack_Size+0x3826e8>
    1ee4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ee8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1eec:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1ef0:	0b3a0b0b 	bleq	e84b24 <__Stack_Size+0xe84724>
    1ef4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ef8:	0d090000 	stceq	0, cr0, [r9, #-0]
    1efc:	3a0e0300 	bcc	382b04 <__Stack_Size+0x382704>
    1f00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f04:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f08:	01150a00 	tsteq	r5, r0, lsl #20
    1f0c:	13491927 	movtne	r1, #39207	; 0x9927
    1f10:	00001301 	andeq	r1, r0, r1, lsl #6
    1f14:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
    1f18:	0c000013 	stceq	0, cr0, [r0], {19}
    1f1c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    1f20:	0b3a0b0b 	bleq	e84b54 <__Stack_Size+0xe84754>
    1f24:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f28:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    1f2c:	3a080300 	bcc	202b34 <__Stack_Size+0x202734>
    1f30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f34:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f38:	01170e00 	tsteq	r7, r0, lsl #28
    1f3c:	0b3a0b0b 	bleq	e84b70 <__Stack_Size+0xe84770>
    1f40:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f44:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1f4c <__Stack_Size+0x1b4c>
    1f48:	3a080300 	bcc	202b50 <__Stack_Size+0x202750>
    1f4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f50:	10000013 	andne	r0, r0, r3, lsl r0
    1f54:	19270015 	stmdbne	r7!, {r0, r2, r4}
    1f58:	0f110000 	svceq	0x00110000
    1f5c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1f60:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1f64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1f68:	0b3b0b3a 	bleq	ec4c58 <__Stack_Size+0xec4858>
    1f6c:	01111927 	tsteq	r1, r7, lsr #18
    1f70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1f74:	34130000 	ldrcc	r0, [r3], #-0
    1f78:	3a0e0300 	bcc	382b80 <__Stack_Size+0x382780>
    1f7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f80:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1f84:	14000019 	strne	r0, [r0], #-25
    1f88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1f8c:	0b3b0b3a 	bleq	ec4c7c <__Stack_Size+0xec487c>
    1f90:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1f94:	00001802 	andeq	r1, r0, r2, lsl #16
    1f98:	01110100 	tsteq	r1, r0, lsl #2
    1f9c:	0b130e25 	bleq	4c5838 <__Stack_Size+0x4c5438>
    1fa0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1fa4:	01111755 	tsteq	r1, r5, asr r7
    1fa8:	00001710 	andeq	r1, r0, r0, lsl r7
    1fac:	0b002402 	bleq	afbc <__Stack_Size+0xabbc>
    1fb0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1fb4:	0300000e 	movweq	r0, #14
    1fb8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1fbc:	0b3b0b3a 	bleq	ec4cac <__Stack_Size+0xec48ac>
    1fc0:	00001349 	andeq	r1, r0, r9, asr #6
    1fc4:	0b010404 	bleq	42fdc <__Stack_Size+0x42bdc>
    1fc8:	3b0b3a0b 	blcc	2d07fc <__Stack_Size+0x2d03fc>
    1fcc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fd0:	00280500 	eoreq	r0, r8, r0, lsl #10
    1fd4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1fd8:	16060000 	strne	r0, [r6], -r0
    1fdc:	3a0e0300 	bcc	382be4 <__Stack_Size+0x3827e4>
    1fe0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fe4:	07000013 	smladeq	r0, r3, r0, r0
    1fe8:	0e030104 	adfeqs	f0, f3, f4
    1fec:	0b3a0b0b 	bleq	e84c20 <__Stack_Size+0xe84820>
    1ff0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ff4:	13080000 	movwne	r0, #32768	; 0x8000
    1ff8:	0b0e0301 	bleq	382c04 <__Stack_Size+0x382804>
    1ffc:	3b0b3a0b 	blcc	2d0830 <__Stack_Size+0x2d0430>
    2000:	0013010b 	andseq	r0, r3, fp, lsl #2
    2004:	000d0900 	andeq	r0, sp, r0, lsl #18
    2008:	0b3a0e03 	bleq	e8581c <__Stack_Size+0xe8541c>
    200c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2010:	00000b38 	andeq	r0, r0, r8, lsr fp
    2014:	0b000f0a 	bleq	5c44 <__Stack_Size+0x5844>
    2018:	0013490b 	andseq	r4, r3, fp, lsl #18
    201c:	01150b00 	tsteq	r5, r0, lsl #22
    2020:	13491927 	movtne	r1, #39207	; 0x9927
    2024:	00001301 	andeq	r1, r0, r1, lsl #6
    2028:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    202c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    2030:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    2034:	0b3a0b0b 	bleq	e84c68 <__Stack_Size+0xe84868>
    2038:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    203c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    2040:	3a080300 	bcc	202c48 <__Stack_Size+0x202848>
    2044:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2048:	000b3813 	andeq	r3, fp, r3, lsl r8
    204c:	01170f00 	tsteq	r7, r0, lsl #30
    2050:	0b3a0b0b 	bleq	e84c84 <__Stack_Size+0xe84884>
    2054:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2058:	0d100000 	ldceq	0, cr0, [r0, #-0]
    205c:	3a080300 	bcc	202c64 <__Stack_Size+0x202864>
    2060:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2064:	11000013 	tstne	r0, r3, lsl r0
    2068:	19270015 	stmdbne	r7!, {r0, r2, r4}
    206c:	0f120000 	svceq	0x00120000
    2070:	000b0b00 	andeq	r0, fp, r0, lsl #22
    2074:	012e1300 	teqeq	lr, r0, lsl #6
    2078:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    207c:	0b3b0b3a 	bleq	ec4d6c <__Stack_Size+0xec496c>
    2080:	13491927 	movtne	r1, #39207	; 0x9927
    2084:	13010b20 	movwne	r0, #6944	; 0x1b20
    2088:	34140000 	ldrcc	r0, [r4], #-0
    208c:	3a080300 	bcc	202c94 <__Stack_Size+0x202894>
    2090:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2094:	15000013 	strne	r0, [r0, #-19]
    2098:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    20a4:	01111349 	tsteq	r1, r9, asr #6
    20a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20ac:	01194296 			; <UNDEFINED> instruction: 0x01194296
    20b0:	16000013 			; <UNDEFINED> instruction: 0x16000013
    20b4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b170000 	bleq	5c20c8 <__Stack_Size+0x5c1cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	00130106 	andseq	r0, r3, r6, lsl #2
    20cc:	00341800 	eorseq	r1, r4, r0, lsl #16
    20d0:	0b3a0e03 	bleq	e858e4 <__Stack_Size+0xe854e4>
    20d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20d8:	00001702 	andeq	r1, r0, r2, lsl #14
    20dc:	11010b19 	tstne	r1, r9, lsl fp
    20e0:	00061201 	andeq	r1, r6, r1, lsl #4
    20e4:	012e1a00 	teqeq	lr, r0, lsl #20
    20e8:	0b3a0e03 	bleq	e858fc <__Stack_Size+0xe854fc>
    20ec:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    20f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    20f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    20f8:	00130119 	andseq	r0, r3, r9, lsl r1
    20fc:	00341b00 	eorseq	r1, r4, r0, lsl #22
    2100:	0b3a0e03 	bleq	e85914 <__Stack_Size+0xe85514>
    2104:	1349053b 	movtne	r0, #38203	; 0x953b
    2108:	00001702 	andeq	r1, r0, r2, lsl #14
    210c:	03000a1c 	movweq	r0, #2588	; 0xa1c
    2110:	3b0b3a0e 	blcc	2d0950 <__Stack_Size+0x2d0550>
    2114:	00011105 	andeq	r1, r1, r5, lsl #2
    2118:	82891d00 	addhi	r1, r9, #0, 26
    211c:	01110101 	tsteq	r1, r1, lsl #2
    2120:	00001301 	andeq	r1, r0, r1, lsl #6
    2124:	01828a1e 	orreq	r8, r2, lr, lsl sl
    2128:	91180200 	tstls	r8, r0, lsl #4
    212c:	00001842 	andeq	r1, r0, r2, asr #16
    2130:	0182891f 	orreq	r8, r2, pc, lsl r9
    2134:	31011101 	tstcc	r1, r1, lsl #2
    2138:	00130113 	andseq	r0, r3, r3, lsl r1
    213c:	82892000 	addhi	r2, r9, #0
    2140:	01110101 	tsteq	r1, r1, lsl #2
    2144:	00001331 	andeq	r1, r0, r1, lsr r3
    2148:	3f002e21 	svccc	0x00002e21
    214c:	3a0e0319 	bcc	382db8 <__Stack_Size+0x3829b8>
    2150:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2154:	11134919 	tstne	r3, r9, lsl r9
    2158:	40061201 	andmi	r1, r6, r1, lsl #4
    215c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2160:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    2164:	11133101 	tstne	r3, r1, lsl #2
    2168:	40061201 	andmi	r1, r6, r1, lsl #4
    216c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2170:	00001301 	andeq	r1, r0, r1, lsl #6
    2174:	31003423 	tstcc	r0, r3, lsr #8
    2178:	00170213 	andseq	r0, r7, r3, lsl r2
    217c:	00342400 	eorseq	r2, r4, r0, lsl #8
    2180:	00001331 	andeq	r1, r0, r1, lsr r3
    2184:	03003425 	movweq	r3, #1061	; 0x425
    2188:	3b0b3a0e 	blcc	2d09c8 <__Stack_Size+0x2d05c8>
    218c:	00134905 	andseq	r4, r3, r5, lsl #18
    2190:	00342600 	eorseq	r2, r4, r0, lsl #12
    2194:	0b3a0803 	bleq	e841a8 <__Stack_Size+0xe83da8>
    2198:	1349053b 	movtne	r0, #38203	; 0x953b
    219c:	00001702 	andeq	r1, r0, r2, lsl #14
    21a0:	01828927 	orreq	r8, r2, r7, lsr #18
    21a4:	31011100 	mrscc	r1, (UNDEF: 17)
    21a8:	28000013 	stmdacs	r0, {r0, r1, r4}
    21ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21b0:	0b3a0e03 	bleq	e859c4 <__Stack_Size+0xe855c4>
    21b4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21b8:	01111349 	tsteq	r1, r9, asr #6
    21bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21c0:	01194296 			; <UNDEFINED> instruction: 0x01194296
    21c4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    21c8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    21cc:	00001301 	andeq	r1, r0, r1, lsl #6
    21d0:	55010b2a 	strpl	r0, [r1, #-2858]	; 0xb2a
    21d4:	2b000017 	blcs	2238 <__Stack_Size+0x1e38>
    21d8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	00194296 	mulseq	r9, r6, r2
    21f0:	012e2c00 	teqeq	lr, r0, lsl #24
    21f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	13491927 	movtne	r1, #39207	; 0x9927
    2200:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2204:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2208:	00130119 	andseq	r0, r3, r9, lsl r1
    220c:	00052d00 	andeq	r2, r5, r0, lsl #26
    2210:	0b3a0e03 	bleq	e85a24 <__Stack_Size+0xe85624>
    2214:	1349053b 	movtne	r0, #38203	; 0x953b
    2218:	00001702 	andeq	r1, r0, r2, lsl #14
    221c:	0300052e 	movweq	r0, #1326	; 0x52e
    2220:	3b0b3a0e 	blcc	2d0a60 <__Stack_Size+0x2d0660>
    2224:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2228:	2f000018 	svccs	0x00000018
    222c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2230:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2234:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2238:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
    223c:	3a0e0301 	bcc	382e48 <__Stack_Size+0x382a48>
    2240:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2244:	010b2019 	tsteq	fp, r9, lsl r0
    2248:	31000013 	tstcc	r0, r3, lsl r0
    224c:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    2250:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2254:	0b320000 	bleq	c8225c <__Stack_Size+0xc81e5c>
    2258:	00130101 	andseq	r0, r3, r1, lsl #2
    225c:	010b3300 	mrseq	r3, (UNDEF: 59)
    2260:	35340000 	ldrcc	r0, [r4, #-0]!
    2264:	00134900 	andseq	r4, r3, r0, lsl #18
    2268:	01173500 	tsteq	r7, r0, lsl #10
    226c:	0b3a0b0b 	bleq	e84ea0 <__Stack_Size+0xe84aa0>
    2270:	1301053b 	movwne	r0, #5435	; 0x153b
    2274:	0d360000 	ldceq	0, cr0, [r6, #-0]
    2278:	3a080300 	bcc	202e80 <__Stack_Size+0x202a80>
    227c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2280:	37000013 	smladcc	r0, r3, r0, r0
    2284:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2288:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    228c:	0b1c1349 	bleq	706fb8 <__Stack_Size+0x706bb8>
    2290:	1d380000 	ldcne	0, cr0, [r8, #-0]
    2294:	11133101 	tstne	r3, r1, lsl #2
    2298:	58061201 	stmdapl	r6, {r0, r9, ip}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	39000013 	stmdbcc	r0, {r0, r1, r4}
    22a4:	1331000a 	teqne	r1, #10
    22a8:	00000111 	andeq	r0, r0, r1, lsl r1
    22ac:	31011d3a 	tstcc	r1, sl, lsr sp
    22b0:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    22b4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    22b8:	00130105 	andseq	r0, r3, r5, lsl #2
    22bc:	00343b00 	eorseq	r3, r4, r0, lsl #22
    22c0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    22c4:	893c0000 	ldmdbhi	ip!, {}	; <UNPREDICTABLE>
    22c8:	11010182 	smlabbne	r1, r2, r1, r0
    22cc:	3d000001 	stccc	0, cr0, [r0, #-4]
    22d0:	00018289 	andeq	r8, r1, r9, lsl #5
    22d4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    22d8:	00133119 	andseq	r3, r3, r9, lsl r1
    22dc:	012e3e00 	teqeq	lr, r0, lsl #28
    22e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    22e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    22e8:	01111927 	tsteq	r1, r7, lsr #18
    22ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    22f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    22f4:	3f000013 	svccc	0x00000013
    22f8:	08030005 	stmdaeq	r3, {r0, r2}
    22fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2300:	17021349 	strne	r1, [r2, -r9, asr #6]
    2304:	34400000 	strbcc	r0, [r0], #-0
    2308:	3a080300 	bcc	202f10 <__Stack_Size+0x202b10>
    230c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2310:	00180213 	andseq	r0, r8, r3, lsl r2
    2314:	002e4100 	eoreq	r4, lr, r0, lsl #2
    2318:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    231c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2320:	01111927 	tsteq	r1, r7, lsr #18
    2324:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2328:	00194297 	mulseq	r9, r7, r2
    232c:	00344200 	eorseq	r4, r4, r0, lsl #4
    2330:	0b3a0e03 	bleq	e85b44 <__Stack_Size+0xe85744>
    2334:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2338:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    233c:	34430000 	strbcc	r0, [r3], #-0
    2340:	3a0e0300 	bcc	382f48 <__Stack_Size+0x382b48>
    2344:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2348:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    234c:	44000018 	strmi	r0, [r0], #-24
    2350:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2354:	0b3a0e03 	bleq	e85b68 <__Stack_Size+0xe85768>
    2358:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    235c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    2360:	00001301 	andeq	r1, r0, r1, lsl #6
    2364:	3f012e45 	svccc	0x00012e45
    2368:	3a0e0319 	bcc	382fd4 <__Stack_Size+0x382bd4>
    236c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2370:	01193c19 	tsteq	r9, r9, lsl ip
    2374:	46000013 			; <UNDEFINED> instruction: 0x46000013
    2378:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    237c:	0b3a0e03 	bleq	e85b90 <__Stack_Size+0xe85790>
    2380:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2384:	1301193c 	movwne	r1, #6460	; 0x193c
    2388:	2e470000 	cdpcs	0, 4, cr0, cr7, cr0, {0}
    238c:	03193f01 	tsteq	r9, #1, 30
    2390:	3b0b3a0e 	blcc	2d0bd0 <__Stack_Size+0x2d07d0>
    2394:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2398:	00000019 	andeq	r0, r0, r9, lsl r0
    239c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    23a0:	030b130e 	movweq	r1, #45838	; 0xb30e
    23a4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    23a8:	10011117 	andne	r1, r1, r7, lsl r1
    23ac:	02000017 	andeq	r0, r0, #23
    23b0:	0b0b0024 	bleq	2c2448 <__Stack_Size+0x2c2048>
    23b4:	0e030b3e 	vmoveq.16	d3[0], r0
    23b8:	16030000 	strne	r0, [r3], -r0
    23bc:	3a080300 	bcc	202fc4 <__Stack_Size+0x202bc4>
    23c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23c4:	04000013 	streq	r0, [r0], #-19
    23c8:	0b0b000f 	bleq	2c240c <__Stack_Size+0x2c200c>
    23cc:	00001349 	andeq	r1, r0, r9, asr #6
    23d0:	3f012e05 	svccc	0x00012e05
    23d4:	3a0e0319 	bcc	383040 <__Stack_Size+0x382c40>
    23d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    23dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    23e0:	97184006 	ldrls	r4, [r8, -r6]
    23e4:	13011942 	movwne	r1, #6466	; 0x1942
    23e8:	05060000 	streq	r0, [r6, #-0]
    23ec:	3a0e0300 	bcc	382ff4 <__Stack_Size+0x382bf4>
    23f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f4:	00170213 	andseq	r0, r7, r3, lsl r2
    23f8:	00340700 	eorseq	r0, r4, r0, lsl #14
    23fc:	0b3a0803 	bleq	e84410 <__Stack_Size+0xe84010>
    2400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2404:	00001802 	andeq	r1, r0, r2, lsl #16
    2408:	03003408 	movweq	r3, #1032	; 0x408
    240c:	3b0b3a08 	blcc	2d0c34 <__Stack_Size+0x2d0834>
    2410:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2414:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    2418:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    241c:	0b3b0b3a 	bleq	ec510c <__Stack_Size+0xec4d0c>
    2420:	17021349 	strne	r1, [r2, -r9, asr #6]
    2424:	01000000 	mrseq	r0, (UNDEF: 0)
    2428:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    242c:	0e030b13 	vmoveq.32	d3[0], r0
    2430:	17550e1b 	smmlane	r5, fp, lr, r0
    2434:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2438:	24020000 	strcs	r0, [r2], #-0
    243c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2440:	000e030b 	andeq	r0, lr, fp, lsl #6
    2444:	00160300 	andseq	r0, r6, r0, lsl #6
    2448:	0b3a0803 	bleq	e8445c <__Stack_Size+0xe8405c>
    244c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2450:	04040000 	streq	r0, [r4], #-0
    2454:	0b0e0301 	bleq	383060 <__Stack_Size+0x382c60>
    2458:	3b0b3a0b 	blcc	2d0c8c <__Stack_Size+0x2d088c>
    245c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2460:	00280500 	eoreq	r0, r8, r0, lsl #10
    2464:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2468:	16060000 	strne	r0, [r6], -r0
    246c:	3a0e0300 	bcc	383074 <__Stack_Size+0x382c74>
    2470:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2474:	07000013 	smladeq	r0, r3, r0, r0
    2478:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    247c:	0b3a0e03 	bleq	e85c90 <__Stack_Size+0xe85890>
    2480:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2484:	0b201349 	bleq	8071b0 <__Stack_Size+0x806db0>
    2488:	00001301 	andeq	r1, r0, r1, lsl #6
    248c:	03000508 	movweq	r0, #1288	; 0x508
    2490:	3b0b3a0e 	blcc	2d0cd0 <__Stack_Size+0x2d08d0>
    2494:	0013490b 	andseq	r4, r3, fp, lsl #18
    2498:	012e0900 	teqeq	lr, r0, lsl #18
    249c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    24a0:	0b3b0b3a 	bleq	ec5190 <__Stack_Size+0xec4d90>
    24a4:	01111927 	tsteq	r1, r7, lsr #18
    24a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24ac:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24b0:	0a000013 	beq	2504 <__Stack_Size+0x2104>
    24b4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24b8:	0b3b0b3a 	bleq	ec51a8 <__Stack_Size+0xec4da8>
    24bc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    24c0:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    24c4:	03193f00 	tsteq	r9, #0, 30
    24c8:	3b0b3a0e 	blcc	2d0d08 <__Stack_Size+0x2d0908>
    24cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    24d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    24d4:	97184006 	ldrls	r4, [r8, -r6]
    24d8:	00001942 	andeq	r1, r0, r2, asr #18
    24dc:	0300050c 	movweq	r0, #1292	; 0x50c
    24e0:	3b0b3a0e 	blcc	2d0d20 <__Stack_Size+0x2d0920>
    24e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    24e8:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
    24ec:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    24f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    24f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    24f8:	00130119 	andseq	r0, r3, r9, lsl r1
    24fc:	00050e00 	andeq	r0, r5, r0, lsl #28
    2500:	17021331 	smladxne	r2, r1, r3, r1
    2504:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2508:	03193f01 	tsteq	r9, #1, 30
    250c:	3b0b3a0e 	blcc	2d0d4c <__Stack_Size+0x2d094c>
    2510:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2514:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2518:	97184006 	ldrls	r4, [r8, -r6]
    251c:	13011942 	movwne	r1, #6466	; 0x1942
    2520:	0b100000 	bleq	402528 <__Stack_Size+0x402128>
    2524:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2528:	11000006 	tstne	r0, r6
    252c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2530:	0b3b0b3a 	bleq	ec5220 <__Stack_Size+0xec4e20>
    2534:	17021349 	strne	r1, [r2, -r9, asr #6]
    2538:	34120000 	ldrcc	r0, [r2], #-0
    253c:	3a0e0300 	bcc	383144 <__Stack_Size+0x382d44>
    2540:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2544:	13000013 	movwne	r0, #19
    2548:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    254c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    2550:	0b590b58 	bleq	16452b8 <__Stack_Size+0x1644eb8>
    2554:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    2558:	03193f01 	tsteq	r9, #1, 30
    255c:	3b0b3a0e 	blcc	2d0d9c <__Stack_Size+0x2d099c>
    2560:	11192705 	tstne	r9, r5, lsl #14
    2564:	40061201 	andmi	r1, r6, r1, lsl #4
    2568:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    256c:	00001301 	andeq	r1, r0, r1, lsl #6
    2570:	03000515 	movweq	r0, #1301	; 0x515
    2574:	3b0b3a0e 	blcc	2d0db4 <__Stack_Size+0x2d09b4>
    2578:	02134905 	andseq	r4, r3, #81920	; 0x14000
    257c:	16000017 			; <UNDEFINED> instruction: 0x16000017
    2580:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2584:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2588:	17021349 	strne	r1, [r2, -r9, asr #6]
    258c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    2590:	03193f01 	tsteq	r9, #1, 30
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    259c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    25a0:	97184006 	ldrls	r4, [r8, -r6]
    25a4:	13011942 	movwne	r1, #6466	; 0x1942
    25a8:	05180000 	ldreq	r0, [r8, #-0]
    25ac:	3a0e0300 	bcc	3831b4 <__Stack_Size+0x382db4>
    25b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25b4:	00180213 	andseq	r0, r8, r3, lsl r2
    25b8:	000f1900 	andeq	r1, pc, r0, lsl #18
    25bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    25c0:	341a0000 	ldrcc	r0, [sl], #-0
    25c4:	3a0e0300 	bcc	3831cc <__Stack_Size+0x382dcc>
    25c8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25cc:	00180213 	andseq	r0, r8, r3, lsl r2
    25d0:	010b1b00 	tsteq	fp, r0, lsl #22
    25d4:	00001755 	andeq	r1, r0, r5, asr r7
    25d8:	11010b1c 	tstne	r1, ip, lsl fp
    25dc:	01061201 	tsteq	r6, r1, lsl #4
    25e0:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    25e4:	08030005 	stmdaeq	r3, {r0, r2}
    25e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    25ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    25f0:	051e0000 	ldreq	r0, [lr, #-0]
    25f4:	3a080300 	bcc	2031fc <__Stack_Size+0x202dfc>
    25f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25fc:	00180213 	andseq	r0, r8, r3, lsl r2
    2600:	012e1f00 	teqeq	lr, r0, lsl #30
    2604:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2608:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    260c:	13491927 	movtne	r1, #39207	; 0x9927
    2610:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2614:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2618:	00000019 	andeq	r0, r0, r9, lsl r0
    261c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    2620:	030b130e 	movweq	r1, #45838	; 0xb30e
    2624:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    2628:	10011117 	andne	r1, r1, r7, lsl r1
    262c:	02000017 	andeq	r0, r0, #23
    2630:	0b0b0024 	bleq	2c26c8 <__Stack_Size+0x2c22c8>
    2634:	0e030b3e 	vmoveq.16	d3[0], r0
    2638:	16030000 	strne	r0, [r3], -r0
    263c:	3a080300 	bcc	203244 <__Stack_Size+0x202e44>
    2640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2644:	04000013 	streq	r0, [r0], #-19
    2648:	0b0b000f 	bleq	2c268c <__Stack_Size+0x2c228c>
    264c:	00001349 	andeq	r1, r0, r9, asr #6
    2650:	3f002e05 	svccc	0x00002e05
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    266c:	03193f01 	tsteq	r9, #1, 30
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2678:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    267c:	97184006 	ldrls	r4, [r8, -r6]
    2680:	13011942 	movwne	r1, #6466	; 0x1942
    2684:	05070000 	streq	r0, [r7, #-0]
    2688:	3a0e0300 	bcc	383290 <__Stack_Size+0x382e90>
    268c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2690:	00170213 	andseq	r0, r7, r3, lsl r2
    2694:	00340800 	eorseq	r0, r4, r0, lsl #16
    2698:	0b3a0e03 	bleq	e85eac <__Stack_Size+0xe85aac>
    269c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26a0:	00001702 	andeq	r1, r0, r2, lsl #14
    26a4:	01828909 	orreq	r8, r2, r9, lsl #18
    26a8:	31011101 	tstcc	r1, r1, lsl #2
    26ac:	00130113 	andseq	r0, r3, r3, lsl r1
    26b0:	828a0a00 	addhi	r0, sl, #0, 20
    26b4:	18020001 	stmdane	r2, {r0}
    26b8:	00184291 	mulseq	r8, r1, r2
    26bc:	82890b00 	addhi	r0, r9, #0, 22
    26c0:	01110101 	tsteq	r1, r1, lsl #2
    26c4:	00001331 	andeq	r1, r0, r1, lsr r3
    26c8:	0300340c 	movweq	r3, #1036	; 0x40c
    26cc:	3b0b3a0e 	blcc	2d0f0c <__Stack_Size+0x2d0b0c>
    26d0:	3f13490b 	svccc	0x0013490b
    26d4:	00193c19 	andseq	r3, r9, r9, lsl ip
    26d8:	012e0d00 	teqeq	lr, r0, lsl #26
    26dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    26e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    26e4:	13491927 	movtne	r1, #39207	; 0x9927
    26e8:	1301193c 	movwne	r1, #6460	; 0x193c
    26ec:	050e0000 	streq	r0, [lr, #-0]
    26f0:	00134900 	andseq	r4, r3, r0, lsl #18
    26f4:	012e0f00 	teqeq	lr, r0, lsl #30
    26f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    26fc:	0b3b0b3a 	bleq	ec53ec <__Stack_Size+0xec4fec>
    2700:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2704:	01000000 	mrseq	r0, (UNDEF: 0)
    2708:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    270c:	0e030b13 	vmoveq.32	d3[0], r0
    2710:	17550e1b 	smmlane	r5, fp, lr, r0
    2714:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2718:	24020000 	strcs	r0, [r2], #-0
    271c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2720:	000e030b 	andeq	r0, lr, fp, lsl #6
    2724:	00160300 	andseq	r0, r6, r0, lsl #6
    2728:	0b3a0803 	bleq	e8473c <__Stack_Size+0xe8433c>
    272c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2730:	15040000 	strne	r0, [r4, #-0]
    2734:	00192700 	andseq	r2, r9, r0, lsl #14
    2738:	000f0500 	andeq	r0, pc, r0, lsl #10
    273c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2740:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    2744:	03193f01 	tsteq	r9, #1, 30
    2748:	3b0b3a0e 	blcc	2d0f88 <__Stack_Size+0x2d0b88>
    274c:	1119270b 	tstne	r9, fp, lsl #14
    2750:	40061201 	andmi	r1, r6, r1, lsl #4
    2754:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003407 	movweq	r3, #1031	; 0x407
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	08000018 	stmdaeq	r0, {r3, r4}
    276c:	0111010b 	tsteq	r1, fp, lsl #2
    2770:	13010612 	movwne	r0, #5650	; 0x1612
    2774:	34090000 	strcc	r0, [r9], #-0
    2778:	3a0e0300 	bcc	383380 <__Stack_Size+0x382f80>
    277c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2780:	00170213 	andseq	r0, r7, r3, lsl r2
    2784:	82890a00 	addhi	r0, r9, #0, 20
    2788:	01110001 	tsteq	r1, r1
    278c:	00001331 	andeq	r1, r0, r1, lsr r3
    2790:	4900350b 	stmdbmi	r0, {r0, r1, r3, r8, sl, ip, sp}
    2794:	0c000013 	stceq	0, cr0, [r0], {19}
    2798:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    279c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    27a0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27a4:	0000193c 	andeq	r1, r0, ip, lsr r9
    27a8:	0300340d 	movweq	r3, #1037	; 0x40d
    27ac:	3b0b3a0e 	blcc	2d0fec <__Stack_Size+0x2d0bec>
    27b0:	3f13490b 	svccc	0x0013490b
    27b4:	00180219 	andseq	r0, r8, r9, lsl r2
    27b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
    27bc:	0b3a0e03 	bleq	e85fd0 <__Stack_Size+0xe85bd0>
    27c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27c4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    27c8:	010f0000 	mrseq	r0, CPSR
    27cc:	01134901 	tsteq	r3, r1, lsl #18
    27d0:	10000013 	andne	r0, r0, r3, lsl r0
    27d4:	13490021 	movtne	r0, #36897	; 0x9021
    27d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    27dc:	3f002e11 	svccc	0x00002e11
    27e0:	3a0e0319 	bcc	38344c <__Stack_Size+0x38304c>
    27e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    27e8:	3c134919 	ldccc	9, cr4, [r3], {25}
    27ec:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00000597 	muleq	r0, r7, r5
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	011a0002 	tsteq	sl, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0, 10
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0, 10
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	140101f5 	strne	r0, [r1], #-501	; 0x1f5
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     13c:	0101fa03 	tsteq	r1, r3, lsl #20
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01c40205 	biceq	r0, r4, r5, lsl #4
     14c:	87030800 	strhi	r0, [r3, -r0, lsl #16]
     150:	4b130102 	blmi	4c0560 <__Stack_Size+0x4c0160>
     154:	01000602 	tsteq	r0, r2, lsl #12
     158:	02050001 	andeq	r0, r5, #1
     15c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     160:	01028d03 	tsteq	r2, r3, lsl #26
     164:	251b4324 	ldrcs	r4, [fp, #-804]	; 0x324
     168:	2f2f2f29 	svccs	0x002f2f29
     16c:	5d773330 	ldclpl	3, cr3, [r7, #-192]!	; 0xffffff40
     170:	0003026d 	andeq	r0, r3, sp, ror #4
     174:	05000101 	streq	r0, [r0, #-257]	; 0x101
     178:	00000002 	andeq	r0, r0, r2
     17c:	02ae0300 	adceq	r0, lr, #0, 6
     180:	0a021301 	beq	84d8c <__Stack_Size+0x8498c>
     184:	00010100 	andeq	r0, r1, r0, lsl #2
     188:	00000205 	andeq	r0, r0, r5, lsl #4
     18c:	b3030000 	movwlt	r0, #12288	; 0x3000
     190:	2f130102 	svccs	0x00130102
     194:	03901c03 	orrseq	r1, r0, #768	; 0x300
     198:	1e035864 	cdpne	8, 0, cr5, cr3, cr4, {3}
     19c:	0006022e 	andeq	r0, r6, lr, lsr #4
     1a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     1a4:	00022802 	andeq	r2, r2, r2, lsl #16
     1a8:	03810308 	orreq	r0, r1, #8, 6	; 0x20000000
     1ac:	4b262001 	blmi	9881b8 <__Stack_Size+0x987db8>
     1b0:	01040200 	mrseq	r0, R12_usr
     1b4:	0402684b 	streq	r6, [r2], #-2123	; 0x84b
     1b8:	00010100 	andeq	r0, r1, r0, lsl #2
     1bc:	00000205 	andeq	r0, r0, r5, lsl #4
     1c0:	8d030000 	stchi	0, cr0, [r3, #-0]
     1c4:	3a220103 	bcc	8805d8 <__Stack_Size+0x8801d8>
     1c8:	3d755923 	ldclcc	9, cr5, [r5, #-140]!	; 0xffffff74
     1cc:	2d3d5959 	ldccs	9, cr5, [sp, #-356]!	; 0xfffffe9c
     1d0:	01000202 	tsteq	r0, r2, lsl #4
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	08000250 	stmdaeq	r0, {r4, r6, r9}
     1dc:	01039903 	tsteq	r3, r3, lsl #18
     1e0:	01040200 	mrseq	r0, R12_usr
     1e4:	04020030 	streq	r0, [r2], #-48	; 0x30
     1e8:	023e3e03 	eorseq	r3, lr, #3, 28	; 0x30
     1ec:	01010001 	tsteq	r1, r1
     1f0:	62020500 	andvs	r0, r2, #0, 10
     1f4:	03080002 	movweq	r0, #32770	; 0x8002
     1f8:	200103a2 	andcs	r0, r1, r2, lsr #7
     1fc:	2c4d4b23 	mcrrcs	11, 2, r4, sp, cr3
     200:	214b2f3e 	cmpcs	fp, lr, lsr pc
     204:	0002022d 	andeq	r0, r2, sp, lsr #4
     208:	05000101 	streq	r0, [r0, #-257]	; 0x101
     20c:	00029602 	andeq	r9, r2, r2, lsl #12
     210:	03af0308 			; <UNDEFINED> instruction: 0x03af0308
     214:	3d212001 	stccc	0, cr2, [r1, #-4]!
     218:	02022d21 	andeq	r2, r2, #2112	; 0x840
     21c:	00010100 	andeq	r0, r1, r0, lsl #2
     220:	02aa0205 	adceq	r0, sl, #1342177280	; 0x50000000
     224:	b5030800 	strlt	r0, [r3, #-2048]	; 0x800
     228:	21200103 	teqcs	r0, r3, lsl #2
     22c:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     230:	01010002 	tsteq	r1, r2
     234:	00020500 	andeq	r0, r2, r0, lsl #10
     238:	03000000 	movweq	r0, #0
     23c:	220103bc 	andcs	r0, r1, #188, 6	; 0xf0000002
     240:	7559233a 	ldrbvc	r2, [r9, #-826]	; 0x33a
     244:	3d59593d 	ldclcc	9, cr5, [r9, #-244]	; 0xffffff0c
     248:	0002022d 	andeq	r0, r2, sp, lsr #4
     24c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     250:	0002be02 	andeq	fp, r2, r2, lsl #28
     254:	03c90308 	biceq	r0, r9, #8, 6	; 0x20000000
     258:	04020001 	streq	r0, [r2], #-1
     25c:	02003001 	andeq	r3, r0, #1
     260:	3e3e0304 	cdpcc	3, 3, cr0, cr14, cr4, {0}
     264:	01000102 	tsteq	r0, r2, lsl #2
     268:	02050001 	andeq	r0, r5, #1
     26c:	00000000 	andeq	r0, r0, r0
     270:	0103d203 	tsteq	r3, r3, lsl #4
     274:	4d4b2320 	stclmi	3, cr2, [fp, #-128]	; 0xffffff80
     278:	4b2f3e2c 	blmi	bcfb30 <__Stack_Size+0xbcf730>
     27c:	02022d21 	andeq	r2, r2, #2112	; 0x840
     280:	00010100 	andeq	r0, r1, r0, lsl #2
     284:	00000205 	andeq	r0, r0, r5, lsl #4
     288:	df030000 	svcle	0x00030000
     28c:	21200103 	teqcs	r0, r3, lsl #2
     290:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     294:	01010002 	tsteq	r1, r2
     298:	00020500 	andeq	r0, r2, r0, lsl #10
     29c:	03000000 	movweq	r0, #0
     2a0:	200103e5 	andcs	r0, r1, r5, ror #7
     2a4:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     2a8:	01000202 	tsteq	r0, r2, lsl #4
     2ac:	02050001 	andeq	r0, r5, #1
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	0103ec03 	tsteq	r3, r3, lsl #24
     2b8:	06029f13 			; <UNDEFINED> instruction: 0x06029f13
     2bc:	00010100 	andeq	r0, r1, r0, lsl #2
     2c0:	02d00205 	sbcseq	r0, r0, #1342177280	; 0x50000000
     2c4:	f8030800 			; <UNDEFINED> instruction: 0xf8030800
     2c8:	22200103 	eorcs	r0, r0, #-1073741824	; 0xc0000000
     2cc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2d0:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 2d4 <_Minimum_Stack_Size+0x1d4>
     2d4:	05022d21 	streq	r2, [r2, #-3361]	; 0xd21
     2d8:	00010100 	andeq	r0, r1, r0, lsl #2
     2dc:	02fc0205 	rscseq	r0, ip, #1342177280	; 0x50000000
     2e0:	c9030800 	stmdbgt	r3, {fp}
     2e4:	77310107 	ldrvc	r0, [r1, -r7, lsl #2]!
     2e8:	0022211f 	eoreq	r2, r2, pc, lsl r1
     2ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     2f0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     2f4:	063c3c04 	ldrteq	r3, [ip], -r4, lsl #24
     2f8:	01022122 	tsteq	r2, r2, lsr #2
     2fc:	00010100 	andeq	r0, r1, r0, lsl #2
     300:	032a0205 	teqeq	sl, #1342177280	; 0x50000000
     304:	d7030800 	strle	r0, [r3, -r0, lsl #16]
     308:	595c0107 	ldmdbpl	ip, {r0, r1, r2, r8}^
     30c:	02040200 	andeq	r0, r4, #0, 4
     310:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     314:	00010100 	andeq	r0, r1, r0, lsl #2
     318:	03500205 	cmpeq	r0, #1342177280	; 0x50000000
     31c:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
     320:	3f4d0108 	svccc	0x004d0108
     324:	312f2f3d 	teqcc	pc, sp, lsr pc	; <UNPREDICTABLE>
     328:	3025291e 	eorcc	r2, r5, lr, lsl r9
     32c:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!	; 0xffffff78
     330:	3d303f6a 	ldccc	15, cr3, [r0, #-424]!	; 0xfffffe58
     334:	31694d3e 	cmncc	r9, lr, lsr sp
     338:	4d3e3d31 	ldcmi	13, cr3, [lr, #-196]!	; 0xffffff3c
     33c:	08024c6a 	stmdaeq	r2, {r1, r3, r5, r6, sl, fp, lr}
     340:	00010100 	andeq	r0, r1, r0, lsl #2
     344:	04080205 	streq	r0, [r8], #-517	; 0x205
     348:	8b030800 	blhi	c2350 <__Stack_Size+0xc1f50>
     34c:	1b330104 	blne	cc0764 <__Stack_Size+0xcc0364>
     350:	03040200 	movweq	r0, #16896	; 0x4200
     354:	04020026 	streq	r0, [r2], #-38	; 0x26
     358:	03393b03 	teqeq	r9, #3072	; 0xc00
     35c:	2c22200a 	stccs	0, cr2, [r2], #-40	; 0xffffffd8
     360:	251b4b2f 	ldrcs	r4, [fp, #-2863]	; 0xb2f
     364:	01040200 	mrseq	r0, R12_usr
     368:	03200d03 	teqeq	r0, #3, 26	; 0xc0
     36c:	4b496617 	blmi	1259bd0 <__Stack_Size+0x12597d0>
     370:	00331b33 	eorseq	r1, r3, r3, lsr fp
     374:	30030402 	andcc	r0, r3, r2, lsl #8
     378:	03040200 	movweq	r0, #16896	; 0x4200
     37c:	02005157 	andeq	r5, r0, #-1073741803	; 0xc0000015
     380:	58060104 	stmdapl	r6, {r2, r8}
     384:	02040200 	andeq	r0, r4, #0, 4
     388:	035b063c 	cmpeq	fp, #60, 12	; 0x3c00000
     38c:	7803820c 	stmdavc	r3, {r2, r3, r9, pc}
     390:	3e2f3620 	cfmadda32cc	mvax1, mvax3, mvfx15, mvfx0
     394:	03201d03 	teqeq	r0, #3, 26	; 0xc0
     398:	03212e63 	teqeq	r1, #1584	; 0x630
     39c:	4e303c15 	mrcmi	12, 1, r3, cr0, cr5, {0}
     3a0:	2b1b3332 	blcs	6cd070 <__Stack_Size+0x6ccc70>
     3a4:	02002531 	andeq	r2, r0, #205520896	; 0xc400000
     3a8:	00340104 	eorseq	r0, r4, r4, lsl #2
     3ac:	06030402 	streq	r0, [r3], -r2, lsl #8
     3b0:	004d063c 	subeq	r0, sp, ip, lsr r6
     3b4:	92020402 	andls	r0, r2, #33554432	; 0x2000000
     3b8:	02040200 	andeq	r0, r4, #0, 4
     3bc:	04020067 	streq	r0, [r2], #-103	; 0x67
     3c0:	02001f02 	andeq	r1, r0, #2, 30
     3c4:	002f0204 	eoreq	r0, pc, r4, lsl #4
     3c8:	03020402 	movweq	r0, #9218	; 0x2402
     3cc:	02002e7a 	andeq	r2, r0, #1952	; 0x7a0
     3d0:	00340204 	eorseq	r0, r4, r4, lsl #4
     3d4:	3d020402 	cfstrscc	mvf0, [r2, #-8]
     3d8:	4c4a0a03 	mcrrmi	10, 0, r0, sl, cr3
     3dc:	213d232f 	teqcs	sp, pc, lsr #6
     3e0:	422f212d 	eormi	r2, pc, #1073741835	; 0x4000000b
     3e4:	304b4b4b 	subcc	r4, fp, fp, asr #22
     3e8:	7ccd033a 	stclvc	3, cr0, [sp], {58}	; 0x3a
     3ec:	03b5032e 			; <UNDEFINED> instruction: 0x03b5032e
     3f0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     3f4:	03587703 	cmpeq	r8, #786432	; 0xc0000
     3f8:	50214a09 	eorpl	r4, r1, r9, lsl #20
     3fc:	02003f2f 	andeq	r3, r0, #47, 30	; 0xbc
     400:	58060104 	stmdapl	r6, {r2, r8}
     404:	3e314b06 	vaddcc.f64	d4, d1, d6
     408:	660c034d 	strvs	r0, [ip], -sp, asr #6
     40c:	3d323624 	ldccc	6, cr3, [r2, #-144]!	; 0xffffff70
     410:	863e6a30 			; <UNDEFINED> instruction: 0x863e6a30
     414:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     418:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     41c:	2f863d3e 	svccs	0x00863d3e
     420:	01040200 	mrseq	r0, R12_usr
     424:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     428:	59060104 	stmdbpl	r6, {r2, r8}
     42c:	30740903 	rsbscc	r0, r4, r3, lsl #18
     430:	207cc803 	rsbscs	ip, ip, r3, lsl #16
     434:	2e03b803 	cdpcs	8, 0, cr11, cr3, cr3, {0}
     438:	47235080 	strmi	r5, [r3, -r0, lsl #1]!
     43c:	324b3d30 	subcc	r3, fp, #48, 26	; 0xc00
     440:	0402005e 	streq	r0, [r2], #-94	; 0x5e
     444:	00580601 	subseq	r0, r8, r1, lsl #12
     448:	3c020402 	cfstrscc	mvf0, [r2], {2}
     44c:	3d1f3f06 	ldccc	15, cr3, [pc, #-24]	; 43c <__Stack_Size+0x3c>
     450:	4b224b21 	blmi	8930dc <__Stack_Size+0x892cdc>
     454:	01040200 	mrseq	r0, R12_usr
     458:	59062e06 	stmdbpl	r6, {r1, r2, r9, sl, fp, sp}
     45c:	01040200 	mrseq	r0, R12_usr
     460:	04020067 	streq	r0, [r2], #-103	; 0x67
     464:	34026402 	strcc	r6, [r2], #-1026	; 0x402
     468:	212d2116 	teqcs	sp, r6, lsl r1
     46c:	9f686732 	svcls	0x00686732
     470:	4e31675e 	mrcmi	7, 1, r6, cr1, cr14, {2}
     474:	01040200 	mrseq	r0, R12_usr
     478:	4b062e06 	blmi	18bc98 <__Stack_Size+0x18b898>
     47c:	0402003f 	streq	r0, [r2], #-63	; 0x3f
     480:	02003003 	andeq	r3, r0, #3
     484:	3f2d0304 	svccc	0x002d0304
     488:	01001302 	tsteq	r0, r2, lsl #6
     48c:	02050001 	andeq	r0, r5, #1
     490:	08000804 	stmdaeq	r0, {r2, fp}
     494:	01098303 	tsteq	r9, r3, lsl #6
     498:	3e4d3122 	dvfccep	f3, f5, f2
     49c:	2803301e 	stmdacs	r3, {r1, r2, r3, r4, ip, sp}
     4a0:	58130320 	ldmdapl	r3, {r5, r8, r9}
     4a4:	032e7803 	teqeq	lr, #196608	; 0x30000
     4a8:	3f3f4a50 	svccc	0x003f4a50
     4ac:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     4b0:	01040200 	mrseq	r0, R12_usr
     4b4:	003e5c3f 	eorseq	r5, lr, pc, lsr ip
     4b8:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     4bc:	01000902 	tsteq	r0, r2, lsl #18
     4c0:	02050001 	andeq	r0, r5, #1
     4c4:	08000890 	stmdaeq	r0, {r4, r7, fp}
     4c8:	0109d403 	tsteq	r9, r3, lsl #8
     4cc:	262e0b03 	strtcs	r0, [lr], -r3, lsl #22
     4d0:	2e78031f 	mrccs	3, 3, r0, cr8, cr15, {0}
     4d4:	2c212121 	stfcss	f2, [r1], #-132	; 0xffffff7c
     4d8:	32312c2f 	eorscc	r2, r1, #12032	; 0x2f00
     4dc:	342f3a22 	strtcc	r3, [pc], #-2594	; 4e4 <__Stack_Size+0xe4>
     4e0:	2f393429 	svccs	0x00393429
     4e4:	2c342f2f 	ldccs	15, cr2, [r4], #-188	; 0xffffff44
     4e8:	2f2f1e30 	svccs	0x002f1e30
     4ec:	03393131 	teqeq	r9, #1073741836	; 0x4000000c
     4f0:	74032e0d 	strvc	r2, [r3], #-3597	; 0xe0d
     4f4:	032f2f20 	teqeq	pc, #32, 30	; 0x80
     4f8:	74032e19 	strvc	r2, [r3], #-3609	; 0xe19
     4fc:	7a033f2e 	bvc	d01bc <__Stack_Size+0xcfdbc>
     500:	2f2f2f20 	svccs	0x002f2f20
     504:	7a033f34 	bvc	d01dc <__Stack_Size+0xcfddc>
     508:	2f2f2f2e 	svccs	0x002f2f2e
     50c:	2d2c2232 	sfmcs	f2, 4, [ip, #-200]!	; 0xffffff38
     510:	03302f30 	teqeq	r0, #48, 30	; 0xc0
     514:	4f4b4a14 	svcmi	0x004b4a14
     518:	000b024d 	andeq	r0, fp, sp, asr #4
     51c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     520:	00099802 	andeq	r9, r9, r2, lsl #16
     524:	0ab90308 	beq	fee4114c <SCS_BASE+0x1ee3314c>
     528:	200b0301 	andcs	r0, fp, r1, lsl #6
     52c:	7903355d 	stmdbvc	r3, {r0, r2, r3, r4, r6, r8, sl, ip, sp}
     530:	241f3320 	ldrcs	r3, [pc], #-800	; 538 <__Stack_Size+0x138>
     534:	2f2f2f1c 	svccs	0x002f2f1c
     538:	1c24312f 	stfnes	f3, [r4], #-188	; 0xffffff44
     53c:	2f2f2f2f 	svccs	0x002f2f2f
     540:	2f1c2431 	svccs	0x001c2431
     544:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	02302f2f 	eorseq	r2, r0, #47, 30	; 0xbc
     550:	01010002 	tsteq	r1, r2
     554:	14020500 	strne	r0, [r2], #-1280	; 0x500
     558:	0308000a 	movweq	r0, #32778	; 0x800a
     55c:	2201019c 	andcs	r0, r1, #156, 2	; 0x27
     560:	31303131 	teqcc	r0, r1, lsr r1
     564:	3e4c3e4d 	cdpcc	14, 4, cr3, cr12, cr13, {2}
     568:	593c0c03 	ldmdbpl	ip!, {r0, r1, sl, fp}
     56c:	31211f4b 	teqcc	r1, fp, asr #30
     570:	44673f31 	strbtmi	r3, [r7], #-3889	; 0xf31
     574:	4e251b25 	vmulmi.f64	d1, d5, d21
     578:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     57c:	02001b01 	andeq	r1, r0, #1024	; 0x400
     580:	66060204 	strvs	r0, [r6], -r4, lsl #4
     584:	2e120306 	cdpcs	3, 1, cr0, cr2, cr6, {0}
     588:	413d3d22 	teqmi	sp, r2, lsr #26
     58c:	04020022 	streq	r0, [r2], #-34	; 0x22
     590:	2e680301 	cdpcs	3, 6, cr0, cr8, cr1, {0}
     594:	17023e4c 	strne	r3, [r2, -ip, asr #28]
     598:	e0010100 	and	r0, r1, r0, lsl #2
     59c:	02000004 	andeq	r0, r0, #4
     5a0:	00007c00 	andeq	r7, r0, r0, lsl #24
     5a4:	fb010200 	blx	40dae <__Stack_Size+0x409ae>
     5a8:	01000d0e 	tsteq	r0, lr, lsl #26
     5ac:	00010101 	andeq	r0, r1, r1, lsl #2
     5b0:	00010000 	andeq	r0, r1, r0
     5b4:	696c0100 	stmdbvs	ip!, {r8}^
     5b8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5bc:	73000063 	movwvc	r0, #99	; 0x63
     5c0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5c8:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     5cc:	00000063 	andeq	r0, r0, r3, rrx
     5d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5d4:	31663233 	cmncc	r6, r3, lsr r2
     5d8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 5e0 <__Stack_Size+0x1e0>
     5dc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     5e0:	00010068 	andeq	r0, r1, r8, rrx
     5e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5e8:	31663233 	cmncc	r6, r3, lsr r2
     5ec:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 534 <__Stack_Size+0x134>
     5f0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     5f4:	00000100 	andeq	r0, r0, r0, lsl #2
     5f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     600:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     604:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     608:	73000001 	movwvc	r0, #1
     60c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     610:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     614:	6173755f 	cmnvs	r3, pc, asr r5
     618:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     61c:	00000100 	andeq	r0, r0, r0, lsl #2
     620:	02050000 	andeq	r0, r5, #0
     624:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     628:	02012903 	andeq	r2, r1, #49152	; 0xc000
     62c:	01010001 	tsteq	r1, r1
     630:	fa020500 	blx	81a38 <__Stack_Size+0x81638>
     634:	0308000a 	movweq	r0, #32778	; 0x800a
     638:	01020135 	tsteq	r2, r5, lsr r1
     63c:	00010100 	andeq	r0, r1, r0, lsl #2
     640:	0afc0205 	beq	fff00e5c <SCS_BASE+0x1fef2e5c>
     644:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
     648:	01020100 	mrseq	r0, (UNDEF: 18)
     64c:	00010100 	andeq	r0, r1, r0, lsl #2
     650:	0afe0205 	beq	fff80e6c <SCS_BASE+0x1ff72e6c>
     654:	d1030800 	tstle	r3, r0, lsl #16
     658:	01020100 	mrseq	r0, (UNDEF: 18)
     65c:	00010100 	andeq	r0, r1, r0, lsl #2
     660:	0b000205 	bleq	e7c <__Stack_Size+0xa7c>
     664:	de030800 	cdple	8, 0, cr0, cr3, cr0, {0}
     668:	01020100 	mrseq	r0, (UNDEF: 18)
     66c:	00010100 	andeq	r0, r1, r0, lsl #2
     670:	0b020205 	bleq	80e8c <__Stack_Size+0x80a8c>
     674:	eb030800 	bl	c267c <__Stack_Size+0xc227c>
     678:	01020100 	mrseq	r0, (UNDEF: 18)
     67c:	00010100 	andeq	r0, r1, r0, lsl #2
     680:	0b040205 	bleq	100e9c <__Stack_Size+0x100a9c>
     684:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
     688:	01020100 	mrseq	r0, (UNDEF: 18)
     68c:	00010100 	andeq	r0, r1, r0, lsl #2
     690:	0b060205 	bleq	180eac <__Stack_Size+0x180aac>
     694:	81030800 	tsthi	r3, r0, lsl #16
     698:	01020101 	tsteq	r2, r1, lsl #2
     69c:	00010100 	andeq	r0, r1, r0, lsl #2
     6a0:	0b080205 	bleq	200ebc <__Stack_Size+0x200abc>
     6a4:	8c030800 	stchi	8, cr0, [r3], {-0}
     6a8:	3e170101 	mufccs	f0, f7, f1
     6ac:	01000702 	tsteq	r0, r2, lsl #14
     6b0:	02050001 	andeq	r0, r5, #1
     6b4:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     6b8:	01019f03 	tsteq	r1, r3, lsl #30
     6bc:	01000102 	tsteq	r0, r2, lsl #2
     6c0:	02050001 	andeq	r0, r5, #1
     6c4:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     6c8:	0101aa03 	tsteq	r1, r3, lsl #20
     6cc:	01000102 	tsteq	r0, r2, lsl #2
     6d0:	02050001 	andeq	r0, r5, #1
     6d4:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     6d8:	0101b503 	tsteq	r1, r3, lsl #10
     6dc:	01000102 	tsteq	r0, r2, lsl #2
     6e0:	02050001 	andeq	r0, r5, #1
     6e4:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     6e8:	0101c003 	tsteq	r1, r3
     6ec:	01000102 	tsteq	r0, r2, lsl #2
     6f0:	02050001 	andeq	r0, r5, #1
     6f4:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     6f8:	0101cb03 	tsteq	r1, r3, lsl #22
     6fc:	01000102 	tsteq	r0, r2, lsl #2
     700:	02050001 	andeq	r0, r5, #1
     704:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     708:	0101d603 	tsteq	r1, r3, lsl #12
     70c:	01000102 	tsteq	r0, r2, lsl #2
     710:	02050001 	andeq	r0, r5, #1
     714:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     718:	0101e103 	tsteq	r1, r3, lsl #2
     71c:	01000102 	tsteq	r0, r2, lsl #2
     720:	02050001 	andeq	r0, r5, #1
     724:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     728:	0101ec03 	tsteq	r1, r3, lsl #24
     72c:	01000102 	tsteq	r0, r2, lsl #2
     730:	02050001 	andeq	r0, r5, #1
     734:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     738:	0101f703 	tsteq	r1, r3, lsl #14
     73c:	01000102 	tsteq	r0, r2, lsl #2
     740:	02050001 	andeq	r0, r5, #1
     744:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     748:	01028203 	tsteq	r2, r3, lsl #4
     74c:	01000102 	tsteq	r0, r2, lsl #2
     750:	02050001 	andeq	r0, r5, #1
     754:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     758:	01028d03 	tsteq	r2, r3, lsl #26
     75c:	01000102 	tsteq	r0, r2, lsl #2
     760:	02050001 	andeq	r0, r5, #1
     764:	00000000 	andeq	r0, r0, r0
     768:	01029803 	tsteq	r2, r3, lsl #16
     76c:	01000102 	tsteq	r0, r2, lsl #2
     770:	02050001 	andeq	r0, r5, #1
     774:	00000000 	andeq	r0, r0, r0
     778:	0102a303 	tsteq	r2, r3, lsl #6
     77c:	01000102 	tsteq	r0, r2, lsl #2
     780:	02050001 	andeq	r0, r5, #1
     784:	00000000 	andeq	r0, r0, r0
     788:	0102ae03 	tsteq	r2, r3, lsl #28
     78c:	01000102 	tsteq	r0, r2, lsl #2
     790:	02050001 	andeq	r0, r5, #1
     794:	00000000 	andeq	r0, r0, r0
     798:	0102b903 	tsteq	r2, r3, lsl #18
     79c:	01000102 	tsteq	r0, r2, lsl #2
     7a0:	02050001 	andeq	r0, r5, #1
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	0102c403 	tsteq	r2, r3, lsl #8
     7ac:	01000102 	tsteq	r0, r2, lsl #2
     7b0:	02050001 	andeq	r0, r5, #1
     7b4:	00000000 	andeq	r0, r0, r0
     7b8:	0102cf03 	tsteq	r2, r3, lsl #30
     7bc:	01000102 	tsteq	r0, r2, lsl #2
     7c0:	02050001 	andeq	r0, r5, #1
     7c4:	00000000 	andeq	r0, r0, r0
     7c8:	0102da03 	tsteq	r2, r3, lsl #20
     7cc:	01000102 	tsteq	r0, r2, lsl #2
     7d0:	02050001 	andeq	r0, r5, #1
     7d4:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
     7d8:	0102e503 	tsteq	r2, r3, lsl #10
     7dc:	01000102 	tsteq	r0, r2, lsl #2
     7e0:	02050001 	andeq	r0, r5, #1
     7e4:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
     7e8:	0102f103 	tsteq	r2, r3, lsl #2
     7ec:	01000102 	tsteq	r0, r2, lsl #2
     7f0:	02050001 	andeq	r0, r5, #1
     7f4:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
     7f8:	0102fd03 	tsteq	r2, r3, lsl #26
     7fc:	00020213 	andeq	r0, r2, r3, lsl r2
     800:	05000101 	streq	r0, [r0, #-257]	; 0x101
     804:	000b3a02 	andeq	r3, fp, r2, lsl #20
     808:	03890308 	orreq	r0, r9, #8, 6	; 0x20000000
     80c:	00010201 	andeq	r0, r1, r1, lsl #4
     810:	05000101 	streq	r0, [r0, #-257]	; 0x101
     814:	000b3c02 	andeq	r3, fp, r2, lsl #24
     818:	03940308 	orrseq	r0, r4, #8, 6	; 0x20000000
     81c:	00010201 	andeq	r0, r1, r1, lsl #4
     820:	05000101 	streq	r0, [r0, #-257]	; 0x101
     824:	000b3e02 	andeq	r3, fp, r2, lsl #28
     828:	039f0308 	orrseq	r0, pc, #8, 6	; 0x20000000
     82c:	00010201 	andeq	r0, r1, r1, lsl #4
     830:	05000101 	streq	r0, [r0, #-257]	; 0x101
     834:	000b4002 	andeq	r4, fp, r2
     838:	03aa0308 			; <UNDEFINED> instruction: 0x03aa0308
     83c:	00010201 	andeq	r0, r1, r1, lsl #4
     840:	05000101 	streq	r0, [r0, #-257]	; 0x101
     844:	000b4202 	andeq	r4, fp, r2, lsl #4
     848:	03b60308 			; <UNDEFINED> instruction: 0x03b60308
     84c:	00010201 	andeq	r0, r1, r1, lsl #4
     850:	05000101 	streq	r0, [r0, #-257]	; 0x101
     854:	000b4402 	andeq	r4, fp, r2, lsl #8
     858:	03c20308 	biceq	r0, r2, #8, 6	; 0x20000000
     85c:	00010201 	andeq	r0, r1, r1, lsl #4
     860:	05000101 	streq	r0, [r0, #-257]	; 0x101
     864:	000b4602 	andeq	r4, fp, r2, lsl #12
     868:	03cd0308 	biceq	r0, sp, #8, 6	; 0x20000000
     86c:	00010201 	andeq	r0, r1, r1, lsl #4
     870:	05000101 	streq	r0, [r0, #-257]	; 0x101
     874:	000b4802 	andeq	r4, fp, r2, lsl #16
     878:	03dc0308 	bicseq	r0, ip, #8, 6	; 0x20000000
     87c:	5e230101 	sufpls	f0, f3, f1
     880:	0002022c 	andeq	r0, r2, ip, lsr #4
     884:	05000101 	streq	r0, [r0, #-257]	; 0x101
     888:	000b5c02 	andeq	r5, fp, r2, lsl #24
     88c:	03ef0308 	mvneq	r0, #8, 6	; 0x20000000
     890:	00010201 	andeq	r0, r1, r1, lsl #4
     894:	05000101 	streq	r0, [r0, #-257]	; 0x101
     898:	000b5e02 	andeq	r5, fp, r2, lsl #28
     89c:	03fa0308 	mvnseq	r0, #8, 6	; 0x20000000
     8a0:	00010201 	andeq	r0, r1, r1, lsl #4
     8a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8a8:	000b6002 	andeq	r6, fp, r2
     8ac:	04850308 	streq	r0, [r5], #776	; 0x308
     8b0:	00010201 	andeq	r0, r1, r1, lsl #4
     8b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8b8:	000b6202 	andeq	r6, fp, r2, lsl #4
     8bc:	04900308 	ldreq	r0, [r0], #776	; 0x308
     8c0:	00010201 	andeq	r0, r1, r1, lsl #4
     8c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8c8:	000b6402 	andeq	r6, fp, r2, lsl #8
     8cc:	049b0308 	ldreq	r0, [fp], #776	; 0x308
     8d0:	00010201 	andeq	r0, r1, r1, lsl #4
     8d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8d8:	000b6602 	andeq	r6, fp, r2, lsl #12
     8dc:	04a60308 	strteq	r0, [r6], #776	; 0x308
     8e0:	00010201 	andeq	r0, r1, r1, lsl #4
     8e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8e8:	000b6802 	andeq	r6, fp, r2, lsl #16
     8ec:	04b10308 	ldrteq	r0, [r1], #776	; 0x308
     8f0:	00010201 	andeq	r0, r1, r1, lsl #4
     8f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8f8:	000b6a02 	andeq	r6, fp, r2, lsl #20
     8fc:	04bc0308 	ldrteq	r0, [ip], #776	; 0x308
     900:	00010201 	andeq	r0, r1, r1, lsl #4
     904:	05000101 	streq	r0, [r0, #-257]	; 0x101
     908:	000b6c02 	andeq	r6, fp, r2, lsl #24
     90c:	04cd0308 	strbeq	r0, [sp], #776	; 0x308
     910:	67210101 	strvs	r0, [r1, -r1, lsl #2]!
     914:	01001302 	tsteq	r0, r2, lsl #6
     918:	02050001 	andeq	r0, r5, #1
     91c:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     920:	0104dd03 	tsteq	r4, r3, lsl #26
     924:	207a0318 	rsbscs	r0, sl, r8, lsl r3
     928:	0e02d726 	cdpeq	7, 0, cr13, cr2, cr6, {1}
     92c:	00010100 	andeq	r0, r1, r0, lsl #2
     930:	0bdc0205 	bleq	ff70114c <SCS_BASE+0x1f6f314c>
     934:	f3030800 	vsub.i8	d0, d3, d0
     938:	01020104 	tsteq	r2, r4, lsl #2
     93c:	00010100 	andeq	r0, r1, r0, lsl #2
     940:	0bde0205 	bleq	ff78115c <SCS_BASE+0x1f77315c>
     944:	ff030800 			; <UNDEFINED> instruction: 0xff030800
     948:	01020104 	tsteq	r2, r4, lsl #2
     94c:	00010100 	andeq	r0, r1, r0, lsl #2
     950:	0be00205 	bleq	ff80116c <SCS_BASE+0x1f7f316c>
     954:	8a030800 	bhi	c295c <__Stack_Size+0xc255c>
     958:	01020105 	tsteq	r2, r5, lsl #2
     95c:	00010100 	andeq	r0, r1, r0, lsl #2
     960:	0be20205 	bleq	ff88117c <SCS_BASE+0x1f87317c>
     964:	95030800 	strls	r0, [r3, #-2048]	; 0x800
     968:	01020105 	tsteq	r2, r5, lsl #2
     96c:	00010100 	andeq	r0, r1, r0, lsl #2
     970:	0be40205 	bleq	ff90118c <SCS_BASE+0x1f8f318c>
     974:	a0030800 	andge	r0, r3, r0, lsl #16
     978:	01020105 	tsteq	r2, r5, lsl #2
     97c:	00010100 	andeq	r0, r1, r0, lsl #2
     980:	0be60205 	bleq	ff98119c <SCS_BASE+0x1f97319c>
     984:	ac030800 	stcge	8, cr0, [r3], {-0}
     988:	01020105 	tsteq	r2, r5, lsl #2
     98c:	00010100 	andeq	r0, r1, r0, lsl #2
     990:	0be80205 	bleq	ffa011ac <SCS_BASE+0x1f9f31ac>
     994:	b8030800 	stmdalt	r3, {fp}
     998:	01020105 	tsteq	r2, r5, lsl #2
     99c:	00010100 	andeq	r0, r1, r0, lsl #2
     9a0:	0bea0205 	bleq	ffa811bc <SCS_BASE+0x1fa731bc>
     9a4:	c3030800 	movwgt	r0, #14336	; 0x3800
     9a8:	01020105 	tsteq	r2, r5, lsl #2
     9ac:	00010100 	andeq	r0, r1, r0, lsl #2
     9b0:	0bec0205 	bleq	ffb011cc <SCS_BASE+0x1faf31cc>
     9b4:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
     9b8:	01020105 	tsteq	r2, r5, lsl #2
     9bc:	00010100 	andeq	r0, r1, r0, lsl #2
     9c0:	0bee0205 	bleq	ffb811dc <SCS_BASE+0x1fb731dc>
     9c4:	d9030800 	stmdble	r3, {fp}
     9c8:	01020105 	tsteq	r2, r5, lsl #2
     9cc:	00010100 	andeq	r0, r1, r0, lsl #2
     9d0:	0bf00205 	bleq	ffc011ec <SCS_BASE+0x1fbf31ec>
     9d4:	e4030800 	str	r0, [r3], #-2048	; 0x800
     9d8:	01020105 	tsteq	r2, r5, lsl #2
     9dc:	00010100 	andeq	r0, r1, r0, lsl #2
     9e0:	0bf20205 	bleq	ffc811fc <SCS_BASE+0x1fc731fc>
     9e4:	ef030800 	svc	0x00030800
     9e8:	01020105 	tsteq	r2, r5, lsl #2
     9ec:	00010100 	andeq	r0, r1, r0, lsl #2
     9f0:	0bf40205 	bleq	ffd0120c <SCS_BASE+0x1fcf320c>
     9f4:	fa030800 	blx	c29fc <__Stack_Size+0xc25fc>
     9f8:	01020105 	tsteq	r2, r5, lsl #2
     9fc:	00010100 	andeq	r0, r1, r0, lsl #2
     a00:	0bf60205 	bleq	ffd8121c <SCS_BASE+0x1fd7321c>
     a04:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     a08:	01020106 	tsteq	r2, r6, lsl #2
     a0c:	00010100 	andeq	r0, r1, r0, lsl #2
     a10:	0bf80205 	bleq	ffe0122c <SCS_BASE+0x1fdf322c>
     a14:	90030800 	andls	r0, r3, r0, lsl #16
     a18:	01020106 	tsteq	r2, r6, lsl #2
     a1c:	00010100 	andeq	r0, r1, r0, lsl #2
     a20:	0bfa0205 	bleq	ffe8123c <SCS_BASE+0x1fe7323c>
     a24:	9b030800 	blls	c2a2c <__Stack_Size+0xc262c>
     a28:	01020106 	tsteq	r2, r6, lsl #2
     a2c:	00010100 	andeq	r0, r1, r0, lsl #2
     a30:	0bfc0205 	bleq	fff0124c <SCS_BASE+0x1fef324c>
     a34:	a6030800 	strge	r0, [r3], -r0, lsl #16
     a38:	01020106 	tsteq	r2, r6, lsl #2
     a3c:	00010100 	andeq	r0, r1, r0, lsl #2
     a40:	0bfe0205 	bleq	fff8125c <SCS_BASE+0x1ff7325c>
     a44:	b1030800 	tstlt	r3, r0, lsl #16
     a48:	01020106 	tsteq	r2, r6, lsl #2
     a4c:	00010100 	andeq	r0, r1, r0, lsl #2
     a50:	0c000205 	sfmeq	f0, 4, [r0], {5}
     a54:	bc030800 	stclt	8, cr0, [r3], {-0}
     a58:	01020106 	tsteq	r2, r6, lsl #2
     a5c:	00010100 	andeq	r0, r1, r0, lsl #2
     a60:	0c020205 	sfmeq	f0, 4, [r2], {5}
     a64:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
     a68:	01020106 	tsteq	r2, r6, lsl #2
     a6c:	00010100 	andeq	r0, r1, r0, lsl #2
     a70:	0c040205 	sfmeq	f0, 4, [r4], {5}
     a74:	d3030800 	movwle	r0, #14336	; 0x3800
     a78:	01020106 	tsteq	r2, r6, lsl #2
     a7c:	43010100 	movwmi	r0, #4352	; 0x1100
     a80:	02000000 	andeq	r0, r0, #0
     a84:	00003d00 	andeq	r3, r0, r0, lsl #26
     a88:	fb010200 	blx	41292 <__Stack_Size+0x40e92>
     a8c:	01000d0e 	tsteq	r0, lr, lsl #26
     a90:	00010101 	andeq	r0, r1, r1, lsl #2
     a94:	00010000 	andeq	r0, r1, r0
     a98:	696c0100 	stmdbvs	ip!, {r8}^
     a9c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     aa0:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     aa4:	645f6273 	ldrbvs	r6, [pc], #-627	; aac <__Stack_Size+0x6ac>
     aa8:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     aac:	00000063 	andeq	r0, r0, r3, rrx
     ab0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     ab4:	31663233 	cmncc	r6, r3, lsr r2
     ab8:	745f7830 	ldrbvc	r7, [pc], #-2096	; ac0 <__Stack_Size+0x6c0>
     abc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     ac0:	00010068 	andeq	r0, r1, r8, rrx
     ac4:	01610000 	cmneq	r1, r0
     ac8:	00020000 	andeq	r0, r2, r0
     acc:	0000008c 	andeq	r0, r0, ip, lsl #1
     ad0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     ad4:	0101000d 	tsteq	r1, sp
     ad8:	00000101 	andeq	r0, r0, r1, lsl #2
     adc:	00000100 	andeq	r0, r0, r0, lsl #2
     ae0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     ae4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ae8:	62696c00 	rsbvs	r6, r9, #0, 24
     aec:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     af0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     af4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     af8:	00002e00 	andeq	r2, r0, r0, lsl #28
     afc:	5f627375 	svcpl	0x00627375
     b00:	70646e65 	rsbvc	r6, r4, r5, ror #28
     b04:	0000632e 	andeq	r6, r0, lr, lsr #6
     b08:	74730000 	ldrbtvc	r0, [r3], #-0
     b0c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b10:	5f783031 	svcpl	0x00783031
     b14:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     b18:	0100682e 	tsteq	r0, lr, lsr #16
     b1c:	74730000 	ldrbtvc	r0, [r3], #-0
     b20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b24:	5f783031 	svcpl	0x00783031
     b28:	73616c66 	cmnvc	r1, #26112	; 0x6600
     b2c:	00682e68 	rsbeq	r2, r8, r8, ror #28
     b30:	75000001 	strvc	r0, [r0, #-1]
     b34:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     b38:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     b3c:	00000200 	andeq	r0, r0, r0, lsl #4
     b40:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     b44:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     b48:	00030068 	andeq	r0, r3, r8, rrx
     b4c:	62737500 	rsbsvs	r7, r3, #0, 10
     b50:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     b54:	00682e73 	rsbeq	r2, r8, r3, ror lr
     b58:	00000002 	andeq	r0, r0, r2
     b5c:	08020500 	stmdaeq	r2, {r8, sl}
     b60:	0308000c 	movweq	r0, #32780	; 0x800c
     b64:	140100c1 	strne	r0, [r1], #-193	; 0xc1
     b68:	01000602 	tsteq	r0, r2, lsl #12
     b6c:	02050001 	andeq	r0, r5, #1
     b70:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     b74:	0100f503 	tsteq	r0, r3, lsl #10
     b78:	207a0334 	rsbscs	r0, sl, r4, lsr r3
     b7c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     b80:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     b84:	005a2326 	subseq	r2, sl, r6, lsr #6
     b88:	06010402 	streq	r0, [r1], -r2, lsl #8
     b8c:	08360620 	ldmdaeq	r6!, {r5, r9, sl}
     b90:	301e764b 	andscc	r7, lr, fp, asr #12
     b94:	3d4c325a 	sfmcc	f3, 2, [ip, #-360]	; 0xfffffe98
     b98:	02004c23 	andeq	r4, r0, #8960	; 0x2300
     b9c:	00310204 	eorseq	r0, r1, r4, lsl #4
     ba0:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
     ba4:	02040200 	andeq	r0, r4, #0, 4
     ba8:	0402001e 	streq	r0, [r2], #-30
     bac:	02003002 	andeq	r3, r0, #2
     bb0:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
     bb4:	04020082 	streq	r0, [r2], #-130	; 0x82
     bb8:	201e0302 	andscs	r0, lr, r2, lsl #6
     bbc:	02040200 	andeq	r0, r4, #0, 4
     bc0:	003c6203 	eorseq	r6, ip, r3, lsl #4
     bc4:	03020402 	movweq	r0, #9218	; 0x2402
     bc8:	0200201e 	andeq	r2, r0, #30
     bcc:	00300204 	eorseq	r0, r0, r4, lsl #4
     bd0:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
     bd4:	02040200 	andeq	r0, r4, #0, 4
     bd8:	4d304e22 	ldcmi	14, cr4, [r0, #-136]!	; 0xffffff78
     bdc:	301e1e4c 	andscc	r1, lr, ip, asr #28
     be0:	2009031e 	andcs	r0, r9, lr, lsl r3
     be4:	01001402 	tsteq	r0, r2, lsl #8
     be8:	02050001 	andeq	r0, r5, #1
     bec:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
     bf0:	0100d903 	tsteq	r0, r3, lsl #18
     bf4:	4a090323 	bmi	241888 <__Stack_Size+0x241488>
     bf8:	03207703 	teqeq	r0, #786432	; 0xc0000
     bfc:	77032009 	strvc	r2, [r3, -r9]
     c00:	20090320 	andcs	r0, r9, r0, lsr #6
     c04:	03207703 	teqeq	r0, #786432	; 0xc0000
     c08:	2f212e09 	svccs	0x00212e09
     c0c:	7a03265b 	bvc	ca580 <__Stack_Size+0xca180>
     c10:	022ca620 	eoreq	sl, ip, #32, 12	; 0x2000000
     c14:	0101000c 	tsteq	r1, ip
     c18:	00020500 	andeq	r0, r2, r0, lsl #10
     c1c:	03000000 	movweq	r0, #0
     c20:	150101be 	strne	r0, [r1, #-446]	; 0x1be
     c24:	07025b4c 	streq	r5, [r2, -ip, asr #22]
     c28:	8e010100 	adfhis	f0, f1, f0
     c2c:	02000000 	andeq	r0, r0, #0
     c30:	00006800 	andeq	r6, r0, r0, lsl #16
     c34:	fb010200 	blx	4143e <__Stack_Size+0x4103e>
     c38:	01000d0e 	tsteq	r0, lr, lsl #26
     c3c:	00010101 	andeq	r0, r1, r1, lsl #2
     c40:	00010000 	andeq	r0, r1, r0
     c44:	696c0100 	stmdbvs	ip!, {r8}^
     c48:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c4c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     c50:	53552f62 	cmppl	r5, #392	; 0x188
     c54:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     c58:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c5c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     c60:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c64:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
     c68:	00000063 	andeq	r0, r0, r3, rrx
     c6c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c70:	31663233 	cmncc	r6, r3, lsr r2
     c74:	745f7830 	ldrbvc	r7, [pc], #-2096	; c7c <__Stack_Size+0x87c>
     c78:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c7c:	00010068 	andeq	r0, r1, r8, rrx
     c80:	62737500 	rsbsvs	r7, r3, #0, 10
     c84:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     c88:	00682e65 	rsbeq	r2, r8, r5, ror #28
     c8c:	75000002 	strvc	r0, [r0, #-2]
     c90:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c94:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     c98:	00000200 	andeq	r0, r0, r0, lsl #4
     c9c:	02050000 	andeq	r0, r5, #0
     ca0:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     ca4:	22013e03 	andcs	r3, r1, #3, 28	; 0x30
     ca8:	1f2f435b 	svcne	0x002f435b
     cac:	09035021 	stmdbeq	r3, {r0, r5, ip, lr}
     cb0:	3d44344a 	cfstrdcc	mvd3, [r4, #-296]	; 0xfffffed8
     cb4:	36503543 	ldrbcc	r3, [r0], -r3, asr #10
     cb8:	01000e02 	tsteq	r0, r2, lsl #28
     cbc:	00020f01 	andeq	r0, r2, r1, lsl #30
     cc0:	ba000200 	blt	14c8 <__Stack_Size+0x10c8>
     cc4:	02000000 	andeq	r0, r0, #0
     cc8:	0d0efb01 	vstreq	d15, [lr, #-4]
     ccc:	01010100 	mrseq	r0, (UNDEF: 17)
     cd0:	00000001 	andeq	r0, r0, r1
     cd4:	01000001 	tsteq	r0, r1
     cd8:	2f62696c 	svccs	0x0062696c
     cdc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ce0:	2f62696c 	svccs	0x0062696c
     ce4:	5f425355 	svcpl	0x00425355
     ce8:	2f62696c 	svccs	0x0062696c
     cec:	00636e69 	rsbeq	r6, r3, r9, ror #28
     cf0:	62737500 	rsbsvs	r7, r3, #0, 10
     cf4:	6f72705f 	svcvs	0x0072705f
     cf8:	00632e70 	rsbeq	r2, r3, r0, ror lr
     cfc:	73000000 	movwvc	r0, #0
     d00:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     d04:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d08:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     d0c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d10:	75000001 	strvc	r0, [r0, #-1]
     d14:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     d18:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     d1c:	00020068 	andeq	r0, r2, r8, rrx
     d20:	62737500 	rsbsvs	r7, r3, #0, 10
     d24:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
     d28:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d2c:	73750000 	cmnvc	r5, #0
     d30:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
     d34:	682e706f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     d40:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d44:	00000068 	andeq	r0, r0, r8, rrx
     d48:	62737500 	rsbsvs	r7, r3, #0, 10
     d4c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     d50:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d54:	75000002 	strvc	r0, [r0, #-2]
     d58:	645f6273 	ldrbvs	r6, [pc], #-627	; d60 <__Stack_Size+0x960>
     d5c:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     d60:	00000068 	andeq	r0, r0, r8, rrx
     d64:	62737500 	rsbsvs	r7, r3, #0, 10
     d68:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     d6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d70:	73750000 	cmnvc	r5, #0
     d74:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     d78:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     d7c:	00000200 	andeq	r0, r0, r0, lsl #4
     d80:	02050000 	andeq	r0, r5, #0
     d84:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     d88:	0101c903 	tsteq	r1, r3, lsl #18
     d8c:	09023f15 	stmdbeq	r2, {r0, r2, r4, r8, r9, sl, fp, ip, sp}
     d90:	00010100 	andeq	r0, r1, r0, lsl #2
     d94:	0df80205 	lfmeq	f0, 2, [r8, #20]!
     d98:	db030800 	blle	c2da0 <__Stack_Size+0xc29a0>
     d9c:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
     da0:	01010006 	tsteq	r1, r6
     da4:	04020500 	streq	r0, [r2], #-1280	; 0x500
     da8:	0308000e 	movweq	r0, #32782	; 0x800e
     dac:	130101e8 	movwne	r0, #4584	; 0x11e8
     db0:	00070241 	andeq	r0, r7, r1, asr #4
     db4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     db8:	000e1802 	andeq	r1, lr, r2, lsl #16
     dbc:	01fb0308 	mvnseq	r0, r8, lsl #6
     dc0:	00010201 	andeq	r0, r1, r1, lsl #4
     dc4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     dc8:	000e1c02 	andeq	r1, lr, r2, lsl #24
     dcc:	02880308 	addeq	r0, r8, #8, 6	; 0x20000000
     dd0:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
     dd4:	03222720 	teqeq	r2, #32, 14	; 0x800000
     dd8:	75037410 	strvc	r7, [r3, #-1040]	; 0x410
     ddc:	1c24302e 	stcne	0, cr3, [r4], #-184	; 0xffffff48
     de0:	4f301c32 	svcmi	0x00301c32
     de4:	032e7403 	teqeq	lr, #50331648	; 0x3000000
     de8:	1f212011 	svcne	0x00212011
     dec:	21211e22 	teqcs	r1, r2, lsr #28
     df0:	0a022121 	beq	8927c <__Stack_Size+0x88e7c>
     df4:	00010100 	andeq	r0, r1, r0, lsl #2
     df8:	0e780205 	cdpeq	2, 7, cr0, cr8, cr5, {0}
     dfc:	b4030800 	strlt	r0, [r3], #-2048	; 0x800
     e00:	12030102 	andne	r0, r3, #-2147483648	; 0x80000000
     e04:	523e7601 	eorspl	r7, lr, #1048576	; 0x100000
     e08:	00030221 	andeq	r0, r3, r1, lsr #4
     e0c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e10:	000e9c02 	andeq	r9, lr, r2, lsl #24
     e14:	038e0308 	orreq	r0, lr, #8, 6	; 0x20000000
     e18:	24241401 	strtcs	r1, [r4], #-1025	; 0x401
     e1c:	274a7a03 	strbcs	r7, [sl, -r3, lsl #20]
     e20:	01000102 	tsteq	r0, r2, lsl #2
     e24:	02050001 	andeq	r0, r5, #1
     e28:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     e2c:	0103a303 	tsteq	r3, r3, lsl #6
     e30:	22010e03 	andcs	r0, r1, #3, 28	; 0x30
     e34:	0221224b 	eoreq	r2, r1, #-1342177276	; 0xb0000004
     e38:	01010005 	tsteq	r1, r5
     e3c:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
     e40:	0308000e 	movweq	r0, #32782	; 0x800e
     e44:	160103c1 	strne	r0, [r1], -r1, asr #7
     e48:	4b224c4c 	blmi	893f80 <__Stack_Size+0x893b80>
     e4c:	07022123 	streq	r2, [r2, -r3, lsr #2]
     e50:	00010100 	andeq	r0, r1, r0, lsl #2
     e54:	0ef00205 	cdpeq	2, 15, cr0, cr0, cr5, {0}
     e58:	ea030800 	b	c2e60 <__Stack_Size+0xc2a60>
     e5c:	30240100 	eorcc	r0, r4, r0, lsl #2
     e60:	0230314d 	eorseq	r3, r0, #1073741843	; 0x40000013
     e64:	01010007 	tsteq	r1, r7
     e68:	14020500 	strne	r0, [r2], #-1280	; 0x500
     e6c:	0308000f 	movweq	r0, #32783	; 0x800f
     e70:	14010184 	strne	r0, [r1], #-388	; 0x184
     e74:	1b231d23 	blne	8c8308 <__Stack_Size+0x8c7f08>
     e78:	261d2322 	ldrcs	r2, [sp], -r2, lsr #6
     e7c:	3f200f03 	svccc	0x00200f03
     e80:	4b4b4b59 	blmi	12d3bec <__Stack_Size+0x12d37ec>
     e84:	4b3f673d 	blmi	fdab80 <__Stack_Size+0xfda780>
     e88:	594d4b4b 	stmdbpl	sp, {r0, r1, r3, r6, r8, r9, fp, lr}^
     e8c:	4b4d4b59 	blmi	1353bf8 <__Stack_Size+0x13537f8>
     e90:	4d594b59 	vldrmi	d20, [r9, #-356]	; 0xfffffe9c
     e94:	000c023f 	andeq	r0, ip, pc, lsr r2
     e98:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e9c:	000ff402 	andeq	pc, pc, r2, lsl #8
     ea0:	02dd0308 	sbcseq	r0, sp, #8, 6	; 0x20000000
     ea4:	06021401 	streq	r1, [r2], -r1, lsl #8
     ea8:	00010100 	andeq	r0, r1, r0, lsl #2
     eac:	10000205 	andne	r0, r0, r5, lsl #4
     eb0:	ea030800 	b	c2eb8 <__Stack_Size+0xc2ab8>
     eb4:	02140102 	andseq	r0, r4, #-2147483648	; 0x80000000
     eb8:	01010006 	tsteq	r1, r6
     ebc:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
     ec0:	03080010 	movweq	r0, #32784	; 0x8010
     ec4:	140102f7 	strne	r0, [r1], #-759	; 0x2f7
     ec8:	025a343d 	subseq	r3, sl, #1023410176	; 0x3d000000
     ecc:	01010006 	tsteq	r1, r6
     ed0:	00000183 	andeq	r0, r0, r3, lsl #3
     ed4:	00c50002 	sbceq	r0, r5, r2
     ed8:	01020000 	mrseq	r0, (UNDEF: 2)
     edc:	000d0efb 	strdeq	r0, [sp], -fp
     ee0:	01010101 	tsteq	r1, r1, lsl #2
     ee4:	01000000 	mrseq	r0, (UNDEF: 0)
     ee8:	6c010000 	stcvs	0, cr0, [r1], {-0}
     eec:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     ef0:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     ef4:	552f6269 	strpl	r6, [pc, #-617]!	; c93 <__Stack_Size+0x893>
     ef8:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     efc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     f00:	0000636e 	andeq	r6, r0, lr, ror #6
     f04:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f08:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f0c:	00000063 	andeq	r0, r0, r3, rrx
     f10:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f14:	31663233 	cmncc	r6, r3, lsr r2
     f18:	745f7830 	ldrbvc	r7, [pc], #-2096	; f20 <__Stack_Size+0xb20>
     f1c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f20:	00010068 	andeq	r0, r1, r8, rrx
     f24:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f28:	31663233 	cmncc	r6, r3, lsr r2
     f2c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; e74 <__Stack_Size+0xa74>
     f30:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     f34:	00000100 	andeq	r0, r0, r0, lsl #2
     f38:	5f627375 	svcpl	0x00627375
     f3c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
     f40:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f44:	53550000 	cmppl	r5, #0
     f48:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     f4c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f50:	75000000 	strvc	r0, [r0, #-0]
     f54:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     f58:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f5c:	00020068 	andeq	r0, r2, r8, rrx
     f60:	62737500 	rsbsvs	r7, r3, #0, 10
     f64:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     f68:	00682e63 	rsbeq	r2, r8, r3, ror #28
     f6c:	73000000 	movwvc	r0, #0
     f70:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f78:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     f7c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     f80:	75000001 	strvc	r0, [r0, #-1]
     f84:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; dc0 <__Stack_Size+0x9c0>
     f88:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
     f8c:	00000200 	andeq	r0, r0, r0, lsl #4
     f90:	5f627375 	svcpl	0x00627375
     f94:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     f98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f9c:	00000000 	andeq	r0, r0, r0
     fa0:	102c0205 	eorne	r0, ip, r5, lsl #4
     fa4:	f3030800 	vsub.i8	d0, d3, d0
     fa8:	00230102 	eoreq	r0, r3, r2, lsl #2
     fac:	06010402 	streq	r0, [r1], -r2, lsl #8
     fb0:	303e0620 	eorscc	r0, lr, r0, lsr #12
     fb4:	223a4132 	eorscs	r4, sl, #-2147483636	; 0x8000000c
     fb8:	0001023e 	andeq	r0, r1, lr, lsr r2
     fbc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     fc0:	00105402 	andseq	r5, r0, r2, lsl #8
     fc4:	01270308 	teqeq	r7, r8, lsl #6
     fc8:	20028303 	andcs	r8, r2, r3, lsl #6
     fcc:	587e8603 	ldmdapl	lr!, {r0, r1, r9, sl, pc}^
     fd0:	1c241e42 	stcne	14, cr1, [r4], #-264	; 0xfffffef8
     fd4:	243d2222 	ldrtcs	r2, [sp], #-546	; 0x222
     fd8:	01000a02 	tsteq	r0, r2, lsl #20
     fdc:	02050001 	andeq	r0, r5, #1
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	0100da03 	tsteq	r0, r3, lsl #20
     fe8:	00020213 	andeq	r0, r2, r3, lsl r2
     fec:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ff0:	00108c02 	andseq	r8, r0, r2, lsl #24
     ff4:	02a60308 	adceq	r0, r6, #8, 6	; 0x20000000
     ff8:	5d231301 	stcpl	3, cr1, [r3, #-4]!
     ffc:	01000802 	tsteq	r0, r2, lsl #16
    1000:	02050001 	andeq	r0, r5, #1
    1004:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    1008:	0100c703 	tsteq	r0, r3, lsl #14
    100c:	3e3e3e23 	cdpcc	14, 3, cr3, cr14, cr3, {1}
    1010:	00060235 	andeq	r0, r6, r5, lsr r2
    1014:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1018:	0010cc02 	andseq	ip, r0, r2, lsl #24
    101c:	00df0308 	sbcseq	r0, pc, r8, lsl #6
    1020:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1024:	00010100 	andeq	r0, r1, r0, lsl #2
    1028:	10d00205 	sbcsne	r0, r0, r5, lsl #4
    102c:	bb030800 	bllt	c3034 <__Stack_Size+0xc2c34>
    1030:	1d150102 	ldfnes	f0, [r5, #-8]
    1034:	32212123 	eorcc	r2, r1, #-1073741816	; 0xc0000008
    1038:	2b234b30 	blcs	8d3d00 <__Stack_Size+0x8d3900>
    103c:	01000b02 	tsteq	r0, r2, lsl #22
    1040:	02050001 	andeq	r0, r5, #1
    1044:	08001104 	stmdaeq	r0, {r2, r8, ip}
    1048:	0102dd03 	tsteq	r2, r3, lsl #26
    104c:	593e4020 	ldmdbpl	lr!, {r5, lr}
    1050:	02023e4b 	andeq	r3, r2, #1200	; 0x4b0
    1054:	0e010100 	adfeqs	f0, f1, f0
    1058:	02000003 	andeq	r0, r0, #3
    105c:	00007400 	andeq	r7, r0, r0, lsl #8
    1060:	fb010200 	blx	4186a <__Stack_Size+0x4146a>
    1064:	01000d0e 	tsteq	r0, lr, lsl #26
    1068:	00010101 	andeq	r0, r1, r1, lsl #2
    106c:	00010000 	andeq	r0, r1, r0
    1070:	696c0100 	stmdbvs	ip!, {r8}^
    1074:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1078:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    107c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1080:	73000063 	movwvc	r0, #99	; 0x63
    1084:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1088:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    108c:	616c665f 	cmnvs	ip, pc, asr r6
    1090:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1094:	00000100 	andeq	r0, r0, r0, lsl #2
    1098:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    109c:	30316632 	eorscc	r6, r1, r2, lsr r6
    10a0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10a4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    10a8:	00000200 	andeq	r0, r0, r0, lsl #4
    10ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10b0:	30316632 	eorscc	r6, r1, r2, lsr r6
    10b4:	616d5f78 	smcvs	54776	; 0xd5f8
    10b8:	00682e70 	rsbeq	r2, r8, r0, ror lr
    10bc:	73000002 	movwvc	r0, #2
    10c0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10c8:	616c665f 	cmnvs	ip, pc, asr r6
    10cc:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
    10d0:	00000200 	andeq	r0, r0, r0, lsl #4
    10d4:	02050000 	andeq	r0, r5, #0
    10d8:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
    10dc:	0100d603 	tsteq	r0, r3, lsl #12
    10e0:	07025917 	smladeq	r2, r7, r9, r5
    10e4:	00010100 	andeq	r0, r1, r0, lsl #2
    10e8:	00000205 	andeq	r0, r0, r5, lsl #4
    10ec:	ea030000 	b	c10f4 <__Stack_Size+0xc0cf4>
    10f0:	59170100 	ldmdbpl	r7, {r8}
    10f4:	01000702 	tsteq	r0, r2, lsl #14
    10f8:	02050001 	andeq	r0, r5, #1
    10fc:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
    1100:	0100fe03 	tsteq	r0, r3, lsl #28
    1104:	07025917 	smladeq	r2, r7, r9, r5
    1108:	00010100 	andeq	r0, r1, r0, lsl #2
    110c:	11600205 	cmnne	r0, r5, lsl #4
    1110:	90030800 	andls	r0, r3, r0, lsl #16
    1114:	3d140101 	ldfccs	f0, [r4, #-4]
    1118:	01000902 	tsteq	r0, r2, lsl #18
    111c:	02050001 	andeq	r0, r5, #1
    1120:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    1124:	01019e03 	tsteq	r1, r3, lsl #28
    1128:	00080214 	andeq	r0, r8, r4, lsl r2
    112c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1130:	00000002 	andeq	r0, r0, r2
    1134:	05960300 	ldreq	r0, [r6, #768]	; 0x300
    1138:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    113c:	01010004 	tsteq	r1, r4
    1140:	00020500 	andeq	r0, r2, r0, lsl #10
    1144:	03000000 	movweq	r0, #0
    1148:	140105a3 	strne	r0, [r1], #-1443	; 0x5a3
    114c:	0004022f 	andeq	r0, r4, pc, lsr #4
    1150:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1154:	00000002 	andeq	r0, r0, r2
    1158:	05b10300 	ldreq	r0, [r1, #768]!	; 0x300
    115c:	09031501 	stmdbeq	r3, {r0, r8, sl, ip}
    1160:	0006022e 	andeq	r0, r6, lr, lsr #4
    1164:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1168:	00000002 	andeq	r0, r0, r2
    116c:	05c70300 	strbeq	r0, [r7, #768]	; 0x300
    1170:	0a031501 	beq	c657c <__Stack_Size+0xc617c>
    1174:	0006022e 	andeq	r0, r6, lr, lsr #4
    1178:	05000101 	streq	r0, [r0, #-257]	; 0x101
    117c:	00000002 	andeq	r0, r0, r2
    1180:	05e20300 	strbeq	r0, [r2, #768]!	; 0x300
    1184:	231d2801 	tstcs	sp, #65536	; 0x10000
    1188:	00070233 	andeq	r0, r7, r3, lsr r2
    118c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1190:	00000002 	andeq	r0, r0, r2
    1194:	06810300 	streq	r0, [r1], r0, lsl #6
    1198:	263e1801 	ldrtcs	r1, [lr], -r1, lsl #16
    119c:	10032941 	andne	r2, r3, r1, asr #18
    11a0:	0004023c 	andeq	r0, r4, ip, lsr r2
    11a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11a8:	00118802 	andseq	r8, r1, r2, lsl #16
    11ac:	06ae0308 	strteq	r0, [lr], r8, lsl #6
    11b0:	06021701 	streq	r1, [r2], -r1, lsl #14
    11b4:	00010100 	andeq	r0, r1, r0, lsl #2
    11b8:	11940205 	orrsne	r0, r4, r5, lsl #4
    11bc:	bf030800 	svclt	0x00030800
    11c0:	50150106 	andspl	r0, r5, r6, lsl #2
    11c4:	70034242 	andvc	r4, r3, r2, asr #4
    11c8:	1003344a 	andne	r3, r3, sl, asr #8
    11cc:	00030220 	andeq	r0, r3, r0, lsr #4
    11d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11d4:	0011bc02 	andseq	fp, r1, r2, lsl #24
    11d8:	06e60308 	strbteq	r0, [r6], r8, lsl #6
    11dc:	31242001 	teqcc	r4, r1
    11e0:	01040200 	mrseq	r0, R12_usr
    11e4:	03062e06 	movweq	r2, #28166	; 0x6e06
    11e8:	03302019 	teqeq	r0, #25
    11ec:	332f7468 	teqcc	pc, #104, 8	; 0x68000000
    11f0:	0002025d 	andeq	r0, r2, sp, asr r2
    11f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11f8:	0011f402 	andseq	pc, r1, r2, lsl #8
    11fc:	01ad0308 			; <UNDEFINED> instruction: 0x01ad0308
    1200:	4c272001 	stcmi	0, cr2, [r7], #-4
    1204:	4b292531 	blmi	a4a6d0 <__Stack_Size+0xa4a2d0>
    1208:	23304d21 	teqcs	r0, #2112	; 0x840
    120c:	0003026b 	andeq	r0, r3, fp, ror #4
    1210:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1214:	00000002 	andeq	r0, r0, r2
    1218:	01d40300 	bicseq	r0, r4, r0, lsl #6
    121c:	314c2401 	cmpcc	ip, r1, lsl #8
    1220:	4d4b2a24 	vstrmi	s5, [fp, #-144]	; 0xffffff70
    1224:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    1228:	01010003 	tsteq	r1, r3
    122c:	00020500 	andeq	r0, r2, r0, lsl #10
    1230:	03000000 	movweq	r0, #0
    1234:	240101f7 	strcs	r0, [r1], #-503	; 0x1f7
    1238:	0336314c 	teqeq	r6, #76, 2
    123c:	3f212e78 	svccc	0x00212e78
    1240:	31304d4b 	teqcc	r0, fp, asr #26
    1244:	033c0903 	teqeq	ip, #49152	; 0xc000
    1248:	23312077 	teqcs	r1, #119	; 0x77
    124c:	03313f1d 	teqeq	r1, #29, 30	; 0x74
    1250:	6c232e0a 	stcvs	14, cr2, [r3], #-40	; 0xffffffd8
    1254:	01000702 	tsteq	r0, r2, lsl #14
    1258:	02050001 	andeq	r0, r5, #1
    125c:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
    1260:	0102b603 	tsteq	r2, r3, lsl #12
    1264:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    1268:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
    126c:	314c1b25 	cmpcc	ip, r5, lsr #22
    1270:	03313230 	teqeq	r1, #48, 4
    1274:	6c233c0a 	stcvs	12, cr3, [r3], #-40	; 0xffffffd8
    1278:	01000402 	tsteq	r0, r2, lsl #8
    127c:	02050001 	andeq	r0, r5, #1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	0102f103 	tsteq	r2, r3, lsl #2
    1288:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    128c:	31302720 	teqcc	r0, r0, lsr #14
    1290:	224c1c24 	subcs	r1, ip, #36, 24	; 0x2400
    1294:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    1298:	01010004 	tsteq	r1, r4
    129c:	00020500 	andeq	r0, r2, r0, lsl #10
    12a0:	03000000 	movweq	r0, #0
    12a4:	20010399 	mulcs	r1, r9, r3
    12a8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    12ac:	33313026 	teqcc	r1, #38	; 0x26
    12b0:	243f211b 	ldrtcs	r2, [pc], #-283	; 12b8 <__Stack_Size+0xeb8>
    12b4:	30233d1c 	eorcc	r3, r3, ip, lsl sp
    12b8:	06026b23 	streq	r6, [r2], -r3, lsr #22
    12bc:	00010100 	andeq	r0, r1, r0, lsl #2
    12c0:	00000205 	andeq	r0, r0, r5, lsl #4
    12c4:	ca030000 	bgt	c12cc <__Stack_Size+0xc0ecc>
    12c8:	03200103 	teqeq	r0, #-1073741824	; 0xc0000000
    12cc:	033e200f 	teqeq	lr, #15
    12d0:	0c032e77 	stceq	14, cr2, [r3], {119}	; 0x77
    12d4:	2e750320 	cdpcs	3, 7, cr0, cr5, cr0, {1}
    12d8:	21200b03 	teqcs	r0, r3, lsl #22
    12dc:	3e1e223d 	mrccc	2, 0, r2, cr14, cr13, {1}
    12e0:	03207203 	teqeq	r0, #805306368	; 0x30000000
    12e4:	23372e15 	teqcs	r7, #336	; 0x150
    12e8:	3e30231d 	mrccc	3, 1, r2, cr0, cr13, {0}
    12ec:	03206903 	teqeq	r0, #49152	; 0xc000
    12f0:	3f232017 	svccc	0x00232017
    12f4:	032e6403 	teqeq	lr, #50331648	; 0x3000000
    12f8:	03302e1c 	teqeq	r0, #28, 28	; 0x1c0
    12fc:	1e032062 	cdpne	0, 0, cr2, cr3, cr2, {3}
    1300:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    1304:	23032e5d 	movwcs	r2, #15965	; 0x3e5d
    1308:	5b034c20 	blpl	d4390 <__Stack_Size+0xd3f90>
    130c:	20250320 	eorcs	r0, r5, r0, lsr #6
    1310:	6b313f23 	blvs	c50fa4 <__Stack_Size+0xc50ba4>
    1314:	01000702 	tsteq	r0, r2, lsl #14
    1318:	02050001 	andeq	r0, r5, #1
    131c:	00000000 	andeq	r0, r0, r0
    1320:	01049903 	tsteq	r4, r3, lsl #18
    1324:	314c2620 	cmpcc	ip, r0, lsr #12
    1328:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
    132c:	4d4b3e21 	stclmi	14, cr3, [fp, #-132]	; 0xffffff7c
    1330:	5a5b3130 	bpl	16cd7f8 <__Stack_Size+0x16cd3f8>
    1334:	4c323222 	lfmmi	f3, 4, [r2], #-136	; 0xffffff78
    1338:	6c237931 	stcvs	9, cr7, [r3], #-196	; 0xffffff3c
    133c:	01000702 	tsteq	r0, r2, lsl #14
    1340:	02050001 	andeq	r0, r5, #1
    1344:	00000000 	andeq	r0, r0, r0
    1348:	0104ea03 	tsteq	r4, r3, lsl #20
    134c:	03200903 	teqeq	r0, #49152	; 0xc000
    1350:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    1354:	033f2120 	teqeq	pc, #32, 2
    1358:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    135c:	7631302e 	ldrtvc	r3, [r1], -lr, lsr #32
    1360:	6b233e3f 	blvs	8d0c64 <__Stack_Size+0x8d0864>
    1364:	01000702 	tsteq	r0, r2, lsl #14
    1368:	0000cc01 	andeq	ip, r0, r1, lsl #24
    136c:	5e000200 	cdppl	2, 0, cr0, cr0, cr0, {0}
    1370:	02000000 	andeq	r0, r0, #0
    1374:	0d0efb01 	vstreq	d15, [lr, #-4]
    1378:	01010100 	mrseq	r0, (UNDEF: 17)
    137c:	00000001 	andeq	r0, r0, r1
    1380:	01000001 	tsteq	r0, r1
    1384:	2f62696c 	svccs	0x0062696c
    1388:	00637273 	rsbeq	r7, r3, r3, ror r2
    138c:	2f62696c 	svccs	0x0062696c
    1390:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1394:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1398:	31663233 	cmncc	r6, r3, lsr r2
    139c:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    13a0:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
    13a4:	00010063 	andeq	r0, r1, r3, rrx
    13a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13ac:	31663233 	cmncc	r6, r3, lsr r2
    13b0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 13b8 <__Stack_Size+0xfb8>
    13b4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    13b8:	00020068 	andeq	r0, r2, r8, rrx
    13bc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13c0:	31663233 	cmncc	r6, r3, lsr r2
    13c4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 130c <__Stack_Size+0xf0c>
    13c8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    13cc:	00000200 	andeq	r0, r0, r0, lsl #4
    13d0:	02050000 	andeq	r0, r5, #0
    13d4:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
    13d8:	16012d03 	strne	r2, [r1], -r3, lsl #26
    13dc:	01000602 	tsteq	r0, r2, lsl #12
    13e0:	02050001 	andeq	r0, r5, #1
    13e4:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
    13e8:	0100c403 	tsteq	r0, r3, lsl #8
    13ec:	00060216 	andeq	r0, r6, r6, lsl r2
    13f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    13f4:	00129402 	andseq	r9, r2, r2, lsl #8
    13f8:	00d40308 	sbcseq	r0, r4, r8, lsl #6
    13fc:	06021601 	streq	r1, [r2], -r1, lsl #12
    1400:	00010100 	andeq	r0, r1, r0, lsl #2
    1404:	00000205 	andeq	r0, r0, r5, lsl #4
    1408:	e4030000 	str	r0, [r3], #-0
    140c:	02130100 	andseq	r0, r3, #0, 2
    1410:	01010008 	tsteq	r1, r8
    1414:	00020500 	andeq	r0, r2, r0, lsl #10
    1418:	03000000 	movweq	r0, #0
    141c:	130100f1 	movwne	r0, #4337	; 0x10f1
    1420:	01000802 	tsteq	r0, r2, lsl #16
    1424:	02050001 	andeq	r0, r5, #1
    1428:	00000000 	andeq	r0, r0, r0
    142c:	01018003 	tsteq	r1, r3
    1430:	3c0b0318 	stccc	3, cr0, [fp], {24}
    1434:	01000702 	tsteq	r0, r2, lsl #14
    1438:	00023a01 	andeq	r3, r2, r1, lsl #20
    143c:	85000200 	strhi	r0, [r0, #-512]	; 0x200
    1440:	02000000 	andeq	r0, r0, #0
    1444:	0d0efb01 	vstreq	d15, [lr, #-4]
    1448:	01010100 	mrseq	r0, (UNDEF: 17)
    144c:	00000001 	andeq	r0, r0, r1
    1450:	01000001 	tsteq	r0, r1
    1454:	2f62696c 	svccs	0x0062696c
    1458:	00637273 	rsbeq	r7, r3, r3, ror r2
    145c:	2f62696c 	svccs	0x0062696c
    1460:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1464:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1468:	31663233 	cmncc	r6, r3, lsr r2
    146c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1470:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1474:	00010063 	andeq	r0, r1, r3, rrx
    1478:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    147c:	31663233 	cmncc	r6, r3, lsr r2
    1480:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1488 <__Stack_Size+0x1088>
    1484:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1488:	00020068 	andeq	r0, r2, r8, rrx
    148c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1490:	31663233 	cmncc	r6, r3, lsr r2
    1494:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 13dc <__Stack_Size+0xfdc>
    1498:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    149c:	00000200 	andeq	r0, r0, r0, lsl #4
    14a0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14a4:	30316632 	eorscc	r6, r1, r2, lsr r6
    14a8:	70675f78 	rsbvc	r5, r7, r8, ror pc
    14ac:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    14b0:	00000200 	andeq	r0, r0, r0, lsl #4
    14b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    14bc:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    14c0:	00682e63 	rsbeq	r2, r8, r3, ror #28
    14c4:	00000002 	andeq	r0, r0, r2
    14c8:	00020500 	andeq	r0, r2, r0, lsl #10
    14cc:	03000000 	movweq	r0, #0
    14d0:	f5240133 			; <UNDEFINED> instruction: 0xf5240133
    14d4:	17032a4b 	strne	r2, [r3, -fp, asr #20]
    14d8:	70034bac 	andvc	r4, r3, ip, lsr #23
    14dc:	4b324b2e 	blmi	c9419c <__Stack_Size+0xc93d9c>
    14e0:	09034b32 	stmdbeq	r3, {r1, r4, r5, r8, r9, fp, lr}
    14e4:	59324b2e 	ldmdbpl	r2!, {r1, r2, r3, r5, r8, r9, fp, lr}
    14e8:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    14ec:	01000802 	tsteq	r0, r2, lsl #16
    14f0:	02050001 	andeq	r0, r5, #1
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	0100eb03 	tsteq	r0, r3, lsl #22
    14fc:	022d4c21 	eoreq	r4, sp, #8448	; 0x2100
    1500:	01010004 	tsteq	r1, r4
    1504:	a0020500 	andge	r0, r2, r0, lsl #10
    1508:	03080012 	movweq	r0, #32786	; 0x8012
    150c:	030100fc 	movweq	r0, #4348	; 0x10fc
    1510:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1514:	200c0320 	andcs	r0, ip, r0, lsr #6
    1518:	74033325 	strvc	r3, [r3], #-805	; 0x325
    151c:	3e333520 	cfabs64cc	mvdx3, mvdx3
    1520:	30302222 	eorscc	r2, r0, r2, lsr #4
    1524:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1528:	33224d1d 	teqcc	r2, #1856	; 0x740
    152c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1530:	2e660302 	cdpcs	3, 6, cr0, cr6, cr2, {0}
    1534:	253c1f03 	ldrcs	r1, [ip, #-3843]!	; 0xf03
    1538:	303e2130 	eorscc	r2, lr, r0, lsr r1
    153c:	3d30302f 	ldccc	0, cr3, [r0, #-188]!	; 0xffffff44
    1540:	224d1d34 	subcs	r1, sp, #52, 26	; 0xd00
    1544:	02002231 	andeq	r2, r0, #268435459	; 0x10000003
    1548:	69030204 	stmdbvs	r3, {r2, r9}
    154c:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
    1550:	01000202 	tsteq	r0, r2, lsl #4
    1554:	02050001 	andeq	r0, r5, #1
    1558:	00000000 	andeq	r0, r0, r0
    155c:	0101e503 	tsteq	r1, r3, lsl #10
    1560:	022f3d14 	eoreq	r3, pc, #20, 26	; 0x500
    1564:	01010003 	tsteq	r1, r3
    1568:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
    156c:	03080013 	movweq	r0, #32787	; 0x8013
    1570:	190101f6 	stmdbne	r1, {r1, r2, r4, r5, r6, r7, r8}
    1574:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1578:	01010004 	tsteq	r1, r4
    157c:	00020500 	andeq	r0, r2, r0, lsl #10
    1580:	03000000 	movweq	r0, #0
    1584:	16010290 			; <UNDEFINED> instruction: 0x16010290
    1588:	00020221 	andeq	r0, r2, r1, lsr #4
    158c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1590:	00000002 	andeq	r0, r0, r2
    1594:	02a10300 	adceq	r0, r1, #0, 6
    1598:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    159c:	0004022e 	andeq	r0, r4, lr, lsr #4
    15a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15a4:	00000002 	andeq	r0, r0, r2
    15a8:	02bb0300 	adcseq	r0, fp, #0, 6
    15ac:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    15b0:	01010002 	tsteq	r1, r2
    15b4:	48020500 	stmdami	r2, {r8, sl}
    15b8:	03080013 	movweq	r0, #32787	; 0x8013
    15bc:	170102cd 	strne	r0, [r1, -sp, asr #5]
    15c0:	01000202 	tsteq	r0, r2, lsl #4
    15c4:	02050001 	andeq	r0, r5, #1
    15c8:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
    15cc:	0102e003 	tsteq	r2, r3
    15d0:	00020217 	andeq	r0, r2, r7, lsl r2
    15d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15d8:	00000002 	andeq	r0, r0, r2
    15dc:	02f60300 	rscseq	r0, r6, #0, 6
    15e0:	32221801 	eorcc	r1, r2, #65536	; 0x10000
    15e4:	01000202 	tsteq	r0, r2, lsl #4
    15e8:	02050001 	andeq	r0, r5, #1
    15ec:	00000000 	andeq	r0, r0, r0
    15f0:	01039003 	tsteq	r3, r3
    15f4:	00020216 	andeq	r0, r2, r6, lsl r2
    15f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15fc:	00000002 	andeq	r0, r0, r2
    1600:	03a20300 			; <UNDEFINED> instruction: 0x03a20300
    1604:	22301901 	eorscs	r1, r0, #16384	; 0x4000
    1608:	02222222 	eoreq	r2, r2, #536870914	; 0x20000002
    160c:	01010002 	tsteq	r1, r2
    1610:	00020500 	andeq	r0, r2, r0, lsl #10
    1614:	03000000 	movweq	r0, #0
    1618:	190103c3 	stmdbne	r1, {r0, r1, r6, r7, r8, r9}
    161c:	02305a30 	eorseq	r5, r0, #48, 20	; 0x30000
    1620:	01010005 	tsteq	r1, r5
    1624:	00020500 	andeq	r0, r2, r0, lsl #10
    1628:	03000000 	movweq	r0, #0
    162c:	160103dc 			; <UNDEFINED> instruction: 0x160103dc
    1630:	01000602 	tsteq	r0, r2, lsl #12
    1634:	02050001 	andeq	r0, r5, #1
    1638:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
    163c:	01048703 	tsteq	r4, r3, lsl #14
    1640:	23452527 	movtcs	r2, #21799	; 0x5527
    1644:	2f1f2322 	svccs	0x001f2322
    1648:	7a03284c 	bvc	cb780 <__Stack_Size+0xcb380>
    164c:	7003262e 	andvc	r2, r3, lr, lsr #12
    1650:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1654:	22314b34 	eorscs	r4, r1, #52, 22	; 0xd000
    1658:	0006024d 	andeq	r0, r6, sp, asr #4
    165c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1660:	00000002 	andeq	r0, r0, r2
    1664:	04b90300 	ldrteq	r0, [r9], #768	; 0x300
    1668:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    166c:	1e222782 	cdpne	7, 2, cr2, cr2, cr2, {4}
    1670:	05023d30 	streq	r3, [r2, #-3376]	; 0xd30
    1674:	38010100 	stmdacc	r1, {r8}
    1678:	02000003 	andeq	r0, r0, #3
    167c:	00008600 	andeq	r8, r0, r0, lsl #12
    1680:	fb010200 	blx	41e8a <__Stack_Size+0x41a8a>
    1684:	01000d0e 	tsteq	r0, lr, lsl #26
    1688:	00010101 	andeq	r0, r1, r1, lsl #2
    168c:	00010000 	andeq	r0, r1, r0
    1690:	696c0100 	stmdbvs	ip!, {r8}^
    1694:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1698:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    169c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    16a0:	73000063 	movwvc	r0, #99	; 0x63
    16a4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16ac:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    16b0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    16b4:	73000001 	movwvc	r0, #1
    16b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16c0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    16c4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    16c8:	73000002 	movwvc	r0, #2
    16cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16d4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    16d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    16dc:	74730000 	ldrbtvc	r0, [r3], #-0
    16e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16e4:	5f783031 	svcpl	0x00783031
    16e8:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    16ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    16f0:	6f630000 	svcvs	0x00630000
    16f4:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    16f8:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 154c <__Stack_Size+0x114c>
    16fc:	6f726361 	svcvs	0x00726361
    1700:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1704:	00000000 	andeq	r0, r0, r0
    1708:	00000205 	andeq	r0, r0, r5, lsl #4
    170c:	24030000 	strcs	r0, [r3], #-0
    1710:	2d211501 	cfstr32cs	mvfx1, [r1, #-4]!
    1714:	302f2f4b 	eorcc	r2, pc, fp, asr #30
    1718:	03040200 	movweq	r0, #16896	; 0x4200
    171c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1720:	02002c03 	andeq	r2, r0, #768	; 0x300
    1724:	00220304 	eoreq	r0, r2, r4, lsl #6
    1728:	1e030402 	cdpne	4, 0, cr0, cr3, cr2, {0}
    172c:	03040200 	movweq	r0, #16896	; 0x4200
    1730:	04020022 	streq	r0, [r2], #-34	; 0x22
    1734:	02242c03 	eoreq	r2, r4, #768	; 0x300
    1738:	01010004 	tsteq	r1, r4
    173c:	00020500 	andeq	r0, r2, r0, lsl #10
    1740:	03000000 	movweq	r0, #0
    1744:	3e15013b 	mrccc	1, 0, r0, cr5, cr11, {1}
    1748:	212f211e 	teqcs	pc, lr, lsl r1	; <UNPREDICTABLE>
    174c:	213e2321 	teqcs	lr, r1, lsr #6
    1750:	0602213d 			; <UNDEFINED> instruction: 0x0602213d
    1754:	00010100 	andeq	r0, r1, r0, lsl #2
    1758:	13a40205 			; <UNDEFINED> instruction: 0x13a40205
    175c:	e1030800 	tst	r3, r0, lsl #16
    1760:	02170100 	andseq	r0, r7, #0, 2
    1764:	0101000a 	tsteq	r1, sl
    1768:	b8020500 	stmdalt	r2, {r8, sl}
    176c:	03080013 	movweq	r0, #32787	; 0x8013
    1770:	030100f4 	movweq	r0, #4340	; 0x10f4
    1774:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1778:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    177c:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    1780:	3d1c242e 	cfldrscc	mvf2, [ip, #-184]	; 0xffffff48
    1784:	95312c31 	ldrls	r2, [r1, #-3121]!	; 0xc31
    1788:	2b241f2c 	blcs	909440 <__Stack_Size+0x909040>
    178c:	22212f24 	eorcs	r2, r1, #36, 30	; 0x90
    1790:	211f2131 	tstcs	pc, r1, lsr r1	; <UNPREDICTABLE>
    1794:	49215049 	stmdbmi	r1!, {r0, r3, r6, ip, lr}
    1798:	01000a02 	tsteq	r0, r2, lsl #20
    179c:	02050001 	andeq	r0, r5, #1
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	0101a803 	tsteq	r1, r3, lsl #16
    17a8:	21212f14 	teqcs	r1, r4, lsl pc
    17ac:	01000202 	tsteq	r0, r2, lsl #4
    17b0:	02050001 	andeq	r0, r5, #1
    17b4:	00000000 	andeq	r0, r0, r0
    17b8:	0101b803 	tsteq	r1, r3, lsl #16
    17bc:	00020213 	andeq	r0, r2, r3, lsl r2
    17c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17c4:	00000002 	andeq	r0, r0, r2
    17c8:	01c40300 	biceq	r0, r4, r0, lsl #6
    17cc:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    17d0:	00010100 	andeq	r0, r1, r0, lsl #2
    17d4:	00000205 	andeq	r0, r0, r5, lsl #4
    17d8:	d0030000 	andle	r0, r3, r0
    17dc:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    17e0:	01010002 	tsteq	r1, r2
    17e4:	00020500 	andeq	r0, r2, r0, lsl #10
    17e8:	03000000 	movweq	r0, #0
    17ec:	130101dc 	movwne	r0, #4572	; 0x11dc
    17f0:	01000202 	tsteq	r0, r2, lsl #4
    17f4:	02050001 	andeq	r0, r5, #1
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	0101ea03 	tsteq	r1, r3, lsl #20
    1800:	00030216 	andeq	r0, r3, r6, lsl r2
    1804:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1808:	00000002 	andeq	r0, r0, r2
    180c:	01f90300 	mvnseq	r0, r0, lsl #6
    1810:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1814:	00010100 	andeq	r0, r1, r0, lsl #2
    1818:	00000205 	andeq	r0, r0, r5, lsl #4
    181c:	85030000 	strhi	r0, [r3, #-0]
    1820:	2f130102 	svccs	0x00130102
    1824:	01000602 	tsteq	r0, r2, lsl #12
    1828:	02050001 	andeq	r0, r5, #1
    182c:	00000000 	andeq	r0, r0, r0
    1830:	01029203 	tsteq	r2, r3, lsl #4
    1834:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
    1838:	00060266 	andeq	r0, r6, r6, ror #4
    183c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1840:	00000002 	andeq	r0, r0, r2
    1844:	02ae0300 	adceq	r0, lr, #0, 6
    1848:	06021601 	streq	r1, [r2], -r1, lsl #12
    184c:	00010100 	andeq	r0, r1, r0, lsl #2
    1850:	00000205 	andeq	r0, r0, r5, lsl #4
    1854:	bd030000 	stclt	0, cr0, [r3, #-0]
    1858:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    185c:	0101000c 	tsteq	r1, ip
    1860:	00020500 	andeq	r0, r2, r0, lsl #10
    1864:	03000000 	movweq	r0, #0
    1868:	130102cd 	movwne	r0, #4813	; 0x12cd
    186c:	0006022f 	andeq	r0, r6, pc, lsr #4
    1870:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1874:	00000002 	andeq	r0, r0, r2
    1878:	02da0300 	sbcseq	r0, sl, #0, 6
    187c:	034c1901 	movteq	r1, #51457	; 0xc901
    1880:	06026609 	streq	r6, [r2], -r9, lsl #12
    1884:	00010100 	andeq	r0, r1, r0, lsl #2
    1888:	00000205 	andeq	r0, r0, r5, lsl #4
    188c:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    1890:	2f130102 	svccs	0x00130102
    1894:	01000402 	tsteq	r0, r2, lsl #8
    1898:	02050001 	andeq	r0, r5, #1
    189c:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
    18a0:	01038903 	tsteq	r3, r3, lsl #18
    18a4:	000a0217 	andeq	r0, sl, r7, lsl r2
    18a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18ac:	00145002 	andseq	r5, r4, r2
    18b0:	03990308 	orrseq	r0, r9, #8, 6	; 0x20000000
    18b4:	003d2101 	eorseq	r2, sp, r1, lsl #2
    18b8:	2f010402 	svccs	0x00010402
    18bc:	01000602 	tsteq	r0, r2, lsl #12
    18c0:	02050001 	andeq	r0, r5, #1
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	0103a703 	tsteq	r3, r3, lsl #14
    18cc:	00080213 	andeq	r0, r8, r3, lsl r2
    18d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18d4:	00000002 	andeq	r0, r0, r2
    18d8:	03ba0300 			; <UNDEFINED> instruction: 0x03ba0300
    18dc:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    18e0:	00070232 	andeq	r0, r7, r2, lsr r2
    18e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18e8:	00000002 	andeq	r0, r0, r2
    18ec:	03d80300 	bicseq	r0, r8, #0, 6
    18f0:	225a1901 	subscs	r1, sl, #16384	; 0x4000
    18f4:	00070240 	andeq	r0, r7, r0, asr #4
    18f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18fc:	00000002 	andeq	r0, r0, r2
    1900:	04810300 	streq	r0, [r1], #768	; 0x300
    1904:	01090301 	tsteq	r9, r1, lsl #6
    1908:	03207703 	teqeq	r0, #786432	; 0xc0000
    190c:	314b2009 	cmpcc	fp, r9
    1910:	2d253f1e 	stccs	15, cr3, [r5, #-120]!	; 0xffffff88
    1914:	1e232670 	mcrne	6, 1, r2, cr3, cr0, {3}
    1918:	78033d22 	stmdavc	r3, {r1, r5, r8, sl, fp, ip, sp}
    191c:	02242420 	eoreq	r2, r4, #32, 8	; 0x20000000
    1920:	01010006 	tsteq	r1, r6
    1924:	00020500 	andeq	r0, r2, r0, lsl #10
    1928:	03000000 	movweq	r0, #0
    192c:	030104aa 	movweq	r0, #5290	; 0x14aa
    1930:	301c010c 	andscc	r0, ip, ip, lsl #2
    1934:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1938:	01000702 	tsteq	r0, r2, lsl #14
    193c:	02050001 	andeq	r0, r5, #1
    1940:	00000000 	andeq	r0, r0, r0
    1944:	0104d003 	tsteq	r4, r3
    1948:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
    194c:	00090230 	andeq	r0, r9, r0, lsr r2
    1950:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1954:	00000002 	andeq	r0, r0, r2
    1958:	04e80300 	strbteq	r0, [r8], #768	; 0x300
    195c:	01090301 	tsteq	r9, r1, lsl #6
    1960:	0902301e 	stmdbeq	r2, {r1, r2, r3, r4, ip, sp}
    1964:	00010100 	andeq	r0, r1, r0, lsl #2
    1968:	00000205 	andeq	r0, r0, r5, lsl #4
    196c:	86030000 	strhi	r0, [r3], -r0
    1970:	0c030105 	stfeqs	f0, [r3], {5}
    1974:	30301c01 	eorscc	r1, r0, r1, lsl #24
    1978:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    197c:	01010007 	tsteq	r1, r7
    1980:	00020500 	andeq	r0, r2, r0, lsl #10
    1984:	03000000 	movweq	r0, #0
    1988:	190105ae 	stmdbne	r1, {r1, r2, r3, r5, r7, r8, sl}
    198c:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    1990:	3d362e7a 	ldccc	14, cr2, [r6, #-488]!	; 0xfffffe18
    1994:	23334022 	teqcs	r3, #34	; 0x22
    1998:	01000402 	tsteq	r0, r2, lsl #8
    199c:	02050001 	andeq	r0, r5, #1
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	0105dc03 	tsteq	r5, r3, lsl #24
    19a8:	30200903 	eorcc	r0, r0, r3, lsl #18
    19ac:	04022332 	streq	r2, [r2], #-818	; 0x332
    19b0:	19010100 	stmdbne	r1, {r8}
    19b4:	02000003 	andeq	r0, r0, #3
    19b8:	00007000 	andeq	r7, r0, r0
    19bc:	fb010200 	blx	421c6 <__Stack_Size+0x41dc6>
    19c0:	01000d0e 	tsteq	r0, lr, lsl #26
    19c4:	00010101 	andeq	r0, r1, r1, lsl #2
    19c8:	00010000 	andeq	r0, r1, r0
    19cc:	696c0100 	stmdbvs	ip!, {r8}^
    19d0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    19d4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    19d8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    19dc:	73000063 	movwvc	r0, #99	; 0x63
    19e0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    19e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    19e8:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    19ec:	0100632e 	tsteq	r0, lr, lsr #6
    19f0:	74730000 	ldrbtvc	r0, [r3], #-0
    19f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    19f8:	5f783031 	svcpl	0x00783031
    19fc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1a00:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a04:	74730000 	ldrbtvc	r0, [r3], #-0
    1a08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a0c:	5f783031 	svcpl	0x00783031
    1a10:	2e70616d 	rpwcssz	f6, f0, #5.0
    1a14:	00020068 	andeq	r0, r2, r8, rrx
    1a18:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a1c:	31663233 	cmncc	r6, r3, lsr r2
    1a20:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1a24:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1a28:	00000200 	andeq	r0, r0, r0, lsl #4
    1a2c:	02050000 	andeq	r0, r5, #0
    1a30:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
    1a34:	0100fc03 	tsteq	r0, r3, lsl #24
    1a38:	694d5b14 	stmdbvs	sp, {r2, r4, r8, r9, fp, ip, lr}^
    1a3c:	07024d4d 	streq	r4, [r2, -sp, asr #26]
    1a40:	00010100 	andeq	r0, r1, r0, lsl #2
    1a44:	14a40205 	strtne	r0, [r4], #517	; 0x205
    1a48:	9f030800 	svcls	0x00030800
    1a4c:	26180101 	ldrcs	r0, [r8], -r1, lsl #2
    1a50:	4d2e7a03 	vstmdbmi	lr!, {s14-s16}
    1a54:	024f5c4d 	subeq	r5, pc, #19712	; 0x4d00
    1a58:	01010008 	tsteq	r1, r8
    1a5c:	00020500 	andeq	r0, r2, r0, lsl #10
    1a60:	03000000 	movweq	r0, #0
    1a64:	180101e9 	stmdane	r1, {r0, r3, r5, r6, r7, r8}
    1a68:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1a6c:	01010004 	tsteq	r1, r4
    1a70:	00020500 	andeq	r0, r2, r0, lsl #10
    1a74:	03000000 	movweq	r0, #0
    1a78:	16010286 	strne	r0, [r1], -r6, lsl #5
    1a7c:	01000602 	tsteq	r0, r2, lsl #12
    1a80:	02050001 	andeq	r0, r5, #1
    1a84:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
    1a88:	01029f03 	tsteq	r2, r3, lsl #30
    1a8c:	233f3119 	teqcs	pc, #1073741830	; 0x40000006
    1a90:	01000402 	tsteq	r0, r2, lsl #8
    1a94:	02050001 	andeq	r0, r5, #1
    1a98:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    1a9c:	0102bc03 	tsteq	r2, r3, lsl #24
    1aa0:	00060216 	andeq	r0, r6, r6, lsl r2
    1aa4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1aa8:	0014fc02 	andseq	pc, r4, r2, lsl #24
    1aac:	02cf0308 	sbceq	r0, pc, #8, 6	; 0x20000000
    1ab0:	31311801 	teqcc	r1, r1, lsl #16
    1ab4:	00050223 	andeq	r0, r5, r3, lsr #4
    1ab8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1abc:	00151002 	andseq	r1, r5, r2
    1ac0:	02ed0308 	rsceq	r0, sp, #8, 6	; 0x20000000
    1ac4:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    1ac8:	01010006 	tsteq	r1, r6
    1acc:	20020500 	andcs	r0, r2, r0, lsl #10
    1ad0:	03080015 	movweq	r0, #32789	; 0x8015
    1ad4:	18010384 	stmdane	r1, {r2, r7, r8, r9}
    1ad8:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1adc:	01010005 	tsteq	r1, r5
    1ae0:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    1ae4:	03080015 	movweq	r0, #32789	; 0x8015
    1ae8:	180103a5 	stmdane	r1, {r0, r2, r5, r7, r8, r9}
    1aec:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1af0:	01010005 	tsteq	r1, r5
    1af4:	48020500 	stmdami	r2, {r8, sl}
    1af8:	03080015 	movweq	r0, #32789	; 0x8015
    1afc:	180103c6 	stmdane	r1, {r1, r2, r6, r7, r8, r9}
    1b00:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1b04:	01010004 	tsteq	r1, r4
    1b08:	00020500 	andeq	r0, r2, r0, lsl #10
    1b0c:	03000000 	movweq	r0, #0
    1b10:	280103e9 	stmdacs	r1, {r0, r3, r5, r6, r7, r8, r9}
    1b14:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    1b18:	01010007 	tsteq	r1, r7
    1b1c:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    1b20:	03080015 	movweq	r0, #32789	; 0x8015
    1b24:	16010488 	strne	r0, [r1], -r8, lsl #9
    1b28:	01000602 	tsteq	r0, r2, lsl #12
    1b2c:	02050001 	andeq	r0, r5, #1
    1b30:	00000000 	andeq	r0, r0, r0
    1b34:	01049d03 	tsteq	r4, r3, lsl #26
    1b38:	23313118 	teqcs	r1, #24, 2
    1b3c:	01000502 	tsteq	r0, r2, lsl #10
    1b40:	02050001 	andeq	r0, r5, #1
    1b44:	00000000 	andeq	r0, r0, r0
    1b48:	0104bc03 	tsteq	r4, r3, lsl #24
    1b4c:	7a033418 	bvc	cebb4 <__Stack_Size+0xce7b4>
    1b50:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    1b54:	05022421 	streq	r2, [r2, #-1057]	; 0x421
    1b58:	00010100 	andeq	r0, r1, r0, lsl #2
    1b5c:	00000205 	andeq	r0, r0, r5, lsl #4
    1b60:	e3030000 	movw	r0, #12288	; 0x3000
    1b64:	02160104 	andseq	r0, r6, #4, 2
    1b68:	01010006 	tsteq	r1, r6
    1b6c:	00020500 	andeq	r0, r2, r0, lsl #10
    1b70:	03000000 	movweq	r0, #0
    1b74:	170104f9 			; <UNDEFINED> instruction: 0x170104f9
    1b78:	01000802 	tsteq	r0, r2, lsl #16
    1b7c:	02050001 	andeq	r0, r5, #1
    1b80:	00000000 	andeq	r0, r0, r0
    1b84:	01058c03 	tsteq	r5, r3, lsl #24
    1b88:	00060216 	andeq	r0, r6, r6, lsl r2
    1b8c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b90:	00156802 	andseq	r6, r5, r2, lsl #16
    1b94:	059c0308 	ldreq	r0, [ip, #776]	; 0x308
    1b98:	241c1601 	ldrcs	r1, [ip], #-1537	; 0x601
    1b9c:	2333513e 	teqcs	r3, #-2147483633	; 0x8000000f
    1ba0:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    1ba4:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    1ba8:	1f223c0c 	svcne	0x00223c0c
    1bac:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    1bb0:	3f32214d 	svccc	0x0032214d
    1bb4:	02312f21 	eorseq	r2, r1, #33, 30	; 0x84
    1bb8:	0101000d 	tsteq	r1, sp
    1bbc:	00020500 	andeq	r0, r2, r0, lsl #10
    1bc0:	03000000 	movweq	r0, #0
    1bc4:	27010680 	strcs	r0, [r1, -r0, lsl #13]
    1bc8:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bcc:	01010007 	tsteq	r1, r7
    1bd0:	ec020500 	cfstr32	mvfx0, [r2], {-0}
    1bd4:	03080015 	movweq	r0, #32789	; 0x8015
    1bd8:	270106a1 	strcs	r0, [r1, -r1, lsr #13]
    1bdc:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1be0:	01010007 	tsteq	r1, r7
    1be4:	04020500 	streq	r0, [r2], #-1280	; 0x500
    1be8:	03080016 	movweq	r0, #32790	; 0x8016
    1bec:	270106c3 	strcs	r0, [r1, -r3, asr #13]
    1bf0:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bf4:	01010007 	tsteq	r1, r7
    1bf8:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
    1bfc:	03080016 	movweq	r0, #32790	; 0x8016
    1c00:	270106e3 	strcs	r0, [r1, -r3, ror #13]
    1c04:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c08:	01010007 	tsteq	r1, r7
    1c0c:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    1c10:	03080016 	movweq	r0, #32790	; 0x8016
    1c14:	27010784 	strcs	r0, [r1, -r4, lsl #15]
    1c18:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c1c:	01010007 	tsteq	r1, r7
    1c20:	00020500 	andeq	r0, r2, r0, lsl #10
    1c24:	03000000 	movweq	r0, #0
    1c28:	1601079c 			; <UNDEFINED> instruction: 0x1601079c
    1c2c:	01000602 	tsteq	r0, r2, lsl #12
    1c30:	02050001 	andeq	r0, r5, #1
    1c34:	00000000 	andeq	r0, r0, r0
    1c38:	0107ac03 	tsteq	r7, r3, lsl #24
    1c3c:	00060216 	andeq	r0, r6, r6, lsl r2
    1c40:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c44:	00000002 	andeq	r0, r0, r2
    1c48:	07c10300 	strbeq	r0, [r1, r0, lsl #6]
    1c4c:	06021701 	streq	r1, [r2], -r1, lsl #14
    1c50:	00010100 	andeq	r0, r1, r0, lsl #2
    1c54:	164c0205 	strbne	r0, [ip], -r5, lsl #4
    1c58:	dd030800 	stcle	8, cr0, [r3, #-0]
    1c5c:	09030107 	stmdbeq	r3, {r0, r1, r2, r8}
    1c60:	303e2201 	eorscc	r2, lr, r1, lsl #4
    1c64:	03263222 	teqeq	r6, #536870914	; 0x20000002
    1c68:	06024a0b 	streq	r4, [r2], -fp, lsl #20
    1c6c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c70:	16740205 	ldrbtne	r0, [r4], -r5, lsl #4
    1c74:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1c78:	00210101 	eoreq	r0, r1, r1, lsl #2
    1c7c:	35020402 	strcc	r0, [r2, #-1026]	; 0x402
    1c80:	02040200 	andeq	r0, r4, #0, 4
    1c84:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1c88:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
    1c8c:	20060104 	andcs	r0, r6, r4, lsl #2
    1c90:	0a034d06 	beq	d50b0 <__Stack_Size+0xd4cb0>
    1c94:	0006023c 	andeq	r0, r6, ip, lsr r2
    1c98:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c9c:	0016a402 	andseq	sl, r6, r2, lsl #8
    1ca0:	08900308 	ldmeq	r0, {r3, r8, r9}
    1ca4:	08021401 	stmdaeq	r2, {r0, sl, ip}
    1ca8:	00010100 	andeq	r0, r1, r0, lsl #2
    1cac:	00000205 	andeq	r0, r0, r5, lsl #4
    1cb0:	a4030000 	strge	r0, [r3], #-0
    1cb4:	03190108 	tsteq	r9, #8, 2
    1cb8:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    1cbc:	00010100 	andeq	r0, r1, r0, lsl #2
    1cc0:	00000205 	andeq	r0, r0, r5, lsl #4
    1cc4:	c7030000 	strgt	r0, [r3, -r0]
    1cc8:	02180108 	andseq	r0, r8, #8, 2
    1ccc:	01010006 	tsteq	r1, r6
    1cd0:	00000931 	andeq	r0, r0, r1, lsr r9
    1cd4:	00830002 	addeq	r0, r3, r2
    1cd8:	01020000 	mrseq	r0, (UNDEF: 2)
    1cdc:	000d0efb 	strdeq	r0, [sp], -fp
    1ce0:	01010101 	tsteq	r1, r1, lsl #2
    1ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ce8:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1cec:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1cf0:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1cf4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1cf8:	0000636e 	andeq	r6, r0, lr, ror #6
    1cfc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d00:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d04:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d08:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    1d0c:	73000001 	movwvc	r0, #1
    1d10:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d14:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d18:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1d1c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1d20:	73000002 	movwvc	r0, #2
    1d24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d2c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1d30:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d34:	74730000 	ldrbtvc	r0, [r3], #-0
    1d38:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d3c:	5f783031 	svcpl	0x00783031
    1d40:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d44:	00020068 	andeq	r0, r2, r8, rrx
    1d48:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d4c:	31663233 	cmncc	r6, r3, lsr r2
    1d50:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1d54:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1d58:	00000200 	andeq	r0, r0, r0, lsl #4
    1d5c:	02050000 	andeq	r0, r5, #0
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	0117ee03 	tsteq	r7, r3, lsl #28
    1d68:	1f216824 	svcne	0x00216824
    1d6c:	2b402321 	blcs	100a9f8 <__Stack_Size+0x100a5f8>
    1d70:	0221235c 	eoreq	r2, r1, #92, 6	; 0x70000001
    1d74:	01010002 	tsteq	r1, r2
    1d78:	00020500 	andeq	r0, r2, r0, lsl #10
    1d7c:	03000000 	movweq	r0, #0
    1d80:	2401189c 	strcs	r1, [r1], #-2204	; 0x89c
    1d84:	2a242168 	bcs	90a32c <__Stack_Size+0x909f2c>
    1d88:	32633324 	rsbcc	r3, r3, #36, 6	; 0x90000000
    1d8c:	2123242a 	teqcs	r3, sl, lsr #8
    1d90:	01000202 	tsteq	r0, r2, lsl #4
    1d94:	02050001 	andeq	r0, r5, #1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	01018603 	tsteq	r1, r3, lsl #12
    1da0:	034bec24 	movteq	lr, #48164	; 0xbc24
    1da4:	15082e77 	strne	r2, [r8, #-3703]	; 0xe77
    1da8:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    1dac:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    1db0:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    1db4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1db8:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1dbc:	7a034259 	bvc	d2728 <__Stack_Size+0xd2328>
    1dc0:	0009022e 	andeq	r0, r9, lr, lsr #4
    1dc4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1dc8:	0016b402 	andseq	fp, r6, r2, lsl #8
    1dcc:	01c60308 	biceq	r0, r6, r8, lsl #6
    1dd0:	77591901 	ldrbvc	r1, [r9, -r1, lsl #18]
    1dd4:	00303131 	eorseq	r3, r0, r1, lsr r1
    1dd8:	06010402 	streq	r0, [r1], -r2, lsl #8
    1ddc:	024d063c 	subeq	r0, sp, #60, 12	; 0x3c00000
    1de0:	01010005 	tsteq	r1, r5
    1de4:	00020500 	andeq	r0, r2, r0, lsl #10
    1de8:	03000000 	movweq	r0, #0
    1dec:	030101ed 	movweq	r0, #4589	; 0x11ed
    1df0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1df4:	200a0320 	andcs	r0, sl, r0, lsr #6
    1df8:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1dfc:	3f2b501d 	svccc	0x002b501d
    1e00:	032e0903 	teqeq	lr, #49152	; 0xc000
    1e04:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1e08:	251b2220 	ldrcs	r2, [fp, #-544]	; 0x220
    1e0c:	03206903 	teqeq	r0, #49152	; 0xc000
    1e10:	00252012 	eoreq	r2, r5, r2, lsl r0
    1e14:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e18:	15030620 	strne	r0, [r3, #-1568]	; 0x620
    1e1c:	2e76034a 	cdpcs	3, 7, cr0, cr6, cr10, {2}
    1e20:	1d26311d 	stfnes	f3, [r6, #-116]!	; 0xffffff8c
    1e24:	0a031c35 	beq	c8f00 <__Stack_Size+0xc8b00>
    1e28:	2323314a 	teqcs	r3, #-2147483630	; 0x80000012
    1e2c:	01000502 	tsteq	r0, r2, lsl #10
    1e30:	02050001 	andeq	r0, r5, #1
    1e34:	00000000 	andeq	r0, r0, r0
    1e38:	0102c803 	tsteq	r2, r3, lsl #16
    1e3c:	03010a03 	movweq	r0, #6659	; 0x1a03
    1e40:	0a032076 	beq	ca020 <__Stack_Size+0xc9c20>
    1e44:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1e48:	314d1d26 	cmpcc	sp, r6, lsr #26
    1e4c:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1e50:	6e033123 	adfvssp	f3, f3, f3
    1e54:	20120320 	andscs	r0, r2, r0, lsr #6
    1e58:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1e5c:	01040200 	mrseq	r0, R12_usr
    1e60:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1e64:	31231d31 	teqcc	r3, r1, lsr sp
    1e68:	033f403f 	teqeq	pc, #63	; 0x3f
    1e6c:	31272079 	teqcc	r7, r9, ror r0
    1e70:	0223234e 	eoreq	r2, r3, #939524097	; 0x38000001
    1e74:	01010004 	tsteq	r1, r4
    1e78:	00020500 	andeq	r0, r2, r0, lsl #10
    1e7c:	03000000 	movweq	r0, #0
    1e80:	030103a4 	movweq	r0, #5028	; 0x13a4
    1e84:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1e88:	200a0320 	andcs	r0, sl, r0, lsr #6
    1e8c:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1e90:	232b501d 	teqcs	fp, #29
    1e94:	31231d23 	teqcc	r3, r3, lsr #26
    1e98:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1e9c:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    1ea0:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1ea4:	3c060104 	stfccs	f0, [r6], {4}
    1ea8:	03315206 	teqeq	r1, #1610612736	; 0x60000000
    1eac:	7303200a 	movwvc	r2, #12298	; 0x300a
    1eb0:	3531232e 	ldrcc	r2, [r1, #-814]!	; 0x32e
    1eb4:	20760323 	rsbscs	r0, r6, r3, lsr #6
    1eb8:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ebc:	0a032e79 	beq	cd8a8 <__Stack_Size+0xcd4a8>
    1ec0:	20760320 	rsbscs	r0, r6, r0, lsr #6
    1ec4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1ec8:	0a032e76 	beq	cd8a8 <__Stack_Size+0xcd4a8>
    1ecc:	23232420 	teqcs	r3, #32, 8	; 0x20000000
    1ed0:	01000402 	tsteq	r0, r2, lsl #8
    1ed4:	02050001 	andeq	r0, r5, #1
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	01048003 	tsteq	r4, r3
    1ee0:	03010a03 	movweq	r0, #6659	; 0x1a03
    1ee4:	0a032076 	beq	ca0c4 <__Stack_Size+0xc9cc4>
    1ee8:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1eec:	2b501d26 	blcs	140938c <__Stack_Size+0x1408f8c>
    1ef0:	231d2331 	tstcs	sp, #-1006632960	; 0xc4000000
    1ef4:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    1ef8:	31201203 	teqcc	r0, r3, lsl #4
    1efc:	03207403 	teqeq	r0, #50331648	; 0x3000000
    1f00:	1b30200c 	blne	c09f38 <__Stack_Size+0xc09b38>
    1f04:	04020025 	streq	r0, [r2], #-37	; 0x25
    1f08:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    1f0c:	40311d52 	eorsmi	r1, r1, r2, asr sp
    1f10:	04022323 	streq	r2, [r2], #-803	; 0x323
    1f14:	00010100 	andeq	r0, r1, r0, lsl #2
    1f18:	00000205 	andeq	r0, r0, r5, lsl #4
    1f1c:	d1030000 	mrsle	r0, (UNDEF: 3)
    1f20:	0d030105 	stfeqs	f0, [r3, #-20]	; 0xffffffec
    1f24:	01000801 	tsteq	r0, r1, lsl #16
    1f28:	02050001 	andeq	r0, r5, #1
    1f2c:	00000000 	andeq	r0, r0, r0
    1f30:	0105ee03 	tsteq	r5, r3, lsl #28
    1f34:	212f3d14 	teqcs	pc, r4, lsl sp	; <UNPREDICTABLE>
    1f38:	00020221 	andeq	r0, r2, r1, lsr #4
    1f3c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f40:	00000002 	andeq	r0, r0, r2
    1f44:	06800300 	streq	r0, [r0], r0, lsl #6
    1f48:	212f1401 	teqcs	pc, r1, lsl #8
    1f4c:	21212121 	teqcs	r1, r1, lsr #2
    1f50:	00020221 	andeq	r0, r2, r1, lsr #4
    1f54:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f58:	00000002 	andeq	r0, r0, r2
    1f5c:	06950300 	ldreq	r0, [r5], r0, lsl #6
    1f60:	1e221401 	cdpne	4, 2, cr1, cr2, cr1, {0}
    1f64:	21212121 	teqcs	r1, r1, lsr #2
    1f68:	01000202 	tsteq	r0, r2, lsl #4
    1f6c:	02050001 	andeq	r0, r5, #1
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	0106a703 	tsteq	r6, r3, lsl #14
    1f78:	21212f14 	teqcs	r1, r4, lsl pc
    1f7c:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f80:	01010002 	tsteq	r1, r2
    1f84:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
    1f88:	03080016 	movweq	r0, #32790	; 0x8016
    1f8c:	1a0106bc 	bne	43a84 <__Stack_Size+0x43684>
    1f90:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    1f94:	01010006 	tsteq	r1, r6
    1f98:	00020500 	andeq	r0, r2, r0, lsl #10
    1f9c:	03000000 	movweq	r0, #0
    1fa0:	1a0106d7 	bne	43b04 <__Stack_Size+0x43704>
    1fa4:	026b232b 	rsbeq	r2, fp, #-1409286144	; 0xac000000
    1fa8:	01010005 	tsteq	r1, r5
    1fac:	08020500 	stmdaeq	r2, {r8, sl}
    1fb0:	03080017 	movweq	r0, #32791	; 0x8017
    1fb4:	030106fd 	movweq	r0, #5885	; 0x16fd
    1fb8:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1fbc:	00040233 	andeq	r0, r4, r3, lsr r2
    1fc0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fc4:	00000002 	andeq	r0, r0, r2
    1fc8:	07a00300 	streq	r0, [r0, r0, lsl #6]!
    1fcc:	02021901 	andeq	r1, r2, #16384	; 0x4000
    1fd0:	00010100 	andeq	r0, r1, r0, lsl #2
    1fd4:	00000205 	andeq	r0, r0, r5, lsl #4
    1fd8:	bf030000 	svclt	0x00030000
    1fdc:	02190107 	andseq	r0, r9, #-1073741823	; 0xc0000001
    1fe0:	01010004 	tsteq	r1, r4
    1fe4:	00020500 	andeq	r0, r2, r0, lsl #10
    1fe8:	03000000 	movweq	r0, #0
    1fec:	030107dc 	movweq	r0, #6108	; 0x17dc
    1ff0:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1ff4:	00040233 	andeq	r0, r4, r3, lsr r2
    1ff8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ffc:	00000002 	andeq	r0, r0, r2
    2000:	07f80300 	ldrbeq	r0, [r8, r0, lsl #6]!
    2004:	07021701 	streq	r1, [r2, -r1, lsl #14]
    2008:	00010100 	andeq	r0, r1, r0, lsl #2
    200c:	00000205 	andeq	r0, r0, r5, lsl #4
    2010:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    2014:	92030108 	andls	r0, r3, #8, 2
    2018:	4d230102 	stfmis	f0, [r3, #-8]!
    201c:	7dee0323 	stclvc	3, cr0, [lr, #140]!	; 0x8c
    2020:	00060220 	andeq	r0, r6, r0, lsr #4
    2024:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2028:	00000002 	andeq	r0, r0, r2
    202c:	08ae0300 	stmiaeq	lr!, {r8, r9}
    2030:	03282001 	teqeq	r8, #1
    2034:	0a032078 	beq	ca21c <__Stack_Size+0xc9e1c>
    2038:	40222c2e 	eormi	r2, r2, lr, lsr #24
    203c:	2e01e403 	cdpcs	4, 0, cr14, cr1, cr3, {0}
    2040:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2044:	02207e9a 	eoreq	r7, r0, #2464	; 0x9a0
    2048:	01010006 	tsteq	r1, r6
    204c:	00020500 	andeq	r0, r2, r0, lsl #10
    2050:	03000000 	movweq	r0, #0
    2054:	030109b2 	movweq	r0, #6578	; 0x19b2
    2058:	3f3f2009 	svccc	0x003f2009
    205c:	00020223 	andeq	r0, r2, r3, lsr #4
    2060:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2064:	00000002 	andeq	r0, r0, r2
    2068:	08dc0300 	ldmeq	ip, {r8, r9}^
    206c:	0a032001 	beq	ca078 <__Stack_Size+0xc9c78>
    2070:	4b283120 	blmi	a0e4f8 <__Stack_Size+0xa0e0f8>
    2074:	00020231 	andeq	r0, r2, r1, lsr r2
    2078:	05000101 	streq	r0, [r0, #-257]	; 0x101
    207c:	00000002 	andeq	r0, r0, r2
    2080:	098e0300 	stmibeq	lr, {r8, r9}
    2084:	31282001 	teqcc	r8, r1
    2088:	01000602 	tsteq	r0, r2, lsl #12
    208c:	02050001 	andeq	r0, r5, #1
    2090:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
    2094:	0109d603 	tsteq	r9, r3, lsl #12
    2098:	02022318 	andeq	r2, r2, #24, 6	; 0x60000000
    209c:	00010100 	andeq	r0, r1, r0, lsl #2
    20a0:	00000205 	andeq	r0, r0, r5, lsl #4
    20a4:	f2030000 	vhadd.s8	d0, d3, d0
    20a8:	23190109 	tstcs	r9, #1073741826	; 0x40000002
    20ac:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    20b0:	00010100 	andeq	r0, r1, r0, lsl #2
    20b4:	00000205 	andeq	r0, r0, r5, lsl #4
    20b8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    20bc:	231a010a 	tstcs	sl, #-2147483646	; 0x80000002
    20c0:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    20c4:	00010100 	andeq	r0, r1, r0, lsl #2
    20c8:	00000205 	andeq	r0, r0, r5, lsl #4
    20cc:	c6030000 	strgt	r0, [r3], -r0
    20d0:	0c03010a 	stfeqs	f0, [r3], {10}
    20d4:	27232320 	strcs	r2, [r3, -r0, lsr #6]!
    20d8:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    20dc:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    20e0:	1c242a32 	stcne	10, cr2, [r4], #-200	; 0xffffff38
    20e4:	78033225 	stmdavc	r3, {r0, r2, r5, r9, ip, sp}
    20e8:	2332242e 	teqcs	r2, #771751936	; 0x2e000000
    20ec:	02022323 	andeq	r2, r2, #-1946157056	; 0x8c000000
    20f0:	00010100 	andeq	r0, r1, r0, lsl #2
    20f4:	00000205 	andeq	r0, r0, r5, lsl #4
    20f8:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    20fc:	2319010a 	tstcs	r9, #-2147483646	; 0x80000002
    2100:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2104:	00010100 	andeq	r0, r1, r0, lsl #2
    2108:	00000205 	andeq	r0, r0, r5, lsl #4
    210c:	a1030000 	mrsge	r0, (UNDEF: 3)
    2110:	2319010b 	tstcs	r9, #-1073741822	; 0xc0000002
    2114:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2118:	00010100 	andeq	r0, r1, r0, lsl #2
    211c:	00000205 	andeq	r0, r0, r5, lsl #4
    2120:	c3030000 	movwgt	r0, #12288	; 0x3000
    2124:	2319010b 	tstcs	r9, #-1073741822	; 0xc0000002
    2128:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    212c:	00010100 	andeq	r0, r1, r0, lsl #2
    2130:	00000205 	andeq	r0, r0, r5, lsl #4
    2134:	e5030000 	str	r0, [r3, #-0]
    2138:	2318010b 	tstcs	r8, #-1073741822	; 0xc0000002
    213c:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2140:	00010100 	andeq	r0, r1, r0, lsl #2
    2144:	00000205 	andeq	r0, r0, r5, lsl #4
    2148:	82030000 	andhi	r0, r3, #0
    214c:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    2150:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2154:	00010100 	andeq	r0, r1, r0, lsl #2
    2158:	00000205 	andeq	r0, r0, r5, lsl #4
    215c:	9d030000 	stcls	0, cr0, [r3, #-0]
    2160:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    2164:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2168:	00010100 	andeq	r0, r1, r0, lsl #2
    216c:	00000205 	andeq	r0, r0, r5, lsl #4
    2170:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    2174:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    2178:	06024f23 	streq	r4, [r2], -r3, lsr #30
    217c:	00010100 	andeq	r0, r1, r0, lsl #2
    2180:	00000205 	andeq	r0, r0, r5, lsl #4
    2184:	d5030000 	strle	r0, [r3, #-0]
    2188:	1d1a010c 	ldfnes	f0, [sl, #-48]	; 0xffffffd0
    218c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2190:	00010100 	andeq	r0, r1, r0, lsl #2
    2194:	00000205 	andeq	r0, r0, r5, lsl #4
    2198:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    219c:	2319010c 	tstcs	r9, #12, 2
    21a0:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    21a4:	00010100 	andeq	r0, r1, r0, lsl #2
    21a8:	00000205 	andeq	r0, r0, r5, lsl #4
    21ac:	95030000 	strls	r0, [r3, #-0]
    21b0:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    21b4:	02023f4d 	andeq	r3, r2, #308	; 0x134
    21b8:	00010100 	andeq	r0, r1, r0, lsl #2
    21bc:	00000205 	andeq	r0, r0, r5, lsl #4
    21c0:	b6030000 	strlt	r0, [r3], -r0
    21c4:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    21c8:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    21cc:	00010100 	andeq	r0, r1, r0, lsl #2
    21d0:	00000205 	andeq	r0, r0, r5, lsl #4
    21d4:	d7030000 	strle	r0, [r3, -r0]
    21d8:	2319010d 	tstcs	r9, #1073741827	; 0x40000003
    21dc:	02023f4d 	andeq	r3, r2, #308	; 0x134
    21e0:	00010100 	andeq	r0, r1, r0, lsl #2
    21e4:	00000205 	andeq	r0, r0, r5, lsl #4
    21e8:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    21ec:	231a010d 	tstcs	sl, #1073741827	; 0x40000003
    21f0:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    21f4:	00010100 	andeq	r0, r1, r0, lsl #2
    21f8:	00000205 	andeq	r0, r0, r5, lsl #4
    21fc:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    2200:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    2204:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2208:	00010100 	andeq	r0, r1, r0, lsl #2
    220c:	00000205 	andeq	r0, r0, r5, lsl #4
    2210:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    2214:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    2218:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    221c:	00010100 	andeq	r0, r1, r0, lsl #2
    2220:	00000205 	andeq	r0, r0, r5, lsl #4
    2224:	da030000 	ble	c222c <__Stack_Size+0xc1e2c>
    2228:	231a010e 	tstcs	sl, #-2147483645	; 0x80000003
    222c:	02023f4d 	andeq	r3, r2, #308	; 0x134
    2230:	00010100 	andeq	r0, r1, r0, lsl #2
    2234:	00000205 	andeq	r0, r0, r5, lsl #4
    2238:	fb030000 	blx	c2242 <__Stack_Size+0xc1e42>
    223c:	2319010e 	tstcs	r9, #-2147483645	; 0x80000003
    2240:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2244:	00010100 	andeq	r0, r1, r0, lsl #2
    2248:	00000205 	andeq	r0, r0, r5, lsl #4
    224c:	9b030000 	blls	c2254 <__Stack_Size+0xc1e54>
    2250:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2254:	02023f31 	andeq	r3, r2, #49, 30	; 0xc4
    2258:	00010100 	andeq	r0, r1, r0, lsl #2
    225c:	00000205 	andeq	r0, r0, r5, lsl #4
    2260:	bb030000 	bllt	c2268 <__Stack_Size+0xc1e68>
    2264:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2268:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    226c:	00010100 	andeq	r0, r1, r0, lsl #2
    2270:	00000205 	andeq	r0, r0, r5, lsl #4
    2274:	db030000 	blle	c227c <__Stack_Size+0xc1e7c>
    2278:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    227c:	02023f31 	andeq	r3, r2, #49, 30	; 0xc4
    2280:	00010100 	andeq	r0, r1, r0, lsl #2
    2284:	00000205 	andeq	r0, r0, r5, lsl #4
    2288:	fb030000 	blx	c2292 <__Stack_Size+0xc1e92>
    228c:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2290:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    2294:	00010100 	andeq	r0, r1, r0, lsl #2
    2298:	00000205 	andeq	r0, r0, r5, lsl #4
    229c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    22a0:	23190110 	tstcs	r9, #16, 2
    22a4:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    22a8:	00010100 	andeq	r0, r1, r0, lsl #2
    22ac:	00000205 	andeq	r0, r0, r5, lsl #4
    22b0:	b6030000 	strlt	r0, [r3], -r0
    22b4:	23190110 	tstcs	r9, #16, 2
    22b8:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22bc:	00010100 	andeq	r0, r1, r0, lsl #2
    22c0:	00000205 	andeq	r0, r0, r5, lsl #4
    22c4:	d3030000 	movwle	r0, #12288	; 0x3000
    22c8:	23190110 	tstcs	r9, #16, 2
    22cc:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22d0:	00010100 	andeq	r0, r1, r0, lsl #2
    22d4:	00000205 	andeq	r0, r0, r5, lsl #4
    22d8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    22dc:	23190110 	tstcs	r9, #16, 2
    22e0:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22e4:	00010100 	andeq	r0, r1, r0, lsl #2
    22e8:	00000205 	andeq	r0, r0, r5, lsl #4
    22ec:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    22f0:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    22f4:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22f8:	00010100 	andeq	r0, r1, r0, lsl #2
    22fc:	00000205 	andeq	r0, r0, r5, lsl #4
    2300:	ac030000 	stcge	0, cr0, [r3], {-0}
    2304:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    2308:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    230c:	00010100 	andeq	r0, r1, r0, lsl #2
    2310:	00000205 	andeq	r0, r0, r5, lsl #4
    2314:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2318:	03190111 	tsteq	r9, #1073741828	; 0x40000004
    231c:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    2320:	01000602 	tsteq	r0, r2, lsl #12
    2324:	02050001 	andeq	r0, r5, #1
    2328:	00000000 	andeq	r0, r0, r0
    232c:	0111ea03 	tsteq	r1, r3, lsl #20
    2330:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2334:	06026927 	streq	r6, [r2], -r7, lsr #18
    2338:	00010100 	andeq	r0, r1, r0, lsl #2
    233c:	00000205 	andeq	r0, r0, r5, lsl #4
    2340:	92030000 	andls	r0, r3, #0
    2344:	03190112 	tsteq	r9, #-2147483644	; 0x80000004
    2348:	68272079 	stmdavs	r7!, {r0, r3, r4, r5, r6, sp}
    234c:	6934694d 	ldmdbvs	r4!, {r0, r2, r3, r6, r8, fp, sp, lr}
    2350:	0502311d 	streq	r3, [r2, #-285]	; 0x11d
    2354:	00010100 	andeq	r0, r1, r0, lsl #2
    2358:	00000205 	andeq	r0, r0, r5, lsl #4
    235c:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    2360:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2364:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2368:	00010100 	andeq	r0, r1, r0, lsl #2
    236c:	00000205 	andeq	r0, r0, r5, lsl #4
    2370:	d5030000 	strle	r0, [r3, #-0]
    2374:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2378:	06024f23 	streq	r4, [r2], -r3, lsr #30
    237c:	00010100 	andeq	r0, r1, r0, lsl #2
    2380:	00000205 	andeq	r0, r0, r5, lsl #4
    2384:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    2388:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    238c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2390:	00010100 	andeq	r0, r1, r0, lsl #2
    2394:	00000205 	andeq	r0, r0, r5, lsl #4
    2398:	8d030000 	stchi	0, cr0, [r3, #-0]
    239c:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23a0:	01000502 	tsteq	r0, r2, lsl #10
    23a4:	02050001 	andeq	r0, r5, #1
    23a8:	00000000 	andeq	r0, r0, r0
    23ac:	0113ae03 	tsteq	r3, r3, lsl #28
    23b0:	05026919 	streq	r6, [r2, #-2329]	; 0x919
    23b4:	00010100 	andeq	r0, r1, r0, lsl #2
    23b8:	00000205 	andeq	r0, r0, r5, lsl #4
    23bc:	ca030000 	bgt	c23c4 <__Stack_Size+0xc1fc4>
    23c0:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23c4:	01000502 	tsteq	r0, r2, lsl #10
    23c8:	02050001 	andeq	r0, r5, #1
    23cc:	00000000 	andeq	r0, r0, r0
    23d0:	0113e403 	tsteq	r3, r3, lsl #8
    23d4:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23d8:	00010100 	andeq	r0, r1, r0, lsl #2
    23dc:	00000205 	andeq	r0, r0, r5, lsl #4
    23e0:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    23e4:	02170113 	andseq	r0, r7, #-1073741820	; 0xc0000004
    23e8:	01010002 	tsteq	r1, r2
    23ec:	00020500 	andeq	r0, r2, r0, lsl #10
    23f0:	03000000 	movweq	r0, #0
    23f4:	1701148a 	strne	r1, [r1, -sl, lsl #9]
    23f8:	01000202 	tsteq	r0, r2, lsl #4
    23fc:	02050001 	andeq	r0, r5, #1
    2400:	00000000 	andeq	r0, r0, r0
    2404:	01149c03 	tsteq	r4, r3, lsl #24
    2408:	00020217 	andeq	r0, r2, r7, lsl r2
    240c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2410:	00000002 	andeq	r0, r0, r2
    2414:	14ae0300 	strtne	r0, [lr], #768	; 0x300
    2418:	02021701 	andeq	r1, r2, #262144	; 0x40000
    241c:	00010100 	andeq	r0, r1, r0, lsl #2
    2420:	00000205 	andeq	r0, r0, r5, lsl #4
    2424:	c0030000 	andgt	r0, r3, r0
    2428:	02170114 	andseq	r0, r7, #20, 2
    242c:	01010002 	tsteq	r1, r2
    2430:	00020500 	andeq	r0, r2, r0, lsl #10
    2434:	03000000 	movweq	r0, #0
    2438:	170114d2 			; <UNDEFINED> instruction: 0x170114d2
    243c:	01000302 	tsteq	r0, r2, lsl #6
    2440:	02050001 	andeq	r0, r5, #1
    2444:	00000000 	andeq	r0, r0, r0
    2448:	0114ea03 	tsteq	r4, r3, lsl #20
    244c:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    2450:	00010100 	andeq	r0, r1, r0, lsl #2
    2454:	00000205 	andeq	r0, r0, r5, lsl #4
    2458:	86030000 	strhi	r0, [r3], -r0
    245c:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    2460:	01000702 	tsteq	r0, r2, lsl #14
    2464:	02050001 	andeq	r0, r5, #1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	01058a03 	tsteq	r5, r3, lsl #20
    2470:	0a032820 	beq	cc4f8 <__Stack_Size+0xcc0f8>
    2474:	20760320 	rsbscs	r0, r6, r0, lsr #6
    2478:	03201303 	teqeq	r0, #201326592	; 0xc000000
    247c:	03402e73 	movteq	r2, #3699	; 0xe73
    2480:	1803206e 	stmdane	r3, {r1, r2, r3, r5, r6, sp}
    2484:	323f4d20 	eorscc	r4, pc, #32, 26	; 0x800
    2488:	1103694d 	tstne	r3, sp, asr #18
    248c:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
    2490:	694d3233 	stmdbvs	sp, {r0, r1, r4, r5, r9, ip, sp}^
    2494:	02022c30 	andeq	r2, r2, #48, 24	; 0x3000
    2498:	00010100 	andeq	r0, r1, r0, lsl #2
    249c:	00000205 	andeq	r0, r0, r5, lsl #4
    24a0:	a2030000 	andge	r0, r3, #0
    24a4:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24a8:	01000502 	tsteq	r0, r2, lsl #10
    24ac:	02050001 	andeq	r0, r5, #1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	0115be03 	tsteq	r5, r3, lsl #28
    24b8:	07026918 	smladeq	r2, r8, r9, r6
    24bc:	00010100 	andeq	r0, r1, r0, lsl #2
    24c0:	00000205 	andeq	r0, r0, r5, lsl #4
    24c4:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    24c8:	03200104 	teqeq	r0, #4, 2
    24cc:	77032009 	strvc	r2, [r3, -r9]
    24d0:	4a090320 	bmi	243158 <__Stack_Size+0x242d58>
    24d4:	20033323 	andcs	r3, r3, r3, lsr #6
    24d8:	2e60032e 	cdpcs	3, 6, cr0, cr0, cr14, {1}
    24dc:	03333130 	teqeq	r3, #48, 2
    24e0:	6a032e16 	bvs	cdd40 <__Stack_Size+0xcd940>
    24e4:	ea03302e 	b	ce5a4 <__Stack_Size+0xce1a4>
    24e8:	96033c13 			; <UNDEFINED> instruction: 0x96033c13
    24ec:	ea03206c 	b	ca6a4 <__Stack_Size+0xca2a4>
    24f0:	215a2013 	cmpcs	sl, r3, lsl r0
    24f4:	3224211f 	eorcc	r2, r4, #-1073741817	; 0xc0000007
    24f8:	3124464b 	teqcc	r4, fp, asr #12
    24fc:	206c8f03 	rsbcs	r8, ip, r3, lsl #30
    2500:	2013f203 	andscs	pc, r3, r3, lsl #4
    2504:	206c9a03 	rsbcs	r9, ip, r3, lsl #20
    2508:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    250c:	5a2e1491 	bpl	b87758 <__Stack_Size+0xb87358>
    2510:	24382421 	ldrtcs	r2, [r8], #-1057	; 0x421
    2514:	322a2f40 	eorcc	r2, sl, #64, 30	; 0x100
    2518:	0331241c 	teqeq	r1, #28, 8	; 0x1c000000
    251c:	22206bea 	eorcs	r6, r0, #239616	; 0x3a800
    2520:	2e149503 	cfmul32cs	mvfx9, mvfx4, mvfx3
    2524:	206be903 	rsbcs	lr, fp, r3, lsl #18
    2528:	01000202 	tsteq	r0, r2, lsl #4
    252c:	02050001 	andeq	r0, r5, #1
    2530:	00000000 	andeq	r0, r0, r0
    2534:	0115d803 	tsteq	r5, r3, lsl #16
    2538:	05023f18 	streq	r3, [r2, #-3864]	; 0xf18
    253c:	00010100 	andeq	r0, r1, r0, lsl #2
    2540:	00000205 	andeq	r0, r0, r5, lsl #4
    2544:	ec030000 	stc	0, cr0, [r3], {-0}
    2548:	21170115 	tstcs	r7, r5, lsl r1
    254c:	01000202 	tsteq	r0, r2, lsl #4
    2550:	02050001 	andeq	r0, r5, #1
    2554:	00000000 	andeq	r0, r0, r0
    2558:	0115fd03 	tsteq	r5, r3, lsl #26
    255c:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2560:	00010100 	andeq	r0, r1, r0, lsl #2
    2564:	00000205 	andeq	r0, r0, r5, lsl #4
    2568:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    256c:	21170116 	tstcs	r7, r6, lsl r1
    2570:	01000202 	tsteq	r0, r2, lsl #4
    2574:	02050001 	andeq	r0, r5, #1
    2578:	00000000 	andeq	r0, r0, r0
    257c:	01169f03 	tsteq	r6, r3, lsl #30
    2580:	02022f17 	andeq	r2, r2, #23, 30	; 0x5c
    2584:	00010100 	andeq	r0, r1, r0, lsl #2
    2588:	00000205 	andeq	r0, r0, r5, lsl #4
    258c:	af030000 	svcge	0x00030000
    2590:	21170116 	tstcs	r7, r6, lsl r1
    2594:	01000202 	tsteq	r0, r2, lsl #4
    2598:	02050001 	andeq	r0, r5, #1
    259c:	00000000 	andeq	r0, r0, r0
    25a0:	0116bf03 	tsteq	r6, r3, lsl #30
    25a4:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    25a8:	00010100 	andeq	r0, r1, r0, lsl #2
    25ac:	00000205 	andeq	r0, r0, r5, lsl #4
    25b0:	dd030000 	stcle	0, cr0, [r3, #-0]
    25b4:	031a0116 	tsteq	sl, #-2147483643	; 0x80000005
    25b8:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    25bc:	00010100 	andeq	r0, r1, r0, lsl #2
    25c0:	17200205 	strne	r0, [r0, -r5, lsl #4]!
    25c4:	86030800 	strhi	r0, [r3], -r0, lsl #16
    25c8:	02180117 	andseq	r0, r8, #-1073741819	; 0xc0000005
    25cc:	01010004 	tsteq	r1, r4
    25d0:	00020500 	andeq	r0, r2, r0, lsl #10
    25d4:	03000000 	movweq	r0, #0
    25d8:	030117a2 	movweq	r1, #6050	; 0x17a2
    25dc:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    25e0:	0200222c 	andeq	r2, r0, #44, 4	; 0xc0000002
    25e4:	20060104 	andcs	r0, r6, r4, lsl #2
    25e8:	01040200 	mrseq	r0, R12_usr
    25ec:	02432206 	subeq	r2, r3, #1610612736	; 0x60000000
    25f0:	01010001 	tsteq	r1, r1
    25f4:	28020500 	stmdacs	r2, {r8, sl}
    25f8:	03080017 	movweq	r0, #32791	; 0x8017
    25fc:	180117cd 	stmdane	r1, {r0, r2, r3, r6, r7, r8, r9, sl, ip}
    2600:	01000402 	tsteq	r0, r2, lsl #8
    2604:	0000de01 	andeq	sp, r0, r1, lsl #28
    2608:	61000200 	mrsvs	r0, R8_usr
    260c:	02000000 	andeq	r0, r0, #0
    2610:	0d0efb01 	vstreq	d15, [lr, #-4]
    2614:	01010100 	mrseq	r0, (UNDEF: 17)
    2618:	00000001 	andeq	r0, r0, r1
    261c:	01000001 	tsteq	r0, r1
    2620:	2f62696c 	svccs	0x0062696c
    2624:	00637273 	rsbeq	r7, r3, r3, ror r2
    2628:	2f62696c 	svccs	0x0062696c
    262c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2630:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2634:	31663233 	cmncc	r6, r3, lsr r2
    2638:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    263c:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2640:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    2644:	00000100 	andeq	r0, r0, r0, lsl #2
    2648:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    264c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2650:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2654:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2658:	00000200 	andeq	r0, r0, r0, lsl #4
    265c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2660:	30316632 	eorscc	r6, r1, r2, lsr r6
    2664:	616d5f78 	smcvs	54776	; 0xd5f8
    2668:	00682e70 	rsbeq	r2, r8, r0, ror lr
    266c:	00000002 	andeq	r0, r0, r2
    2670:	00020500 	andeq	r0, r2, r0, lsl #10
    2674:	03000000 	movweq	r0, #0
    2678:	2224012b 	eorcs	r0, r4, #-1073741814	; 0xc000000a
    267c:	0006024e 	andeq	r0, r6, lr, asr #4
    2680:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2684:	00173002 	andseq	r3, r7, r2
    2688:	00c20308 	sbceq	r0, r2, r8, lsl #6
    268c:	06021601 	streq	r1, [r2], -r1, lsl #12
    2690:	00010100 	andeq	r0, r1, r0, lsl #2
    2694:	173c0205 	ldrne	r0, [ip, -r5, lsl #4]!
    2698:	d5030800 	strle	r0, [r3, #-2048]	; 0x800
    269c:	3e160100 	mufccs	f0, f6, f0
    26a0:	025c304c 	subseq	r3, ip, #76	; 0x4c
    26a4:	01010006 	tsteq	r1, r6
    26a8:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    26ac:	03080017 	movweq	r0, #32791	; 0x8017
    26b0:	260100f0 			; <UNDEFINED> instruction: 0x260100f0
    26b4:	0240221e 	subeq	r2, r0, #-536870911	; 0xe0000001
    26b8:	01010006 	tsteq	r1, r6
    26bc:	00020500 	andeq	r0, r2, r0, lsl #10
    26c0:	03000000 	movweq	r0, #0
    26c4:	13010186 	movwne	r0, #4486	; 0x1186
    26c8:	0004022f 	andeq	r0, r4, pc, lsr #4
    26cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26d0:	00000002 	andeq	r0, r0, r2
    26d4:	01960300 	orrseq	r0, r6, r0, lsl #6
    26d8:	010a0301 	tsteq	sl, r1, lsl #6
    26dc:	0323323e 	teqeq	r3, #-536870909	; 0xe0000003
    26e0:	06022e09 	streq	r2, [r2], -r9, lsl #28
    26e4:	14010100 	strne	r0, [r1], #-256	; 0x100
    26e8:	02000003 	andeq	r0, r0, #3
    26ec:	00008700 	andeq	r8, r0, r0, lsl #14
    26f0:	fb010200 	blx	42efa <__Stack_Size+0x42afa>
    26f4:	01000d0e 	tsteq	r0, lr, lsl #26
    26f8:	00010101 	andeq	r0, r1, r1, lsl #2
    26fc:	00010000 	andeq	r0, r1, r0
    2700:	696c0100 	stmdbvs	ip!, {r8}^
    2704:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2708:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    270c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2710:	73000063 	movwvc	r0, #99	; 0x63
    2714:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2718:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    271c:	6173755f 	cmnvs	r3, pc, asr r5
    2720:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    2724:	00000100 	andeq	r0, r0, r0, lsl #2
    2728:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    272c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2730:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2734:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2738:	00000200 	andeq	r0, r0, r0, lsl #4
    273c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2740:	30316632 	eorscc	r6, r1, r2, lsr r6
    2744:	616d5f78 	smcvs	54776	; 0xd5f8
    2748:	00682e70 	rsbeq	r2, r8, r0, ror lr
    274c:	73000002 	movwvc	r0, #2
    2750:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2754:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2758:	6173755f 	cmnvs	r3, pc, asr r5
    275c:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    2760:	00000200 	andeq	r0, r0, r0, lsl #4
    2764:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2768:	30316632 	eorscc	r6, r1, r2, lsr r6
    276c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2770:	00682e63 	rsbeq	r2, r8, r3, ror #28
    2774:	00000002 	andeq	r0, r0, r2
    2778:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    277c:	03080017 	movweq	r0, #32791	; 0x8017
    2780:	240100da 	strcs	r0, [r1], #-218	; 0xda
    2784:	1b033f08 	blne	d23ac <__Stack_Size+0xd1fac>
    2788:	2e660358 	mcrcs	3, 3, r0, cr6, cr8, {2}
    278c:	5940595c 	stmdbpl	r0, {r2, r3, r4, r6, r8, fp, ip, lr}^
    2790:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    2794:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    2798:	01000702 	tsteq	r0, r2, lsl #14
    279c:	02050001 	andeq	r0, r5, #1
    27a0:	08001810 	stmdaeq	r0, {r4, fp, ip}
    27a4:	01018c03 	tsteq	r1, r3, lsl #24
    27a8:	263c1503 	ldrtcs	r1, [ip], -r3, lsl #10
    27ac:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    27b0:	28232332 	stmdacs	r3!, {r1, r4, r5, r8, r9, sp}
    27b4:	282e7803 	stmdacs	lr!, {r0, r1, fp, ip, sp, lr}
    27b8:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    27bc:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    27c0:	03262332 	teqeq	r6, #-939524096	; 0xc8000000
    27c4:	0322207a 	teqeq	r2, #122	; 0x7a
    27c8:	36032e4e 	strcc	r2, [r3], -lr, asr #28
    27cc:	43242320 	teqmi	r4, #32, 6	; 0x80000000
    27d0:	674e241c 	smlaldvs	r2, lr, ip, r4
    27d4:	2f773d4d 	svccs	0x00773d4d
    27d8:	01000502 	tsteq	r0, r2, lsl #10
    27dc:	02050001 	andeq	r0, r5, #1
    27e0:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
    27e4:	0101e803 	tsteq	r1, r3, lsl #16
    27e8:	2f1d4014 	svccs	0x001d4014
    27ec:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    27f0:	01010002 	tsteq	r1, r2
    27f4:	00020500 	andeq	r0, r2, r0, lsl #10
    27f8:	03000000 	movweq	r0, #0
    27fc:	030101ff 	movweq	r0, #4607	; 0x11ff
    2800:	6b030115 	blvs	c2c5c <__Stack_Size+0xc285c>
    2804:	20150320 	andscs	r0, r5, r0, lsr #6
    2808:	03207603 	teqeq	r0, #3145728	; 0x300000
    280c:	7603200a 	strvc	r2, [r3], -sl
    2810:	200a033c 	andcs	r0, sl, ip, lsr r3
    2814:	352e7803 	strcc	r7, [lr, #-2051]!	; 0x803
    2818:	00020232 	andeq	r0, r2, r2, lsr r2
    281c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2820:	00000002 	andeq	r0, r0, r2
    2824:	02a30300 	adceq	r0, r3, #0, 6
    2828:	212f1401 	teqcs	pc, r1, lsl #8
    282c:	00020221 	andeq	r0, r2, r1, lsr #4
    2830:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2834:	0018ae02 	andseq	sl, r8, r2, lsl #28
    2838:	02b70308 	adcseq	r0, r7, #8, 6	; 0x20000000
    283c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2840:	0006024f 	andeq	r0, r6, pc, asr #4
    2844:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2848:	0018c602 	andseq	ip, r8, r2, lsl #12
    284c:	02e20308 	rsceq	r0, r2, #8, 6	; 0x20000000
    2850:	200d0301 	andcs	r0, sp, r1, lsl #6
    2854:	301e3e33 	andscc	r3, lr, r3, lsr lr
    2858:	32223022 	eorcc	r3, r2, #34	; 0x22
    285c:	02402222 	subeq	r2, r0, #536870914	; 0x20000002
    2860:	01010005 	tsteq	r1, r5
    2864:	00020500 	andeq	r0, r2, r0, lsl #10
    2868:	03000000 	movweq	r0, #0
    286c:	0301039d 	movweq	r0, #5021	; 0x139d
    2870:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    2874:	00040234 	andeq	r0, r4, r4, lsr r2
    2878:	05000101 	streq	r0, [r0, #-257]	; 0x101
    287c:	00000002 	andeq	r0, r0, r2
    2880:	03bc0300 			; <UNDEFINED> instruction: 0x03bc0300
    2884:	02681801 	rsbeq	r1, r8, #65536	; 0x10000
    2888:	01010005 	tsteq	r1, r5
    288c:	00020500 	andeq	r0, r2, r0, lsl #10
    2890:	03000000 	movweq	r0, #0
    2894:	170103d5 			; <UNDEFINED> instruction: 0x170103d5
    2898:	00050267 	andeq	r0, r5, r7, ror #4
    289c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28a0:	00000002 	andeq	r0, r0, r2
    28a4:	03ea0300 	mvneq	r0, #0, 6
    28a8:	231d1a01 	tstcs	sp, #4096	; 0x1000
    28ac:	0006024f 	andeq	r0, r6, pc, asr #4
    28b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28b4:	00000002 	andeq	r0, r0, r2
    28b8:	048a0300 	streq	r0, [sl], #768	; 0x300
    28bc:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    28c0:	01010005 	tsteq	r1, r5
    28c4:	00020500 	andeq	r0, r2, r0, lsl #10
    28c8:	03000000 	movweq	r0, #0
    28cc:	1a01049f 	bne	43b50 <__Stack_Size+0x43750>
    28d0:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    28d4:	01010006 	tsteq	r1, r6
    28d8:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
    28dc:	03080018 	movweq	r0, #32792	; 0x8018
    28e0:	180104bb 	stmdane	r1, {r0, r1, r3, r4, r5, r7, sl}
    28e4:	01000402 	tsteq	r0, r2, lsl #8
    28e8:	02050001 	andeq	r0, r5, #1
    28ec:	08001900 	stmdaeq	r0, {r8, fp, ip}
    28f0:	0104ce03 	tsteq	r4, r3, lsl #28
    28f4:	03022117 	movweq	r2, #8471	; 0x2117
    28f8:	00010100 	andeq	r0, r1, r0, lsl #2
    28fc:	00000205 	andeq	r0, r0, r5, lsl #4
    2900:	e0030000 	and	r0, r3, r0
    2904:	02170104 	andseq	r0, r7, #4, 2
    2908:	01010006 	tsteq	r1, r6
    290c:	00020500 	andeq	r0, r2, r0, lsl #10
    2910:	03000000 	movweq	r0, #0
    2914:	170104f3 			; <UNDEFINED> instruction: 0x170104f3
    2918:	0006023e 	andeq	r0, r6, lr, lsr r2
    291c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2920:	00000002 	andeq	r0, r0, r2
    2924:	05890300 	streq	r0, [r9, #768]	; 0x300
    2928:	024c1701 	subeq	r1, ip, #262144	; 0x40000
    292c:	01010005 	tsteq	r1, r5
    2930:	00020500 	andeq	r0, r2, r0, lsl #10
    2934:	03000000 	movweq	r0, #0
    2938:	1a01059f 	bne	43fbc <__Stack_Size+0x43bbc>
    293c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2940:	01010006 	tsteq	r1, r6
    2944:	00020500 	andeq	r0, r2, r0, lsl #10
    2948:	03000000 	movweq	r0, #0
    294c:	1a0105bc 	bne	44044 <__Stack_Size+0x43c44>
    2950:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2954:	01010006 	tsteq	r1, r6
    2958:	00020500 	andeq	r0, r2, r0, lsl #10
    295c:	03000000 	movweq	r0, #0
    2960:	1a0105d9 	bne	440cc <__Stack_Size+0x43ccc>
    2964:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2968:	01010006 	tsteq	r1, r6
    296c:	00020500 	andeq	r0, r2, r0, lsl #10
    2970:	03000000 	movweq	r0, #0
    2974:	170105f8 			; <UNDEFINED> instruction: 0x170105f8
    2978:	00050267 	andeq	r0, r5, r7, ror #4
    297c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2980:	00000002 	andeq	r0, r0, r2
    2984:	068d0300 	streq	r0, [sp], r0, lsl #6
    2988:	231d1a01 	tstcs	sp, #4096	; 0x1000
    298c:	0006024f 	andeq	r0, r6, pc, asr #4
    2990:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2994:	00190802 	andseq	r0, r9, r2, lsl #16
    2998:	06b50308 	ldrteq	r0, [r5], r8, lsl #6
    299c:	09031a01 	stmdbeq	r3, {r0, r9, fp, ip}
    29a0:	0004022e 	andeq	r0, r4, lr, lsr #4
    29a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29a8:	00191402 	andseq	r1, r9, r2, lsl #8
    29ac:	06e90308 	strbteq	r0, [r9], r8, lsl #6
    29b0:	04021801 	streq	r1, [r2], #-2049	; 0x801
    29b4:	00010100 	andeq	r0, r1, r0, lsl #2
    29b8:	191c0205 	ldmdbne	ip, {r0, r2, r9}
    29bc:	8a030800 	bhi	c49c4 <__Stack_Size+0xc45c4>
    29c0:	0f030107 	svceq	0x00030107
    29c4:	20710301 	rsbscs	r0, r1, r1, lsl #6
    29c8:	33200a03 	teqcc	r0, #12288	; 0x3000
    29cc:	22301e30 	eorscs	r1, r0, #48, 28	; 0x300
    29d0:	42322230 	eorsmi	r2, r2, #48, 4
    29d4:	04020030 	streq	r0, [r2], #-48	; 0x30
    29d8:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    29dc:	003f0104 	eorseq	r0, pc, r4, lsl #2
    29e0:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    29e4:	0102244e 	tsteq	r2, lr, asr #8
    29e8:	00010100 	andeq	r0, r1, r0, lsl #2
    29ec:	00000205 	andeq	r0, r0, r5, lsl #4
    29f0:	da030000 	ble	c29f8 <__Stack_Size+0xc25f8>
    29f4:	0a030107 	beq	c2e18 <__Stack_Size+0xc2a18>
    29f8:	04023d01 	streq	r3, [r2], #-3329	; 0xd01
    29fc:	96010100 	strls	r0, [r1], -r0, lsl #2
    2a00:	02000000 	andeq	r0, r0, #0
    2a04:	00002f00 	andeq	r2, r0, r0, lsl #30
    2a08:	fb010200 	blx	43212 <__Stack_Size+0x42e12>
    2a0c:	01000d0e 	tsteq	r0, lr, lsl #26
    2a10:	00010101 	andeq	r0, r1, r1, lsl #2
    2a14:	00010000 	andeq	r0, r1, r0
    2a18:	696c0100 	stmdbvs	ip!, {r8}^
    2a1c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2a20:	63000063 	movwvs	r0, #99	; 0x63
    2a24:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    2a28:	5f336d78 	svcpl	0x00336d78
    2a2c:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    2a30:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    2a34:	00000001 	andeq	r0, r0, r1
    2a38:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    2a3c:	03080001 	movweq	r0, #32769	; 0x8001
    2a40:	03210134 	teqeq	r1, #52, 2
    2a44:	0321200b 	teqeq	r1, #11
    2a48:	0321200b 	teqeq	r1, #11
    2a4c:	032f200b 	teqeq	pc, #11
    2a50:	032f200b 	teqeq	pc, #11
    2a54:	032f200b 	teqeq	pc, #11
    2a58:	0321200b 	teqeq	r1, #11
    2a5c:	032f200b 	teqeq	pc, #11
    2a60:	2f2f200b 	svccs	0x002f200b
    2a64:	2f200a03 	svccs	0x00200a03
    2a68:	2f200b03 	svccs	0x00200b03
    2a6c:	2f200b03 	svccs	0x00200b03
    2a70:	2f200b03 	svccs	0x00200b03
    2a74:	21200a03 	teqcs	r0, r3, lsl #20
    2a78:	21200b03 	teqcs	r0, r3, lsl #22
    2a7c:	21200b03 	teqcs	r0, r3, lsl #22
    2a80:	21200b03 	teqcs	r0, r3, lsl #22
    2a84:	2f200b03 	svccs	0x00200b03
    2a88:	2f200b03 	svccs	0x00200b03
    2a8c:	21200a03 	teqcs	r0, r3, lsl #20
    2a90:	21200b03 	teqcs	r0, r3, lsl #22
    2a94:	01000102 	tsteq	r0, r2, lsl #2
    2a98:	00005501 	andeq	r5, r0, r1, lsl #10
    2a9c:	31000200 	mrscc	r0, R8_usr
    2aa0:	02000000 	andeq	r0, r0, #0
    2aa4:	0d0efb01 	vstreq	d15, [lr, #-4]
    2aa8:	01010100 	mrseq	r0, (UNDEF: 17)
    2aac:	00000001 	andeq	r0, r0, r1
    2ab0:	01000001 	tsteq	r0, r1
    2ab4:	2f62696c 	svccs	0x0062696c
    2ab8:	00637273 	rsbeq	r7, r3, r3, ror r2
    2abc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2ac0:	31663233 	cmncc	r6, r3, lsr r2
    2ac4:	765f7830 			; <UNDEFINED> instruction: 0x765f7830
    2ac8:	6f746365 	svcvs	0x00746365
    2acc:	00632e72 	rsbeq	r2, r3, r2, ror lr
    2ad0:	00000001 	andeq	r0, r0, r1
    2ad4:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    2ad8:	03080019 	movweq	r0, #32793	; 0x8019
    2adc:	000101d7 	ldrdeq	r0, [r1], -r7
    2ae0:	7b010402 	blvc	43af0 <__Stack_Size+0x436f0>
    2ae4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2ae8:	503e6c01 	eorspl	r6, lr, r1, lsl #24
    2aec:	000f022f 	andeq	r0, pc, pc, lsr #4
    2af0:	008b0101 	addeq	r0, fp, r1, lsl #2
    2af4:	00020000 	andeq	r0, r2, r0
    2af8:	0000006d 	andeq	r0, r0, sp, rrx
    2afc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2b00:	0101000d 	tsteq	r1, sp
    2b04:	00000101 	andeq	r0, r0, r1, lsl #2
    2b08:	00000100 	andeq	r0, r0, r0, lsl #2
    2b0c:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2b10:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b14:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b18:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2b1c:	62696c00 	rsbvs	r6, r9, #0, 24
    2b20:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b24:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2b2c <__Stack_Size+0x272c>
    2b28:	552f6269 	strpl	r6, [pc, #-617]!	; 28c7 <__Stack_Size+0x24c7>
    2b2c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b30:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b34:	0000636e 	andeq	r6, r0, lr, ror #6
    2b38:	5f627375 	svcpl	0x00627375
    2b3c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2b40:	0100632e 	tsteq	r0, lr, lsr #6
    2b44:	74730000 	ldrbtvc	r0, [r3], #-0
    2b48:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2b4c:	5f783031 	svcpl	0x00783031
    2b50:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2b54:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2b58:	73750000 	cmnvc	r5, #0
    2b5c:	6f635f62 	svcvs	0x00635f62
    2b60:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2b64:	00000300 	andeq	r0, r0, r0, lsl #6
    2b68:	02050000 	andeq	r0, r5, #0
    2b6c:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    2b70:	13013503 	movwne	r3, #5379	; 0x1503
    2b74:	2f211d31 	svccs	0x00211d31
    2b78:	221e223d 	andscs	r2, lr, #-805306365	; 0xd0000003
    2b7c:	01000e02 	tsteq	r0, r2, lsl #28
    2b80:	00039001 	andeq	r9, r3, r1
    2b84:	a3000200 	movwge	r0, #512	; 0x200
    2b88:	02000000 	andeq	r0, r0, #0
    2b8c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2b90:	01010100 	mrseq	r0, (UNDEF: 17)
    2b94:	00000001 	andeq	r0, r0, r1
    2b98:	01000001 	tsteq	r0, r1
    2b9c:	2f62696c 	svccs	0x0062696c
    2ba0:	5f425355 	svcpl	0x00425355
    2ba4:	2f62696c 	svccs	0x0062696c
    2ba8:	00637273 	rsbeq	r7, r3, r3, ror r2
    2bac:	2f62696c 	svccs	0x0062696c
    2bb0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2bb4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    2bb8:	53552f62 	cmppl	r5, #392	; 0x188
    2bbc:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bc0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2bc4:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2bc8:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2bcc:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2bd0:	00010063 	andeq	r0, r1, r3, rrx
    2bd4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2bd8:	31663233 	cmncc	r6, r3, lsr r2
    2bdc:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2be4 <__Stack_Size+0x27e4>
    2be0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2be4:	00020068 	andeq	r0, r2, r8, rrx
    2be8:	62737500 	rsbsvs	r7, r3, #0, 10
    2bec:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    2bf0:	0300682e 	movweq	r6, #2094	; 0x82e
    2bf4:	73750000 	cmnvc	r5, #0
    2bf8:	6f635f62 	svcvs	0x00635f62
    2bfc:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2c00:	00000300 	andeq	r0, r0, r0, lsl #6
    2c04:	5f627375 	svcpl	0x00627375
    2c08:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2c0c:	0300682e 	movweq	r6, #2094	; 0x82e
    2c10:	73750000 	cmnvc	r5, #0
    2c14:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    2c18:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    2c1c:	00000300 	andeq	r0, r0, r0, lsl #6
    2c20:	5f627375 	svcpl	0x00627375
    2c24:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
    2c28:	00030068 	andeq	r0, r3, r8, rrx
    2c2c:	05000000 	streq	r0, [r0, #-0]
    2c30:	0019e002 	andseq	lr, r9, r2
    2c34:	013d0308 	teqeq	sp, r8, lsl #6
    2c38:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c3c:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c40:	00010100 	andeq	r0, r1, r0, lsl #2
    2c44:	1a040205 	bne	103460 <__Stack_Size+0x103060>
    2c48:	eb030800 	bl	c4c50 <__Stack_Size+0xc4850>
    2c4c:	222f0100 	eorcs	r0, pc, #0, 2
    2c50:	2f4b223e 	svccs	0x004b223e
    2c54:	01000502 	tsteq	r0, r2, lsl #10
    2c58:	02050001 	andeq	r0, r5, #1
    2c5c:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
    2c60:	0101a303 	tsteq	r1, r3, lsl #6
    2c64:	243d222f 	ldrtcs	r2, [sp], #-559	; 0x22f
    2c68:	5b301e22 	blpl	c0a4f8 <__Stack_Size+0xc0a0f8>
    2c6c:	30442223 	subcc	r2, r4, r3, lsr #4
    2c70:	3133404e 	teqcc	r3, lr, asr #32
    2c74:	31474022 	cmpcc	r7, r2, lsr #32
    2c78:	424c231d 	submi	r2, ip, #1946157056	; 0x74000000
    2c7c:	4b580b03 	blmi	1605890 <__Stack_Size+0x1605490>
    2c80:	0702242b 	streq	r2, [r2, -fp, lsr #8]
    2c84:	00010100 	andeq	r0, r1, r0, lsl #2
    2c88:	1ab80205 	bne	fee034a4 <SCS_BASE+0x1edf54a4>
    2c8c:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    2c90:	4b2f0103 	blmi	bc30a4 <__Stack_Size+0xbc2ca4>
    2c94:	02002521 	andeq	r2, r0, #138412032	; 0x8400000
    2c98:	20060104 	andcs	r0, r6, r4, lsl #2
    2c9c:	ae4d3006 	cdpge	0, 4, cr3, cr13, cr6, {0}
    2ca0:	032e0c03 	teqeq	lr, #768	; 0x300
    2ca4:	0e033c79 	mcreq	12, 0, r3, cr3, cr9, {3}
    2ca8:	7951212e 	ldmdbvc	r1, {r1, r2, r3, r5, r8, sp}^
    2cac:	2a244c85 	bcs	915ec8 <__Stack_Size+0x915ac8>
    2cb0:	313e3d2f 	teqcc	lr, pc, lsr #26
    2cb4:	01001002 	tsteq	r0, r2
    2cb8:	02050001 	andeq	r0, r5, #1
    2cbc:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
    2cc0:	0100d203 	tsteq	r0, r3, lsl #4
    2cc4:	591f2122 	ldmdbpl	pc, {r1, r5, r8, sp}	; <UNPREDICTABLE>
    2cc8:	4b21302f 	blmi	84ed8c <__Stack_Size+0x84e98c>
    2ccc:	08022232 	stmdaeq	r2, {r1, r4, r5, r9, sp}
    2cd0:	00010100 	andeq	r0, r1, r0, lsl #2
    2cd4:	1b9c0205 	blne	fe7034f0 <SCS_BASE+0x1e6f54f0>
    2cd8:	80030800 	andhi	r0, r3, r0, lsl #16
    2cdc:	84240101 	strthi	r0, [r4], #-257	; 0x101
    2ce0:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2ce4:	06200601 	strteq	r0, [r0], -r1, lsl #12
    2ce8:	214b342f 	cmpcs	fp, pc, lsr #8
    2cec:	21422f1f 	cmpcs	r2, pc, lsl pc
    2cf0:	01000702 	tsteq	r0, r2, lsl #14
    2cf4:	02050001 	andeq	r0, r5, #1
    2cf8:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
    2cfc:	0101f503 	tsteq	r1, r3, lsl #10
    2d00:	4b3e4021 	blmi	f92d8c <__Stack_Size+0xf9298c>
    2d04:	423d3522 	eorsmi	r3, sp, #142606336	; 0x8800000
    2d08:	03200f03 	teqeq	r0, #3, 30
    2d0c:	5f432072 	svcpl	0x00432072
    2d10:	32207503 	eorcc	r7, r0, #12582912	; 0xc00000
    2d14:	02003140 	andeq	r3, r0, #64, 2
    2d18:	2e060104 	adfcss	f0, f6, f4
    2d1c:	09032f06 	stmdbeq	r3, {r1, r2, r8, r9, sl, fp, sp}
    2d20:	1d23473c 	stcne	7, cr4, [r3, #-240]!	; 0xffffff10
    2d24:	5e4c4d23 	cdppl	13, 4, cr4, cr12, cr3, {1}
    2d28:	306c235a 	rsbcc	r2, ip, sl, asr r3
    2d2c:	21314bcc 	teqcs	r1, ip, asr #23
    2d30:	01000902 	tsteq	r0, r2, lsl #18
    2d34:	02050001 	andeq	r0, r5, #1
    2d38:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
    2d3c:	0102d203 	tsteq	r2, r3, lsl #4
    2d40:	200f0326 	andcs	r0, pc, r6, lsr #6
    2d44:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
    2d48:	7103200f 	tstvc	r3, pc
    2d4c:	54432120 	strbpl	r2, [r3], #-288	; 0x120
    2d50:	2f314032 	svccs	0x00314032
    2d54:	01040200 	mrseq	r0, R12_usr
    2d58:	21062e06 	tstcs	r6, r6, lsl #28
    2d5c:	552e0903 	strpl	r0, [lr, #-2307]!	; 0x903
    2d60:	7a034223 	bvc	d35f4 <__Stack_Size+0xd31f4>
    2d64:	7a03342e 	bvc	cfe24 <__Stack_Size+0xcfa24>
    2d68:	7a03342e 	bvc	cfe28 <__Stack_Size+0xcfa28>
    2d6c:	4b773420 	blmi	1dcfdf4 <__Stack_Size+0x1dcf9f4>
    2d70:	032e6f03 	teqeq	lr, #3, 30
    2d74:	08022012 	stmdaeq	r2, {r1, r4, sp}
    2d78:	00010100 	andeq	r0, r1, r0, lsl #2
    2d7c:	1d480205 	sfmne	f0, 2, [r8, #-20]	; 0xffffffec
    2d80:	88030800 	stmdahi	r3, {fp}
    2d84:	67210103 	strvs	r0, [r1, -r3, lsl #2]!
    2d88:	0007024c 	andeq	r0, r7, ip, asr #4
    2d8c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d90:	001d6c02 	andseq	r6, sp, r2, lsl #24
    2d94:	03a20308 			; <UNDEFINED> instruction: 0x03a20308
    2d98:	231d1501 	tstcs	sp, #4194304	; 0x400000
    2d9c:	233d222f 	teqcs	sp, #-268435454	; 0xf0000002
    2da0:	0003022f 	andeq	r0, r3, pc, lsr #4
    2da4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2da8:	001d8802 	andseq	r8, sp, r2, lsl #16
    2dac:	07f60308 	ldrbeq	r0, [r6, r8, lsl #6]!
    2db0:	4c682501 	cfstr64mi	mvdx2, [r8], #-4
    2db4:	4a180359 	bmi	603b20 <__Stack_Size+0x603720>
    2db8:	01000e02 	tsteq	r0, r2, lsl #28
    2dbc:	02050001 	andeq	r0, r5, #1
    2dc0:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
    2dc4:	0106ed03 	tsteq	r6, r3, lsl #26
    2dc8:	3f201103 	svccc	0x00201103
    2dcc:	311d232b 	tstcc	sp, fp, lsr #6
    2dd0:	302f5d47 	eorcc	r5, pc, r7, asr #26
    2dd4:	3d3f5a4c 	vldmdbcc	pc!, {s10-s85}
    2dd8:	4a7db103 	bmi	1f6f1ec <__Stack_Size+0x1f6edec>
    2ddc:	3040304e 	subcc	r3, r0, lr, asr #32
    2de0:	3d3d294f 	ldccc	9, cr2, [sp, #-316]!	; 0xfffffec4
    2de4:	304a1003 	subcc	r1, sl, r3
    2de8:	593c3c03 	ldmdbpl	ip!, {r0, r1, sl, fp, ip, sp}
    2dec:	3d3c4403 	cfldrscc	mvf4, [ip, #-12]!
    2df0:	3d30443e 	cfldrscc	mvf4, [r0, #-248]!	; 0xffffff08
    2df4:	0b033e3d 	bleq	d26f0 <__Stack_Size+0xd22f0>
    2df8:	4130313c 	teqmi	r0, ip, lsr r1
    2dfc:	03303331 	teqeq	r0, #-1006632960	; 0xc4000000
    2e00:	0a032e09 	beq	ce62c <__Stack_Size+0xce22c>
    2e04:	03aa362e 			; <UNDEFINED> instruction: 0x03aa362e
    2e08:	10032e75 	andne	r2, r3, r5, ror lr
    2e0c:	3c1a0320 	ldccc	3, cr0, [sl], {32}
    2e10:	302f3e30 	eorcc	r3, pc, r0, lsr lr	; <UNPREDICTABLE>
    2e14:	303e303e 	eorscc	r3, lr, lr, lsr r0
    2e18:	4b695a42 	blmi	1a59728 <__Stack_Size+0x1a59328>
    2e1c:	5175305e 	cmnpl	r5, lr, asr r0
    2e20:	200e0330 	andcs	r0, lr, r0, lsr r3
    2e24:	43207203 	teqmi	r0, #805306368	; 0x30000000
    2e28:	2075035f 	rsbscs	r0, r5, pc, asr r3
    2e2c:	59314032 	ldmdbpl	r1!, {r1, r4, r5, lr}
    2e30:	303c0903 	eorscc	r0, ip, r3, lsl #18
    2e34:	4b593050 	blmi	164ef7c <__Stack_Size+0x164eb7c>
    2e38:	3d228967 	stccc	9, cr8, [r2, #-412]!	; 0xfffffe64
    2e3c:	67322f23 	ldrvs	r2, [r2, -r3, lsr #30]!
    2e40:	31694130 	cmncc	r9, r0, lsr r1
    2e44:	3f4d413f 	svccc	0x004d413f
    2e48:	3015083e 	andscc	r0, r5, lr, lsr r8
    2e4c:	405a305a 	subsmi	r3, sl, sl, asr r0
    2e50:	032f404b 	teqeq	pc, #75	; 0x4b
    2e54:	032f4a39 	teqeq	pc, #233472	; 0x39000
    2e58:	032e7ecc 	teqeq	lr, #204, 28	; 0xcc0
    2e5c:	0b032e2c 	bleq	ce714 <__Stack_Size+0xce314>
    2e60:	000c022e 	andeq	r0, ip, lr, lsr #4
    2e64:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e68:	0020a802 	eoreq	sl, r0, r2, lsl #16
    2e6c:	07cb0308 	strbeq	r0, [fp, r8, lsl #6]
    2e70:	003e2101 	eorseq	r2, lr, r1, lsl #2
    2e74:	06010402 	streq	r0, [r1], -r2, lsl #8
    2e78:	0033062e 	eorseq	r0, r3, lr, lsr #12
    2e7c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2e80:	ea03062e 	b	c4740 <__Stack_Size+0xc4340>
    2e84:	221e2e7b 	andscs	r2, lr, #1968	; 0x7b0
    2e88:	1f592633 	svcne	0x00592633
    2e8c:	1b252f21 	blne	94eb18 <__Stack_Size+0x94e718>
    2e90:	21307833 	teqcs	r0, r3, lsr r8
    2e94:	211f2f1f 	tstcs	pc, pc, lsl pc	; <UNPREDICTABLE>
    2e98:	1e3e3f2f 	cdpne	15, 3, cr3, cr14, cr15, {1}
    2e9c:	40223222 	eormi	r3, r2, r2, lsr #4
    2ea0:	03ef032f 	mvneq	r0, #-1140850688	; 0xbc000000
    2ea4:	03303fac 	teqeq	r0, #172, 30	; 0x2b0
    2ea8:	17034a76 	smlsdxne	r3, r6, sl, r4
    2eac:	022d3120 	eoreq	r3, sp, #32, 2
    2eb0:	0101000e 	tsteq	r1, lr
    2eb4:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    2eb8:	03080021 	movweq	r0, #32801	; 0x8021
    2ebc:	250108a2 	strcs	r0, [r1, #-2210]	; 0x8a2
    2ec0:	02001d23 	andeq	r1, r0, #2240	; 0x8c0
    2ec4:	00230104 	eoreq	r0, r3, r4, lsl #2
    2ec8:	30030402 	andcc	r0, r3, r2, lsl #8
    2ecc:	03040200 	movweq	r0, #16896	; 0x4200
    2ed0:	090232e2 	stmdbeq	r2, {r1, r5, r6, r7, r9, ip, sp}
    2ed4:	00010100 	andeq	r0, r1, r0, lsl #2
    2ed8:	21b40205 			; <UNDEFINED> instruction: 0x21b40205
    2edc:	a3030800 	movwge	r0, #14336	; 0x3800
    2ee0:	3e210107 	sufccs	f0, f1, f7
    2ee4:	01040200 	mrseq	r0, R12_usr
    2ee8:	30062e06 	andcc	r2, r6, r6, lsl #28
    2eec:	00303f30 	eorseq	r3, r0, r0, lsr pc
    2ef0:	3d010402 	cfstrscc	mvf0, [r1, #-8]
    2ef4:	01040200 	mrseq	r0, R12_usr
    2ef8:	4c3d311f 	ldfmis	f3, [sp], #-124	; 0xffffff84
    2efc:	2d312350 	ldccs	3, cr2, [r1, #-320]!	; 0xfffffec0
    2f00:	01000902 	tsteq	r0, r2, lsl #18
    2f04:	02050001 	andeq	r0, r5, #1
    2f08:	08002210 	stmdaeq	r0, {r4, r9, sp}
    2f0c:	0108ba03 	tsteq	r8, r3, lsl #20
    2f10:	01000102 	tsteq	r0, r2, lsl #2
    2f14:	0000a501 	andeq	sl, r0, r1, lsl #10
    2f18:	4c000200 	sfmmi	f0, 4, [r0], {-0}
    2f1c:	02000000 	andeq	r0, r0, #0
    2f20:	0d0efb01 	vstreq	d15, [lr, #-4]
    2f24:	01010100 	mrseq	r0, (UNDEF: 17)
    2f28:	00000001 	andeq	r0, r0, r1
    2f2c:	01000001 	tsteq	r0, r1
    2f30:	2f62696c 	svccs	0x0062696c
    2f34:	5f425355 	svcpl	0x00425355
    2f38:	2f62696c 	svccs	0x0062696c
    2f3c:	00637273 	rsbeq	r7, r3, r3, ror r2
    2f40:	2f62696c 	svccs	0x0062696c
    2f44:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2f48:	62737500 	rsbsvs	r7, r3, #0, 10
    2f4c:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    2f50:	0100632e 	tsteq	r0, lr, lsr #6
    2f54:	74730000 	ldrbtvc	r0, [r3], #-0
    2f58:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f5c:	5f783031 	svcpl	0x00783031
    2f60:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2f64:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2f68:	00000000 	andeq	r0, r0, r0
    2f6c:	22120205 	andscs	r0, r2, #1342177280	; 0x50000000
    2f70:	24030800 	strcs	r0, [r3], #-2048	; 0x800
    2f74:	232b2401 	teqcs	fp, #16777216	; 0x1000000
    2f78:	0021232b 	eoreq	r2, r1, fp, lsr #6
    2f7c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2f80:	04020020 	streq	r0, [r2], #-32
    2f84:	004e0603 	subeq	r0, lr, r3, lsl #12
    2f88:	2c030402 	cfstrscs	mvf0, [r3], {2}
    2f8c:	03040200 	movweq	r0, #16896	; 0x4200
    2f90:	04020030 	streq	r0, [r2], #-48	; 0x30
    2f94:	024e2f03 	subeq	r2, lr, #3, 30
    2f98:	01010001 	tsteq	r1, r1
    2f9c:	42020500 	andmi	r0, r2, #0, 10
    2fa0:	03080022 	movweq	r0, #32802	; 0x8022
    2fa4:	2b24013d 	blcs	9034a0 <__Stack_Size+0x9030a0>
    2fa8:	21232b23 	teqcs	r3, r3, lsr #22
    2fac:	01040200 	mrseq	r0, R12_usr
    2fb0:	02002006 	andeq	r2, r0, #6
    2fb4:	30060304 	andcc	r0, r6, r4, lsl #6
    2fb8:	00010269 	andeq	r0, r1, r9, ror #4
    2fbc:	05160101 	ldreq	r0, [r6, #-257]	; 0x101
    2fc0:	00020000 	andeq	r0, r2, r0
    2fc4:	0000006d 	andeq	r0, r0, sp, rrx
    2fc8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2fcc:	0101000d 	tsteq	r1, sp
    2fd0:	00000101 	andeq	r0, r0, r1, lsl #2
    2fd4:	00000100 	andeq	r0, r0, r0, lsl #2
    2fd8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2fdc:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2fe0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2fe4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2fe8:	62696c00 	rsbvs	r6, r9, #0, 24
    2fec:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2ff0:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2ff8 <__Stack_Size+0x2bf8>
    2ff4:	552f6269 	strpl	r6, [pc, #-617]!	; 2d93 <__Stack_Size+0x2993>
    2ff8:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2ffc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3000:	0000636e 	andeq	r6, r0, lr, ror #6
    3004:	5f627375 	svcpl	0x00627375
    3008:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    300c:	0100632e 	tsteq	r0, lr, lsr #6
    3010:	74730000 	ldrbtvc	r0, [r3], #-0
    3014:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3018:	5f783031 	svcpl	0x00783031
    301c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    3020:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    3024:	73750000 	cmnvc	r5, #0
    3028:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    302c:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3030:	00000300 	andeq	r0, r0, r0, lsl #6
    3034:	02050000 	andeq	r0, r5, #0
    3038:	00000000 	andeq	r0, r0, r0
    303c:	13012303 	movwne	r2, #4867	; 0x1303
    3040:	01000602 	tsteq	r0, r2, lsl #12
    3044:	02050001 	andeq	r0, r5, #1
    3048:	00000000 	andeq	r0, r0, r0
    304c:	13012f03 	movwne	r2, #7939	; 0x1f03
    3050:	0004022f 	andeq	r0, r4, pc, lsr #4
    3054:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3058:	00000002 	andeq	r0, r0, r2
    305c:	013b0300 	teqeq	fp, r0, lsl #6
    3060:	00060213 	andeq	r0, r6, r3, lsl r2
    3064:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3068:	00000002 	andeq	r0, r0, r2
    306c:	00c70300 	sbceq	r0, r7, r0, lsl #6
    3070:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    3074:	01010004 	tsteq	r1, r4
    3078:	00020500 	andeq	r0, r2, r0, lsl #10
    307c:	03000000 	movweq	r0, #0
    3080:	130100d3 	movwne	r0, #4307	; 0x10d3
    3084:	0004022f 	andeq	r0, r4, pc, lsr #4
    3088:	05000101 	streq	r0, [r0, #-257]	; 0x101
    308c:	00000002 	andeq	r0, r0, r2
    3090:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    3094:	06021301 	streq	r1, [r2], -r1, lsl #6
    3098:	00010100 	andeq	r0, r1, r0, lsl #2
    309c:	00000205 	andeq	r0, r0, r5, lsl #4
    30a0:	eb030000 	bl	c30a8 <__Stack_Size+0xc2ca8>
    30a4:	2f130100 	svccs	0x00130100
    30a8:	01000402 	tsteq	r0, r2, lsl #8
    30ac:	02050001 	andeq	r0, r5, #1
    30b0:	08002268 	stmdaeq	r0, {r3, r5, r6, r9, sp}
    30b4:	0100f703 	tsteq	r0, r3, lsl #14
    30b8:	00080213 	andeq	r0, r8, r3, lsl r2
    30bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30c0:	00000002 	andeq	r0, r0, r2
    30c4:	01830300 	orreq	r0, r3, r0, lsl #6
    30c8:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30cc:	01010004 	tsteq	r1, r4
    30d0:	00020500 	andeq	r0, r2, r0, lsl #10
    30d4:	03000000 	movweq	r0, #0
    30d8:	13010190 	movwne	r0, #4496	; 0x1190
    30dc:	01000702 	tsteq	r0, r2, lsl #14
    30e0:	02050001 	andeq	r0, r5, #1
    30e4:	00000000 	andeq	r0, r0, r0
    30e8:	01019c03 	tsteq	r1, r3, lsl #24
    30ec:	02026713 	andeq	r6, r2, #4980736	; 0x4c0000
    30f0:	00010100 	andeq	r0, r1, r0, lsl #2
    30f4:	22780205 	rsbscs	r0, r8, #1342177280	; 0x50000000
    30f8:	a9030800 	stmdbge	r3, {fp}
    30fc:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    3100:	0101000e 	tsteq	r1, lr
    3104:	00020500 	andeq	r0, r2, r0, lsl #10
    3108:	03000000 	movweq	r0, #0
    310c:	130101b5 	movwne	r0, #4533	; 0x11b5
    3110:	00030267 	andeq	r0, r3, r7, ror #4
    3114:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3118:	00229402 	eoreq	r9, r2, r2, lsl #8
    311c:	01c20308 	biceq	r0, r2, r8, lsl #6
    3120:	19021301 	stmdbne	r2, {r0, r8, r9, ip}
    3124:	00010100 	andeq	r0, r1, r0, lsl #2
    3128:	22c60205 	sbccs	r0, r6, #1342177280	; 0x50000000
    312c:	cf030800 	svcgt	0x00030800
    3130:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    3134:	01010019 	tsteq	r1, r9, lsl r0
    3138:	00020500 	andeq	r0, r2, r0, lsl #10
    313c:	03000000 	movweq	r0, #0
    3140:	030101dc 	movweq	r0, #4572	; 0x11dc
    3144:	c2030141 	andgt	r0, r3, #1073741840	; 0x40000010
    3148:	be035800 	cdplt	8, 0, cr5, cr3, cr0, {0}
    314c:	c203207f 	andgt	r2, r3, #127	; 0x7f
    3150:	3e222000 	cdpcc	0, 2, cr2, cr2, cr0, {0}
    3154:	00050230 	andeq	r0, r5, r0, lsr r2
    3158:	05000101 	streq	r0, [r0, #-257]	; 0x101
    315c:	00000002 	andeq	r0, r0, r2
    3160:	01f10300 	mvnseq	r0, r0, lsl #6
    3164:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3168:	01010003 	tsteq	r1, r3
    316c:	00020500 	andeq	r0, r2, r0, lsl #10
    3170:	03000000 	movweq	r0, #0
    3174:	130101fd 	movwne	r0, #4605	; 0x11fd
    3178:	00030267 	andeq	r0, r3, r7, ror #4
    317c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3180:	0022f802 	eoreq	pc, r2, r2, lsl #16
    3184:	02890308 	addeq	r0, r9, #8, 6	; 0x20000000
    3188:	13021301 	movwne	r1, #8961	; 0x2301
    318c:	00010100 	andeq	r0, r1, r0, lsl #2
    3190:	231e0205 	tstcs	lr, #1342177280	; 0x50000000
    3194:	95030800 	strls	r0, [r3, #-2048]	; 0x800
    3198:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    319c:	01010013 	tsteq	r1, r3, lsl r0
    31a0:	00020500 	andeq	r0, r2, r0, lsl #10
    31a4:	03000000 	movweq	r0, #0
    31a8:	130102a1 	movwne	r0, #4769	; 0x12a1
    31ac:	01001002 	tsteq	r0, r2
    31b0:	02050001 	andeq	r0, r5, #1
    31b4:	00000000 	andeq	r0, r0, r0
    31b8:	0102ad03 	tsteq	r2, r3, lsl #26
    31bc:	00100213 	andseq	r0, r0, r3, lsl r2
    31c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31c4:	00234402 	eoreq	r4, r3, r2, lsl #8
    31c8:	02b80308 	adcseq	r0, r8, #8, 6	; 0x20000000
    31cc:	10021301 	andne	r1, r2, r1, lsl #6
    31d0:	00010100 	andeq	r0, r1, r0, lsl #2
    31d4:	00000205 	andeq	r0, r0, r5, lsl #4
    31d8:	c3030000 	movwgt	r0, #12288	; 0x3000
    31dc:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31e0:	01010010 	tsteq	r1, r0, lsl r0
    31e4:	00020500 	andeq	r0, r2, r0, lsl #10
    31e8:	03000000 	movweq	r0, #0
    31ec:	130102ce 	movwne	r0, #4814	; 0x12ce
    31f0:	01001002 	tsteq	r0, r2
    31f4:	02050001 	andeq	r0, r5, #1
    31f8:	00000000 	andeq	r0, r0, r0
    31fc:	0102d903 	tsteq	r2, r3, lsl #18
    3200:	00100213 	andseq	r0, r0, r3, lsl r2
    3204:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3208:	00000002 	andeq	r0, r0, r2
    320c:	02e40300 	rsceq	r0, r4, #0, 6
    3210:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    3214:	01010005 	tsteq	r1, r5
    3218:	00020500 	andeq	r0, r2, r0, lsl #10
    321c:	03000000 	movweq	r0, #0
    3220:	130102ef 	movwne	r0, #4847	; 0x12ef
    3224:	00050283 	andeq	r0, r5, r3, lsl #5
    3228:	05000101 	streq	r0, [r0, #-257]	; 0x101
    322c:	00000002 	andeq	r0, r0, r2
    3230:	02fa0300 	rscseq	r0, sl, #0, 6
    3234:	0c021301 	stceq	3, cr1, [r2], {1}
    3238:	00010100 	andeq	r0, r1, r0, lsl #2
    323c:	00000205 	andeq	r0, r0, r5, lsl #4
    3240:	85030000 	strhi	r0, [r3, #-0]
    3244:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3248:	0101000e 	tsteq	r1, lr
    324c:	00020500 	andeq	r0, r2, r0, lsl #10
    3250:	03000000 	movweq	r0, #0
    3254:	13010390 	movwne	r0, #5008	; 0x1390
    3258:	01001002 	tsteq	r0, r2
    325c:	02050001 	andeq	r0, r5, #1
    3260:	00000000 	andeq	r0, r0, r0
    3264:	01039b03 	tsteq	r3, r3, lsl #22
    3268:	00100213 	andseq	r0, r0, r3, lsl r2
    326c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3270:	00236402 	eoreq	r6, r3, r2, lsl #8
    3274:	03a60308 			; <UNDEFINED> instruction: 0x03a60308
    3278:	13021301 	movwne	r1, #8961	; 0x2301
    327c:	00010100 	andeq	r0, r1, r0, lsl #2
    3280:	238a0205 	orrcs	r0, sl, #1342177280	; 0x50000000
    3284:	b1030800 	tstlt	r3, r0, lsl #16
    3288:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    328c:	01010013 	tsteq	r1, r3, lsl r0
    3290:	00020500 	andeq	r0, r2, r0, lsl #10
    3294:	03000000 	movweq	r0, #0
    3298:	130103bd 	movwne	r0, #5053	; 0x13bd
    329c:	01010008 	tsteq	r1, r8
    32a0:	00020500 	andeq	r0, r2, r0, lsl #10
    32a4:	03000000 	movweq	r0, #0
    32a8:	130103c8 	movwne	r0, #5064	; 0x13c8
    32ac:	00030267 	andeq	r0, r3, r7, ror #4
    32b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32b4:	0023b002 	eoreq	fp, r3, r2
    32b8:	03d40308 	bicseq	r0, r4, #8, 6	; 0x20000000
    32bc:	10021301 	andne	r1, r2, r1, lsl #6
    32c0:	00010100 	andeq	r0, r1, r0, lsl #2
    32c4:	23d00205 	bicscs	r0, r0, #1342177280	; 0x50000000
    32c8:	e0030800 	and	r0, r3, r0, lsl #16
    32cc:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32d0:	01010010 	tsteq	r1, r0, lsl r0
    32d4:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
    32d8:	03080023 	movweq	r0, #32803	; 0x8023
    32dc:	130103eb 	movwne	r0, #5099	; 0x13eb
    32e0:	000502ad 	andeq	r0, r5, sp, lsr #5
    32e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32e8:	00241002 	eoreq	r1, r4, r2
    32ec:	03f60308 	mvnseq	r0, #8, 6	; 0x20000000
    32f0:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    32f4:	01010007 	tsteq	r1, r7
    32f8:	30020500 	andcc	r0, r2, r0, lsl #10
    32fc:	03080024 	movweq	r0, #32804	; 0x8024
    3300:	13010482 	movwne	r0, #5250	; 0x1482
    3304:	01000e02 	tsteq	r0, r2, lsl #28
    3308:	02050001 	andeq	r0, r5, #1
    330c:	00000000 	andeq	r0, r0, r0
    3310:	01048e03 	tsteq	r4, r3, lsl #28
    3314:	04020013 	streq	r0, [r2], #-19
    3318:	002e0601 	eoreq	r0, lr, r1, lsl #12
    331c:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    3320:	08040200 	stmdaeq	r4, {r9}
    3324:	00020258 	andeq	r0, r2, r8, asr r2
    3328:	05000101 	streq	r0, [r0, #-257]	; 0x101
    332c:	00244c02 	eoreq	r4, r4, r2, lsl #24
    3330:	049a0308 	ldreq	r0, [sl], #776	; 0x308
    3334:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3338:	ac060104 	stfges	f0, [r6], {4}
    333c:	02040200 	andeq	r0, r4, #0, 4
    3340:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    3344:	06025808 	streq	r5, [r2], -r8, lsl #16
    3348:	00010100 	andeq	r0, r1, r0, lsl #2
    334c:	00000205 	andeq	r0, r0, r5, lsl #4
    3350:	a5030000 	strge	r0, [r3, #-0]
    3354:	91130104 	tstls	r3, r4, lsl #2
    3358:	01000702 	tsteq	r0, r2, lsl #14
    335c:	02050001 	andeq	r0, r5, #1
    3360:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
    3364:	0104b003 	tsteq	r4, r3
    3368:	07029113 	smladeq	r2, r3, r1, r9
    336c:	00010100 	andeq	r0, r1, r0, lsl #2
    3370:	00000205 	andeq	r0, r0, r5, lsl #4
    3374:	bd030000 	stclt	0, cr0, [r3, #-0]
    3378:	02210104 	eoreq	r0, r1, #4, 2
    337c:	0101001b 	tsteq	r1, fp, lsl r0
    3380:	00020500 	andeq	r0, r2, r0, lsl #10
    3384:	03000000 	movweq	r0, #0
    3388:	130104c9 	movwne	r0, #5321	; 0x14c9
    338c:	01001002 	tsteq	r0, r2
    3390:	02050001 	andeq	r0, r5, #1
    3394:	00000000 	andeq	r0, r0, r0
    3398:	0104d503 	tsteq	r4, r3, lsl #10
    339c:	00100213 	andseq	r0, r0, r3, lsl r2
    33a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33a4:	00000002 	andeq	r0, r0, r2
    33a8:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    33ac:	02ad1301 	adceq	r1, sp, #67108864	; 0x4000000
    33b0:	01010005 	tsteq	r1, r5
    33b4:	00020500 	andeq	r0, r2, r0, lsl #10
    33b8:	03000000 	movweq	r0, #0
    33bc:	130104eb 	movwne	r0, #5355	; 0x14eb
    33c0:	00070291 	muleq	r7, r1, r2
    33c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33c8:	00000002 	andeq	r0, r0, r2
    33cc:	04f70300 	ldrbteq	r0, [r7], #768	; 0x300
    33d0:	211f1301 	tstcs	pc, r1, lsl #6
    33d4:	01040200 	mrseq	r0, R12_usr
    33d8:	02002006 	andeq	r2, r0, #6
    33dc:	00ac0304 	adceq	r0, ip, r4, lsl #6
    33e0:	ac040402 	cfstrsge	mvf0, [r4], {2}
    33e4:	0a040200 	beq	103bec <__Stack_Size+0x1037ec>
    33e8:	04020066 	streq	r0, [r2], #-102	; 0x66
    33ec:	02009e10 	andeq	r9, r0, #16, 28	; 0x100
    33f0:	009e0204 	addseq	r0, lr, r4, lsl #4
    33f4:	2e0b0402 	cdpcs	4, 0, cr0, cr11, cr2, {0}
    33f8:	11040200 	mrsne	r0, R12_usr
    33fc:	02001208 	andeq	r1, r0, #8, 4	; 0x80000000
    3400:	02581704 	subseq	r1, r8, #4, 14	; 0x100000
    3404:	01010009 	tsteq	r1, r9
    3408:	00020500 	andeq	r0, r2, r0, lsl #10
    340c:	03000000 	movweq	r0, #0
    3410:	13010583 	movwne	r0, #5507	; 0x1583
    3414:	01040200 	mrseq	r0, R12_usr
    3418:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    341c:	00ac0304 	adceq	r0, ip, r4, lsl #6
    3420:	9e040402 	cdpls	4, 0, cr0, cr4, cr2, {0}
    3424:	0a040200 	beq	103c2c <__Stack_Size+0x10382c>
    3428:	04020058 	streq	r0, [r2], #-88	; 0x58
    342c:	02002e02 	andeq	r2, r0, #2, 28
    3430:	022e0b04 	eoreq	r0, lr, #4, 22	; 0x1000
    3434:	0101000e 	tsteq	r1, lr
    3438:	00020500 	andeq	r0, r2, r0, lsl #10
    343c:	03000000 	movweq	r0, #0
    3440:	1301058f 	movwne	r0, #5519	; 0x158f
    3444:	01040200 	mrseq	r0, R12_usr
    3448:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    344c:	00ac0304 	adceq	r0, ip, r4, lsl #6
    3450:	9e040402 	cdpls	4, 0, cr0, cr4, cr2, {0}
    3454:	0a040200 	beq	103c5c <__Stack_Size+0x10385c>
    3458:	04020058 	streq	r0, [r2], #-88	; 0x58
    345c:	02002e02 	andeq	r2, r0, #2, 28
    3460:	022e0b04 	eoreq	r0, lr, #4, 22	; 0x1000
    3464:	0101000e 	tsteq	r1, lr
    3468:	00020500 	andeq	r0, r2, r0, lsl #10
    346c:	03000000 	movweq	r0, #0
    3470:	1301059b 	movwne	r0, #5531	; 0x159b
    3474:	00070291 	muleq	r7, r1, r2
    3478:	05000101 	streq	r0, [r0, #-257]	; 0x101
    347c:	00000002 	andeq	r0, r0, r2
    3480:	05a70300 	streq	r0, [r7, #768]!	; 0x300
    3484:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    3488:	01010007 	tsteq	r1, r7
    348c:	00020500 	andeq	r0, r2, r0, lsl #10
    3490:	03000000 	movweq	r0, #0
    3494:	130105b3 	movwne	r0, #5555	; 0x15b3
    3498:	2546a1bc 	strbcs	sl, [r6, #-444]	; 0x1bc
    349c:	01000702 	tsteq	r0, r2, lsl #14
    34a0:	02050001 	andeq	r0, r5, #1
    34a4:	00000000 	andeq	r0, r0, r0
    34a8:	0105c403 	tsteq	r5, r3, lsl #8
    34ac:	30d83013 	sbcscc	r3, r8, r3, lsl r0
    34b0:	01000f02 	tsteq	r0, r2, lsl #30
    34b4:	02050001 	andeq	r0, r5, #1
    34b8:	00000000 	andeq	r0, r0, r0
    34bc:	0105d703 	tsteq	r5, r3, lsl #14
    34c0:	00030216 	andeq	r0, r3, r6, lsl r2
    34c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34c8:	0024ac02 	eoreq	sl, r4, r2, lsl #24
    34cc:	05e40308 	strbeq	r0, [r4, #776]!	; 0x308
    34d0:	02301601 	eorseq	r1, r0, #1048576	; 0x100000
    34d4:	01010003 	tsteq	r1, r3
    34d8:	000000bd 	strheq	r0, [r0], -sp
    34dc:	00870002 	addeq	r0, r7, r2
    34e0:	01020000 	mrseq	r0, (UNDEF: 2)
    34e4:	000d0efb 	strdeq	r0, [sp], -fp
    34e8:	01010101 	tsteq	r1, r1, lsl #2
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	6c010000 	stcvs	0, cr0, [r1], {-0}
    34f4:	552f6269 	strpl	r6, [pc, #-617]!	; 3293 <__Stack_Size+0x2e93>
    34f8:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    34fc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3500:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3504:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3508:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    350c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3510:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3514:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3518:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    351c:	73750000 	cmnvc	r5, #0
    3520:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    3524:	00632e6c 	rsbeq	r2, r3, ip, ror #28
    3528:	73000001 	movwvc	r0, #1
    352c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3530:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3534:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3538:	00682e65 	rsbeq	r2, r8, r5, ror #28
    353c:	75000002 	strvc	r0, [r0, #-2]
    3540:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3544:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3548:	00030068 	andeq	r0, r3, r8, rrx
    354c:	62737500 	rsbsvs	r7, r3, #0, 10
    3550:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3554:	00682e74 	rsbeq	r2, r8, r4, ror lr
    3558:	75000003 	strvc	r0, [r0, #-3]
    355c:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 3398 <__Stack_Size+0x2f98>
    3560:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    3564:	00000300 	andeq	r0, r0, r0, lsl #6
    3568:	02050000 	andeq	r0, r5, #0
    356c:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    3570:	17012303 	strne	r2, [r1, -r3, lsl #6]
    3574:	3e211f2f 	cdpcc	15, 2, cr1, cr1, cr15, {1}
    3578:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    357c:	01010007 	tsteq	r1, r7
    3580:	d8020500 	stmdale	r2, {r8, sl}
    3584:	03080024 	movweq	r0, #32804	; 0x8024
    3588:	260100df 			; <UNDEFINED> instruction: 0x260100df
    358c:	263c7a03 	ldrtcs	r7, [ip], -r3, lsl #20
    3590:	8213033f 	andshi	r0, r3, #-67108864	; 0xfc000000
    3594:	01000202 	tsteq	r0, r2, lsl #4
    3598:	0000e501 	andeq	lr, r0, r1, lsl #10
    359c:	88000200 	stmdahi	r0, {r9}
    35a0:	02000000 	andeq	r0, r0, #0
    35a4:	0d0efb01 	vstreq	d15, [lr, #-4]
    35a8:	01010100 	mrseq	r0, (UNDEF: 17)
    35ac:	00000001 	andeq	r0, r0, r1
    35b0:	01000001 	tsteq	r0, r1
    35b4:	2f62696c 	svccs	0x0062696c
    35b8:	5f425355 	svcpl	0x00425355
    35bc:	2f62696c 	svccs	0x0062696c
    35c0:	00637273 	rsbeq	r7, r3, r3, ror r2
    35c4:	2f62696c 	svccs	0x0062696c
    35c8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    35cc:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    35d0:	53552f62 	cmppl	r5, #392	; 0x188
    35d4:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    35d8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    35dc:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    35e0:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    35e4:	632e746e 	teqvs	lr, #1845493760	; 0x6e000000
    35e8:	00000100 	andeq	r0, r0, r0, lsl #2
    35ec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    35f0:	30316632 	eorscc	r6, r1, r2, lsr r6
    35f4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    35f8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    35fc:	00000200 	andeq	r0, r0, r0, lsl #4
    3600:	5f627375 	svcpl	0x00627375
    3604:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3608:	0300682e 	movweq	r6, #2094	; 0x82e
    360c:	73750000 	cmnvc	r5, #0
    3610:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    3614:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    3618:	00000300 	andeq	r0, r0, r0, lsl #6
    361c:	5f627375 	svcpl	0x00627375
    3620:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    3624:	0300682e 	movweq	r6, #2094	; 0x82e
    3628:	00000000 	andeq	r0, r0, r0
    362c:	24fc0205 	ldrbtcs	r0, [ip], #517	; 0x205
    3630:	2a030800 	bcs	c5638 <__Stack_Size+0xc5238>
    3634:	853e2101 	ldrhi	r2, [lr, #-257]!	; 0x101
    3638:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    363c:	4b2f1f3d 	blmi	bcb338 <__Stack_Size+0xbcaf38>
    3640:	5944cc4c 	stmdbpl	r4, {r2, r3, r6, sl, fp, lr, pc}^
    3644:	4c3c0e03 	ldcmi	14, cr0, [ip], #-12
    3648:	5a43594c 	bpl	10d9b80 <__Stack_Size+0x10d9780>
    364c:	d7083159 	smlsdle	r8, r9, r1, r3
    3650:	91200903 	teqls	r0, r3, lsl #18
    3654:	311d3f5b 	tstcc	sp, fp, asr pc
    3658:	1d935b4e 	vldrne	d5, [r3, #312]	; 0x138
    365c:	13025e31 	movwne	r5, #11825	; 0x2e31
    3660:	00010100 	andeq	r0, r1, r0, lsl #2
    3664:	00000205 	andeq	r0, r0, r5, lsl #4
    3668:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    366c:	76230101 	strtvc	r0, [r3], -r1, lsl #2
    3670:	31675a3e 	cmncc	r7, lr, lsr sl
    3674:	31311d3f 	teqcc	r1, pc, lsr sp
    3678:	311d3f31 	tstcc	sp, r1, lsr pc
    367c:	000b025e 	andeq	r0, fp, lr, asr r2
    3680:	Address 0x0000000000003680 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	000000e4 	andeq	r0, r0, r4, ror #1
     2d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	000002dc 	ldrdeq	r0, [r0], -ip
     304:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
     308:	00000002 	andeq	r0, r0, r2
     30c:	0000000c 	andeq	r0, r0, ip
     310:	000002dc 	ldrdeq	r0, [r0], -ip
     314:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	000002dc 	ldrdeq	r0, [r0], -ip
     324:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
     328:	00000002 	andeq	r0, r0, r2
     32c:	0000000c 	andeq	r0, r0, ip
     330:	000002dc 	ldrdeq	r0, [r0], -ip
     334:	08000b00 	stmdaeq	r0, {r8, r9, fp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	000002dc 	ldrdeq	r0, [r0], -ip
     344:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	000002dc 	ldrdeq	r0, [r0], -ip
     354:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	000002dc 	ldrdeq	r0, [r0], -ip
     364:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	000002dc 	ldrdeq	r0, [r0], -ip
     374:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	0000000c 	andeq	r0, r0, ip
     380:	000002dc 	ldrdeq	r0, [r0], -ip
     384:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	000002dc 	ldrdeq	r0, [r0], -ip
     394:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	000002dc 	ldrdeq	r0, [r0], -ip
     3a4:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	000002dc 	ldrdeq	r0, [r0], -ip
     3b4:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	000002dc 	ldrdeq	r0, [r0], -ip
     3c4:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	000002dc 	ldrdeq	r0, [r0], -ip
     3d4:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	000002dc 	ldrdeq	r0, [r0], -ip
     3e4:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	000002dc 	ldrdeq	r0, [r0], -ip
     3f4:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	000002dc 	ldrdeq	r0, [r0], -ip
     404:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     408:	00000002 	andeq	r0, r0, r2
     40c:	0000000c 	andeq	r0, r0, ip
     410:	000002dc 	ldrdeq	r0, [r0], -ip
     414:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	000002dc 	ldrdeq	r0, [r0], -ip
     424:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	000002dc 	ldrdeq	r0, [r0], -ip
     434:	00000000 	andeq	r0, r0, r0
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	000002dc 	ldrdeq	r0, [r0], -ip
     444:	00000000 	andeq	r0, r0, r0
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	000002dc 	ldrdeq	r0, [r0], -ip
     454:	00000000 	andeq	r0, r0, r0
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	000002dc 	ldrdeq	r0, [r0], -ip
     464:	00000000 	andeq	r0, r0, r0
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	000002dc 	ldrdeq	r0, [r0], -ip
     474:	00000000 	andeq	r0, r0, r0
     478:	00000002 	andeq	r0, r0, r2
     47c:	0000000c 	andeq	r0, r0, ip
     480:	000002dc 	ldrdeq	r0, [r0], -ip
     484:	00000000 	andeq	r0, r0, r0
     488:	00000002 	andeq	r0, r0, r2
     48c:	0000000c 	andeq	r0, r0, ip
     490:	000002dc 	ldrdeq	r0, [r0], -ip
     494:	00000000 	andeq	r0, r0, r0
     498:	00000002 	andeq	r0, r0, r2
     49c:	0000000c 	andeq	r0, r0, ip
     4a0:	000002dc 	ldrdeq	r0, [r0], -ip
     4a4:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	000002dc 	ldrdeq	r0, [r0], -ip
     4b4:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
     4b8:	00000002 	andeq	r0, r0, r2
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000002dc 	ldrdeq	r0, [r0], -ip
     4c4:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
     4c8:	00000004 	andeq	r0, r0, r4
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000002dc 	ldrdeq	r0, [r0], -ip
     4d4:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000002dc 	ldrdeq	r0, [r0], -ip
     4e4:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000002dc 	ldrdeq	r0, [r0], -ip
     4f4:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000002dc 	ldrdeq	r0, [r0], -ip
     504:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000002dc 	ldrdeq	r0, [r0], -ip
     514:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000002dc 	ldrdeq	r0, [r0], -ip
     524:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000002dc 	ldrdeq	r0, [r0], -ip
     534:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     538:	00000002 	andeq	r0, r0, r2
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	000002dc 	ldrdeq	r0, [r0], -ip
     544:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     554:	000ec3ce 	andeq	ip, lr, lr, asr #7
     558:	0000000c 	andeq	r0, r0, ip
     55c:	000002dc 	ldrdeq	r0, [r0], -ip
     560:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
     564:	00000002 	andeq	r0, r0, r2
     568:	0000000c 	andeq	r0, r0, ip
     56c:	000002dc 	ldrdeq	r0, [r0], -ip
     570:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
     574:	00000002 	andeq	r0, r0, r2
     578:	0000000c 	andeq	r0, r0, ip
     57c:	000002dc 	ldrdeq	r0, [r0], -ip
     580:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
     584:	00000002 	andeq	r0, r0, r2
     588:	0000000c 	andeq	r0, r0, ip
     58c:	000002dc 	ldrdeq	r0, [r0], -ip
     590:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
     594:	00000002 	andeq	r0, r0, r2
     598:	0000000c 	andeq	r0, r0, ip
     59c:	000002dc 	ldrdeq	r0, [r0], -ip
     5a0:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
     5a4:	00000002 	andeq	r0, r0, r2
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	000002dc 	ldrdeq	r0, [r0], -ip
     5b0:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
     5b4:	00000002 	andeq	r0, r0, r2
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	000002dc 	ldrdeq	r0, [r0], -ip
     5c0:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     5c4:	00000002 	andeq	r0, r0, r2
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	000002dc 	ldrdeq	r0, [r0], -ip
     5d0:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
     5d4:	00000002 	andeq	r0, r0, r2
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	000002dc 	ldrdeq	r0, [r0], -ip
     5e0:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
     5e4:	00000034 	andeq	r0, r0, r4, lsr r0
     5e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000002dc 	ldrdeq	r0, [r0], -ip
     5f8:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     5fc:	0000003c 	andeq	r0, r0, ip, lsr r0
     600:	83100e42 	tsthi	r0, #1056	; 0x420
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002dc 	ldrdeq	r0, [r0], -ip
     614:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002dc 	ldrdeq	r0, [r0], -ip
     624:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002dc 	ldrdeq	r0, [r0], -ip
     634:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002dc 	ldrdeq	r0, [r0], -ip
     644:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002dc 	ldrdeq	r0, [r0], -ip
     654:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002dc 	ldrdeq	r0, [r0], -ip
     664:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002dc 	ldrdeq	r0, [r0], -ip
     674:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002dc 	ldrdeq	r0, [r0], -ip
     684:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002dc 	ldrdeq	r0, [r0], -ip
     694:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002dc 	ldrdeq	r0, [r0], -ip
     6a4:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002dc 	ldrdeq	r0, [r0], -ip
     6b4:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002dc 	ldrdeq	r0, [r0], -ip
     6c4:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002dc 	ldrdeq	r0, [r0], -ip
     6d4:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002dc 	ldrdeq	r0, [r0], -ip
     6e4:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002dc 	ldrdeq	r0, [r0], -ip
     704:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002dc 	ldrdeq	r0, [r0], -ip
     714:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002dc 	ldrdeq	r0, [r0], -ip
     724:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	000002dc 	ldrdeq	r0, [r0], -ip
     734:	08000c00 	stmdaeq	r0, {sl, fp}
     738:	00000002 	andeq	r0, r0, r2
     73c:	0000000c 	andeq	r0, r0, ip
     740:	000002dc 	ldrdeq	r0, [r0], -ip
     744:	08000c02 	stmdaeq	r0, {r1, sl, fp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	000002dc 	ldrdeq	r0, [r0], -ip
     754:	08000c04 	stmdaeq	r0, {r2, sl, fp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     764:	7c020001 	stcvc	0, cr0, [r2], {1}
     768:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000075c 	andeq	r0, r0, ip, asr r7
     774:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     778:	0000000c 	andeq	r0, r0, ip
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	0000075c 	andeq	r0, r0, ip, asr r7
     784:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     788:	00000104 	andeq	r0, r0, r4, lsl #2
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__Stack_Size+0x1227b4>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7a4:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7a8:	00000020 	andeq	r0, r0, r0, lsr #32
     7ac:	0000075c 	andeq	r0, r0, ip, asr r7
     7b0:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
     7b4:	0000005c 	andeq	r0, r0, ip, asr r0
     7b8:	83100e41 	tsthi	r0, #1040	; 0x410
     7bc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c0:	61018e02 	tstvs	r1, r2, lsl #28
     7c4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7c8:	0000000e 	andeq	r0, r0, lr
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000075c 	andeq	r0, r0, ip, asr r7
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	000007dc 	ldrdeq	r0, [r0], -ip
     7f4:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     7f8:	0000006c 	andeq	r0, r0, ip, rrx
     7fc:	83100e41 	tsthi	r0, #1040	; 0x410
     800:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	0000000c 	andeq	r0, r0, ip
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     824:	00000018 	andeq	r0, r0, r8, lsl r0
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000808 	andeq	r0, r0, r8, lsl #16
     830:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
     834:	0000000c 	andeq	r0, r0, ip
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000808 	andeq	r0, r0, r8, lsl #16
     840:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	00000808 	andeq	r0, r0, r8, lsl #16
     850:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
     854:	00000002 	andeq	r0, r0, r2
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000808 	andeq	r0, r0, r8, lsl #16
     860:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     864:	0000005c 	andeq	r0, r0, ip, asr r0
     868:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000808 	andeq	r0, r0, r8, lsl #16
     878:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
     87c:	00000024 	andeq	r0, r0, r4, lsr #32
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000808 	andeq	r0, r0, r8, lsl #16
     888:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     88c:	00000010 	andeq	r0, r0, r0, lsl r0
     890:	0000000c 	andeq	r0, r0, ip
     894:	00000808 	andeq	r0, r0, r8, lsl #16
     898:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     89c:	00000018 	andeq	r0, r0, r8, lsl r0
     8a0:	0000000c 	andeq	r0, r0, ip
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     8ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b0:	00000014 	andeq	r0, r0, r4, lsl r0
     8b4:	00000808 	andeq	r0, r0, r8, lsl #16
     8b8:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     8bc:	00000024 	andeq	r0, r0, r4, lsr #32
     8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8c8:	00000014 	andeq	r0, r0, r4, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
     8d4:	000000e0 	andeq	r0, r0, r0, ror #1
     8d8:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000808 	andeq	r0, r0, r8, lsl #16
     8e8:	08000ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp}
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	00000808 	andeq	r0, r0, r8, lsl #16
     8f8:	08001000 	stmdaeq	r0, {ip}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	00000808 	andeq	r0, r0, r8, lsl #16
     908:	0800100c 	stmdaeq	r0, {r2, r3, ip}
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     918:	7c020001 	stcvc	0, cr0, [r2], {1}
     91c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000910 	andeq	r0, r0, r0, lsl r9
     928:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     92c:	00000028 	andeq	r0, r0, r8, lsr #32
     930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
     940:	00000910 	andeq	r0, r0, r0, lsl r9
     944:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
     948:	00000038 	andeq	r0, r0, r8, lsr r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000910 	andeq	r0, r0, r0, lsl r9
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000004 	andeq	r0, r0, r4
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000910 	andeq	r0, r0, r0, lsl r9
     96c:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	00000910 	andeq	r0, r0, r0, lsl r9
     97c:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
     980:	00000024 	andeq	r0, r0, r4, lsr #32
     984:	83100e41 	tsthi	r0, #1040	; 0x410
     988:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000910 	andeq	r0, r0, r0, lsl r9
     998:	080010cc 	stmdaeq	r0, {r2, r3, r6, r7, ip}
     99c:	00000004 	andeq	r0, r0, r4
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	00000910 	andeq	r0, r0, r0, lsl r9
     9a8:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
     9ac:	00000034 	andeq	r0, r0, r4, lsr r0
     9b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9b4:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9b8:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9bc:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c0:	00000018 	andeq	r0, r0, r8, lsl r0
     9c4:	00000910 	andeq	r0, r0, r0, lsl r9
     9c8:	08001104 	stmdaeq	r0, {r2, r8, ip}
     9cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d4:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9d8:	0000080e 	andeq	r0, r0, lr, lsl #16
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009dc 	ldrdeq	r0, [r0], -ip
     9f4:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	000009dc 	ldrdeq	r0, [r0], -ip
     a04:	00000000 	andeq	r0, r0, r0
     a08:	00000018 	andeq	r0, r0, r8, lsl r0
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	000009dc 	ldrdeq	r0, [r0], -ip
     a14:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
     a18:	00000018 	andeq	r0, r0, r8, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	000009dc 	ldrdeq	r0, [r0], -ip
     a24:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	000009dc 	ldrdeq	r0, [r0], -ip
     a34:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	000009dc 	ldrdeq	r0, [r0], -ip
     a44:	00000000 	andeq	r0, r0, r0
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	000009dc 	ldrdeq	r0, [r0], -ip
     a54:	00000000 	andeq	r0, r0, r0
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	000009dc 	ldrdeq	r0, [r0], -ip
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00000010 	andeq	r0, r0, r0, lsl r0
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	000009dc 	ldrdeq	r0, [r0], -ip
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000010 	andeq	r0, r0, r0, lsl r0
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	000009dc 	ldrdeq	r0, [r0], -ip
     a84:	00000000 	andeq	r0, r0, r0
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	000009dc 	ldrdeq	r0, [r0], -ip
     a94:	00000000 	andeq	r0, r0, r0
     a98:	00000020 	andeq	r0, r0, r0, lsr #32
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	000009dc 	ldrdeq	r0, [r0], -ip
     aa4:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	000009dc 	ldrdeq	r0, [r0], -ip
     ab4:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	000009dc 	ldrdeq	r0, [r0], -ip
     ac4:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
     ac8:	00000036 	andeq	r0, r0, r6, lsr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     ad4:	0000080e 	andeq	r0, r0, lr, lsl #16
     ad8:	00000018 	andeq	r0, r0, r8, lsl r0
     adc:	000009dc 	ldrdeq	r0, [r0], -ip
     ae0:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
     ae4:	00000040 	andeq	r0, r0, r0, asr #32
     ae8:	83100e41 	tsthi	r0, #1040	; 0x410
     aec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	000009dc 	ldrdeq	r0, [r0], -ip
     afc:	00000000 	andeq	r0, r0, r0
     b00:	0000003c 	andeq	r0, r0, ip, lsr r0
     b04:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	000009dc 	ldrdeq	r0, [r0], -ip
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000070 	andeq	r0, r0, r0, ror r0
     b1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009dc 	ldrdeq	r0, [r0], -ip
     b2c:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
     b30:	00000048 	andeq	r0, r0, r8, asr #32
     b34:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b38:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	000009dc 	ldrdeq	r0, [r0], -ip
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000038 	andeq	r0, r0, r8, lsr r0
     b50:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000018 	andeq	r0, r0, r8, lsl r0
     b60:	000009dc 	ldrdeq	r0, [r0], -ip
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00000048 	andeq	r0, r0, r8, asr #32
     b6c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b74:	00018e02 	andeq	r8, r1, r2, lsl #28
     b78:	00000014 	andeq	r0, r0, r4, lsl r0
     b7c:	000009dc 	ldrdeq	r0, [r0], -ip
     b80:	00000000 	andeq	r0, r0, r0
     b84:	000000a0 	andeq	r0, r0, r0, lsr #1
     b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b90:	00000018 	andeq	r0, r0, r8, lsl r0
     b94:	000009dc 	ldrdeq	r0, [r0], -ip
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba0:	83100e41 	tsthi	r0, #1040	; 0x410
     ba4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb0:	000009dc 	ldrdeq	r0, [r0], -ip
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	00000054 	andeq	r0, r0, r4, asr r0
     bbc:	83180e41 	tsthi	r8, #1040	; 0x410
     bc0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bcc 	andeq	r0, r0, ip, asr #23
     bf4:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bcc 	andeq	r0, r0, ip, asr #23
     c04:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bcc 	andeq	r0, r0, ip, asr #23
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00000010 	andeq	r0, r0, r0, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bcc 	andeq	r0, r0, ip, asr #23
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000010 	andeq	r0, r0, r0, lsl r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bcc 	andeq	r0, r0, ip, asr #23
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00000014 	andeq	r0, r0, r4, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	00000000 	andeq	r0, r0, r0
     c58:	000000a4 	andeq	r0, r0, r4, lsr #1
     c5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c60:	02018e02 	andeq	r8, r1, #2, 28
     c64:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c68:	0b42000e 	bleq	1080ca8 <__Stack_Size+0x10808a8>
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000016 	andeq	r0, r0, r6, lsl r0
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c80:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c84:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c88:	0000001c 	andeq	r0, r0, ip, lsl r0
     c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c90:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
     c94:	0000009c 	muleq	r0, ip, r0
     c98:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c9c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca4:	00000001 	andeq	r0, r0, r1
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00000010 	andeq	r0, r0, r0, lsl r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cc0:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	00000006 	andeq	r0, r0, r6
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	00000006 	andeq	r0, r0, r6
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d00:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d10:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
     d14:	00000004 	andeq	r0, r0, r4
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d20:	00000000 	andeq	r0, r0, r0
     d24:	0000000a 	andeq	r0, r0, sl
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00000004 	andeq	r0, r0, r4
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d40:	00000000 	andeq	r0, r0, r0
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d50:	00000000 	andeq	r0, r0, r0
     d54:	0000001c 	andeq	r0, r0, ip, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
     d74:	00000054 	andeq	r0, r0, r4, asr r0
     d78:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d7c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d80:	00000001 	andeq	r0, r0, r1
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	0000002a 	andeq	r0, r0, sl, lsr #32
     d94:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da4:	7c020001 	stcvc	0, cr0, [r2], {1}
     da8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d9c 	muleq	r0, ip, sp
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000034 	andeq	r0, r0, r4, lsr r0
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000d9c 	muleq	r0, ip, sp
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000030 	andeq	r0, r0, r0, lsr r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000d9c 	muleq	r0, ip, sp
     dd4:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
     dd8:	00000014 	andeq	r0, r0, r4, lsl r0
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	00000d9c 	muleq	r0, ip, sp
     de4:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
     de8:	00000084 	andeq	r0, r0, r4, lsl #1
     dec:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     df4:	00000001 	andeq	r0, r0, r1
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d9c 	muleq	r0, ip, sp
     e00:	00000000 	andeq	r0, r0, r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d9c 	muleq	r0, ip, sp
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d9c 	muleq	r0, ip, sp
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000004 	andeq	r0, r0, r4
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d9c 	muleq	r0, ip, sp
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000004 	andeq	r0, r0, r4
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d9c 	muleq	r0, ip, sp
     e40:	00000000 	andeq	r0, r0, r0
     e44:	00000004 	andeq	r0, r0, r4
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d9c 	muleq	r0, ip, sp
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00000006 	andeq	r0, r0, r6
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d9c 	muleq	r0, ip, sp
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d9c 	muleq	r0, ip, sp
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000010 	andeq	r0, r0, r0, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d9c 	muleq	r0, ip, sp
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00000020 	andeq	r0, r0, r0, lsr #32
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d9c 	muleq	r0, ip, sp
     e90:	00000000 	andeq	r0, r0, r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000d9c 	muleq	r0, ip, sp
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000d9c 	muleq	r0, ip, sp
     eb0:	00000000 	andeq	r0, r0, r0
     eb4:	00000010 	andeq	r0, r0, r0, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000d9c 	muleq	r0, ip, sp
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	00000020 	andeq	r0, r0, r0, lsr #32
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000d9c 	muleq	r0, ip, sp
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000d9c 	muleq	r0, ip, sp
     ee0:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000014 	andeq	r0, r0, r4, lsl r0
     eec:	00000d9c 	muleq	r0, ip, sp
     ef0:	08001450 	stmdaeq	r0, {r4, r6, sl, ip}
     ef4:	00000018 	andeq	r0, r0, r8, lsl r0
     ef8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     efc:	00018e02 	andeq	r8, r1, r2, lsl #28
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000d9c 	muleq	r0, ip, sp
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00000010 	andeq	r0, r0, r0, lsl r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000d9c 	muleq	r0, ip, sp
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000d9c 	muleq	r0, ip, sp
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00000020 	andeq	r0, r0, r0, lsr #32
     f30:	00000014 	andeq	r0, r0, r4, lsl r0
     f34:	00000d9c 	muleq	r0, ip, sp
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	0000004c 	andeq	r0, r0, ip, asr #32
     f40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f44:	00018e02 	andeq	r8, r1, r2, lsl #28
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000d9c 	muleq	r0, ip, sp
     f50:	00000000 	andeq	r0, r0, r0
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000d9c 	muleq	r0, ip, sp
     f60:	00000000 	andeq	r0, r0, r0
     f64:	00000018 	andeq	r0, r0, r8, lsl r0
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000d9c 	muleq	r0, ip, sp
     f70:	00000000 	andeq	r0, r0, r0
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000d9c 	muleq	r0, ip, sp
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0000001c 	andeq	r0, r0, ip, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000d9c 	muleq	r0, ip, sp
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000d9c 	muleq	r0, ip, sp
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
     fc4:	0000003c 	andeq	r0, r0, ip, lsr r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fd0:	080014a4 	stmdaeq	r0, {r2, r5, r7, sl, ip}
     fd4:	00000038 	andeq	r0, r0, r8, lsr r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000014 	andeq	r0, r0, r4, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000fa8 	andeq	r0, r0, r8, lsr #31
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1000:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1010:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1020:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    1024:	00000014 	andeq	r0, r0, r4, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1030:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
    1034:	00000010 	andeq	r0, r0, r0, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1040:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
    1044:	00000014 	andeq	r0, r0, r4, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1050:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1060:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1080:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000014 	andeq	r0, r0, r4, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	00000020 	andeq	r0, r0, r0, lsr #32
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	00000010 	andeq	r0, r0, r0, lsl r0
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000014 	andeq	r0, r0, r4, lsl r0
    10dc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10e0:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    10e4:	00000084 	andeq	r0, r0, r4, lsl #1
    10e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	0000000c 	andeq	r0, r0, ip
    10f4:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1108:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1118:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    111c:	00000018 	andeq	r0, r0, r8, lsl r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1128:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1138:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1148:	00000000 	andeq	r0, r0, r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1168:	00000000 	andeq	r0, r0, r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1178:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
    117c:	00000028 	andeq	r0, r0, r8, lsr #32
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1188:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    118c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1190:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1194:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11a0:	080016a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, ip}
    11a4:	00000010 	andeq	r0, r0, r0, lsl r0
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	00000014 	andeq	r0, r0, r4, lsl r0
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	0000000c 	andeq	r0, r0, ip
    11cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d8:	00000018 	andeq	r0, r0, r8, lsl r0
    11dc:	000011c8 	andeq	r1, r0, r8, asr #3
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00000032 	andeq	r0, r0, r2, lsr r0
    11e8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11ec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	000011c8 	andeq	r1, r0, r8, asr #3
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	0000003a 	andeq	r0, r0, sl, lsr r0
    1204:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1208:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    120c:	00000001 	andeq	r0, r0, r1
    1210:	00000024 	andeq	r0, r0, r4, lsr #32
    1214:	000011c8 	andeq	r1, r0, r8, asr #3
    1218:	00000000 	andeq	r0, r0, r0
    121c:	000000c8 	andeq	r0, r0, r8, asr #1
    1220:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1224:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1228:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    122c:	620b4200 	andvs	r4, fp, #0, 4
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	000b4200 	andeq	r4, fp, r0, lsl #4
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011c8 	andeq	r1, r0, r8, asr #3
    1240:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    1244:	0000003c 	andeq	r0, r0, ip, lsr r0
    1248:	00000018 	andeq	r0, r0, r8, lsl r0
    124c:	000011c8 	andeq	r1, r0, r8, asr #3
    1250:	00000000 	andeq	r0, r0, r0
    1254:	00000074 	andeq	r0, r0, r4, ror r0
    1258:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    125c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1260:	00018e02 	andeq	r8, r1, r2, lsl #28
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	000011c8 	andeq	r1, r0, r8, asr #3
    126c:	00000000 	andeq	r0, r0, r0
    1270:	00000088 	andeq	r0, r0, r8, lsl #1
    1274:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1278:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    127c:	00000001 	andeq	r0, r0, r1
    1280:	00000018 	andeq	r0, r0, r8, lsl r0
    1284:	000011c8 	andeq	r1, r0, r8, asr #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000084 	andeq	r0, r0, r4, lsl #1
    1290:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1294:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	00000018 	andeq	r0, r0, r8, lsl r0
    12a0:	000011c8 	andeq	r1, r0, r8, asr #3
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	00000068 	andeq	r0, r0, r8, rrx
    12ac:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12b4:	00000001 	andeq	r0, r0, r1
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	000011c8 	andeq	r1, r0, r8, asr #3
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000022 	andeq	r0, r0, r2, lsr #32
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	000011c8 	andeq	r1, r0, r8, asr #3
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00000012 	andeq	r0, r0, r2, lsl r0
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000011c8 	andeq	r1, r0, r8, asr #3
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00000014 	andeq	r0, r0, r4, lsl r0
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	000011c8 	andeq	r1, r0, r8, asr #3
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00000010 	andeq	r0, r0, r0, lsl r0
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1300:	00000000 	andeq	r0, r0, r0
    1304:	00000012 	andeq	r0, r0, r2, lsl r0
    1308:	0000000c 	andeq	r0, r0, ip
    130c:	000011c8 	andeq	r1, r0, r8, asr #3
    1310:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	000011c8 	andeq	r1, r0, r8, asr #3
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0000001c 	andeq	r0, r0, ip, lsl r0
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000011c8 	andeq	r1, r0, r8, asr #3
    1330:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    1334:	00000012 	andeq	r0, r0, r2, lsl r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000011c8 	andeq	r1, r0, r8, asr #3
    1340:	00000000 	andeq	r0, r0, r0
    1344:	00000004 	andeq	r0, r0, r4
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	000011c8 	andeq	r1, r0, r8, asr #3
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000008 	andeq	r0, r0, r8
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	000011c8 	andeq	r1, r0, r8, asr #3
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000012 	andeq	r0, r0, r2, lsl r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	000011c8 	andeq	r1, r0, r8, asr #3
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000000e 	andeq	r0, r0, lr
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011c8 	andeq	r1, r0, r8, asr #3
    1380:	00000000 	andeq	r0, r0, r0
    1384:	0000001a 	andeq	r0, r0, sl, lsl r0
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	000011c8 	andeq	r1, r0, r8, asr #3
    1390:	00000000 	andeq	r0, r0, r0
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	83100e41 	tsthi	r0, #1040	; 0x410
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	000011c8 	andeq	r1, r0, r8, asr #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13bc:	00000014 	andeq	r0, r0, r4, lsl r0
    13c0:	000011c8 	andeq	r1, r0, r8, asr #3
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    13cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	00000014 	andeq	r0, r0, r4, lsl r0
    13d8:	000011c8 	andeq	r1, r0, r8, asr #3
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ec:	0000000c 	andeq	r0, r0, ip
    13f0:	000011c8 	andeq	r1, r0, r8, asr #3
    13f4:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
    13f8:	00000006 	andeq	r0, r0, r6
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	000011c8 	andeq	r1, r0, r8, asr #3
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00000010 	andeq	r0, r0, r0, lsl r0
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	000011c8 	andeq	r1, r0, r8, asr #3
    1414:	00000000 	andeq	r0, r0, r0
    1418:	00000010 	andeq	r0, r0, r0, lsl r0
    141c:	00000018 	andeq	r0, r0, r8, lsl r0
    1420:	000011c8 	andeq	r1, r0, r8, asr #3
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0000003c 	andeq	r0, r0, ip, lsr r0
    142c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1430:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	000011c8 	andeq	r1, r0, r8, asr #3
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	000011c8 	andeq	r1, r0, r8, asr #3
    1450:	00000000 	andeq	r0, r0, r0
    1454:	00000014 	andeq	r0, r0, r4, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	000011c8 	andeq	r1, r0, r8, asr #3
    1460:	00000000 	andeq	r0, r0, r0
    1464:	00000010 	andeq	r0, r0, r0, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	000011c8 	andeq	r1, r0, r8, asr #3
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	000011c8 	andeq	r1, r0, r8, asr #3
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000018 	andeq	r0, r0, r8, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	000011c8 	andeq	r1, r0, r8, asr #3
    1490:	00000000 	andeq	r0, r0, r0
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	000011c8 	andeq	r1, r0, r8, asr #3
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000011c8 	andeq	r1, r0, r8, asr #3
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000018 	andeq	r0, r0, r8, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	000011c8 	andeq	r1, r0, r8, asr #3
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000011c8 	andeq	r1, r0, r8, asr #3
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000011c8 	andeq	r1, r0, r8, asr #3
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00000010 	andeq	r0, r0, r0, lsl r0
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	000011c8 	andeq	r1, r0, r8, asr #3
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00000014 	andeq	r0, r0, r4, lsl r0
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1500:	00000000 	andeq	r0, r0, r0
    1504:	00000010 	andeq	r0, r0, r0, lsl r0
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	000011c8 	andeq	r1, r0, r8, asr #3
    1510:	00000000 	andeq	r0, r0, r0
    1514:	00000014 	andeq	r0, r0, r4, lsl r0
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	000011c8 	andeq	r1, r0, r8, asr #3
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00000010 	andeq	r0, r0, r0, lsl r0
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	000011c8 	andeq	r1, r0, r8, asr #3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	000011c8 	andeq	r1, r0, r8, asr #3
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00000010 	andeq	r0, r0, r0, lsl r0
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	000011c8 	andeq	r1, r0, r8, asr #3
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00000010 	andeq	r0, r0, r0, lsl r0
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	000011c8 	andeq	r1, r0, r8, asr #3
    1560:	00000000 	andeq	r0, r0, r0
    1564:	00000010 	andeq	r0, r0, r0, lsl r0
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	000011c8 	andeq	r1, r0, r8, asr #3
    1570:	00000000 	andeq	r0, r0, r0
    1574:	00000010 	andeq	r0, r0, r0, lsl r0
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	000011c8 	andeq	r1, r0, r8, asr #3
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00000010 	andeq	r0, r0, r0, lsl r0
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	000011c8 	andeq	r1, r0, r8, asr #3
    1590:	00000000 	andeq	r0, r0, r0
    1594:	00000010 	andeq	r0, r0, r0, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	000011c8 	andeq	r1, r0, r8, asr #3
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	000011c8 	andeq	r1, r0, r8, asr #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000014 	andeq	r0, r0, r4, lsl r0
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	000011c8 	andeq	r1, r0, r8, asr #3
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	000011c8 	andeq	r1, r0, r8, asr #3
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	000011c8 	andeq	r1, r0, r8, asr #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000014 	andeq	r0, r0, r4, lsl r0
    15e8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ec:	000011c8 	andeq	r1, r0, r8, asr #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    15f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    15fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1600:	00000014 	andeq	r0, r0, r4, lsl r0
    1604:	000011c8 	andeq	r1, r0, r8, asr #3
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1610:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	000011c8 	andeq	r1, r0, r8, asr #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000011c8 	andeq	r1, r0, r8, asr #3
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	000011c8 	andeq	r1, r0, r8, asr #3
    1648:	00000000 	andeq	r0, r0, r0
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	000011c8 	andeq	r1, r0, r8, asr #3
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	000011c8 	andeq	r1, r0, r8, asr #3
    1668:	00000000 	andeq	r0, r0, r0
    166c:	00000016 	andeq	r0, r0, r6, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	000011c8 	andeq	r1, r0, r8, asr #3
    1678:	00000000 	andeq	r0, r0, r0
    167c:	00000016 	andeq	r0, r0, r6, lsl r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	000011c8 	andeq	r1, r0, r8, asr #3
    1688:	00000000 	andeq	r0, r0, r0
    168c:	00000016 	andeq	r0, r0, r6, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	000011c8 	andeq	r1, r0, r8, asr #3
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00000016 	andeq	r0, r0, r6, lsl r0
    16a0:	0000000c 	andeq	r0, r0, ip
    16a4:	000011c8 	andeq	r1, r0, r8, asr #3
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00000004 	andeq	r0, r0, r4
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	000011c8 	andeq	r1, r0, r8, asr #3
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00000004 	andeq	r0, r0, r4
    16c0:	0000000c 	andeq	r0, r0, ip
    16c4:	000011c8 	andeq	r1, r0, r8, asr #3
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00000004 	andeq	r0, r0, r4
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	000011c8 	andeq	r1, r0, r8, asr #3
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00000004 	andeq	r0, r0, r4
    16e0:	0000000c 	andeq	r0, r0, ip
    16e4:	000011c8 	andeq	r1, r0, r8, asr #3
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00000004 	andeq	r0, r0, r4
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	000011c8 	andeq	r1, r0, r8, asr #3
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	00000006 	andeq	r0, r0, r6
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	000011c8 	andeq	r1, r0, r8, asr #3
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	000011c8 	andeq	r1, r0, r8, asr #3
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1720:	00000030 	andeq	r0, r0, r0, lsr r0
    1724:	000011c8 	andeq	r1, r0, r8, asr #3
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0000006e 	andeq	r0, r0, lr, rrx
    1730:	83180e41 	tsthi	r8, #1040	; 0x410
    1734:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1738:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    173c:	62018e02 	andvs	r8, r1, #2, 28
    1740:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1744:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1748:	500b4200 	andpl	r4, fp, r0, lsl #4
    174c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1750:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000011c8 	andeq	r1, r0, r8, asr #3
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00000016 	andeq	r0, r0, r6, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000011c8 	andeq	r1, r0, r8, asr #3
    176c:	00000000 	andeq	r0, r0, r0
    1770:	0000001a 	andeq	r0, r0, sl, lsl r0
    1774:	00000048 	andeq	r0, r0, r8, asr #32
    1778:	000011c8 	andeq	r1, r0, r8, asr #3
    177c:	00000000 	andeq	r0, r0, r0
    1780:	000000b6 	strheq	r0, [r0], -r6
    1784:	83180e41 	tsthi	r8, #1040	; 0x410
    1788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    178c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1790:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    179c:	480b4200 	stmdami	fp, {r9, lr}
    17a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a8:	600b4200 	andvs	r4, fp, r0, lsl #4
    17ac:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b4:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17b8:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17bc:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c0:	0000000c 	andeq	r0, r0, ip
    17c4:	000011c8 	andeq	r1, r0, r8, asr #3
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	00000010 	andeq	r0, r0, r0, lsl r0
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	000011c8 	andeq	r1, r0, r8, asr #3
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00000006 	andeq	r0, r0, r6
    17e0:	0000000c 	andeq	r0, r0, ip
    17e4:	000011c8 	andeq	r1, r0, r8, asr #3
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	00000006 	andeq	r0, r0, r6
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	000011c8 	andeq	r1, r0, r8, asr #3
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00000006 	andeq	r0, r0, r6
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	000011c8 	andeq	r1, r0, r8, asr #3
    1808:	00000000 	andeq	r0, r0, r0
    180c:	00000008 	andeq	r0, r0, r8
    1810:	0000000c 	andeq	r0, r0, ip
    1814:	000011c8 	andeq	r1, r0, r8, asr #3
    1818:	00000000 	andeq	r0, r0, r0
    181c:	00000006 	andeq	r0, r0, r6
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	000011c8 	andeq	r1, r0, r8, asr #3
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00000006 	andeq	r0, r0, r6
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000011c8 	andeq	r1, r0, r8, asr #3
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	000011c8 	andeq	r1, r0, r8, asr #3
    1848:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
    184c:	00000008 	andeq	r0, r0, r8
    1850:	0000000c 	andeq	r0, r0, ip
    1854:	000011c8 	andeq	r1, r0, r8, asr #3
    1858:	00000000 	andeq	r0, r0, r0
    185c:	00000016 	andeq	r0, r0, r6, lsl r0
    1860:	0000000c 	andeq	r0, r0, ip
    1864:	000011c8 	andeq	r1, r0, r8, asr #3
    1868:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
    186c:	00000008 	andeq	r0, r0, r8
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1878:	7c020001 	stcvc	0, cr0, [r2], {1}
    187c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001870 	andeq	r1, r0, r0, ror r8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001870 	andeq	r1, r0, r0, ror r8
    1898:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001870 	andeq	r1, r0, r0, ror r8
    18a8:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
    18ac:	00000028 	andeq	r0, r0, r8, lsr #32
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001870 	andeq	r1, r0, r0, ror r8
    18b8:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001870 	andeq	r1, r0, r0, ror r8
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001870 	andeq	r1, r0, r0, ror r8
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    18ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f0:	00000024 	andeq	r0, r0, r4, lsr #32
    18f4:	000018e0 	andeq	r1, r0, r0, ror #17
    18f8:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
    18fc:	00000094 	muleq	r0, r4, r0
    1900:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1904:	5b018e02 	blpl	65114 <__Stack_Size+0x64d14>
    1908:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    190c:	620b4500 	andvs	r4, fp, #0, 10
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	000b4200 	andeq	r4, fp, r0, lsl #4
    1918:	0000001c 	andeq	r0, r0, ip, lsl r0
    191c:	000018e0 	andeq	r1, r0, r0, ror #17
    1920:	08001810 	stmdaeq	r0, {r4, fp, ip}
    1924:	00000088 	andeq	r0, r0, r8, lsl #1
    1928:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    192c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1930:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1934:	000c0e62 	andeq	r0, ip, r2, ror #28
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	000018e0 	andeq	r1, r0, r0, ror #17
    1940:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
    1944:	00000016 	andeq	r0, r0, r6, lsl r0
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	000018e0 	andeq	r1, r0, r0, ror #17
    1950:	00000000 	andeq	r0, r0, r0
    1954:	00000020 	andeq	r0, r0, r0, lsr #32
    1958:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    195c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000018e0 	andeq	r1, r0, r0, ror #17
    1968:	00000000 	andeq	r0, r0, r0
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000018e0 	andeq	r1, r0, r0, ror #17
    1978:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
    197c:	00000018 	andeq	r0, r0, r8, lsl r0
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	000018e0 	andeq	r1, r0, r0, ror #17
    1988:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
    198c:	00000032 	andeq	r0, r0, r2, lsr r0
    1990:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	0000000c 	andeq	r0, r0, ip
    199c:	000018e0 	andeq	r1, r0, r0, ror #17
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	00000012 	andeq	r0, r0, r2, lsl r0
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	000018e0 	andeq	r1, r0, r0, ror #17
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	00000016 	andeq	r0, r0, r6, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	000018e0 	andeq	r1, r0, r0, ror #17
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00000016 	andeq	r0, r0, r6, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000018e0 	andeq	r1, r0, r0, ror #17
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	000018e0 	andeq	r1, r0, r0, ror #17
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00000016 	andeq	r0, r0, r6, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	000018e0 	andeq	r1, r0, r0, ror #17
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00000018 	andeq	r0, r0, r8, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	000018e0 	andeq	r1, r0, r0, ror #17
    1a00:	080018f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip}
    1a04:	00000008 	andeq	r0, r0, r8
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a10:	08001900 	stmdaeq	r0, {r8, fp, ip}
    1a14:	00000008 	andeq	r0, r0, r8
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000012 	andeq	r0, r0, r2, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	00000012 	andeq	r0, r0, r2, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00000018 	andeq	r0, r0, r8, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	00000018 	andeq	r0, r0, r8, lsl r0
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	00000016 	andeq	r0, r0, r6, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	000018e0 	andeq	r1, r0, r0, ror #17
    1aa0:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
    1aa4:	0000000c 	andeq	r0, r0, ip
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	000018e0 	andeq	r1, r0, r0, ror #17
    1ab0:	08001914 	stmdaeq	r0, {r2, r4, r8, fp, ip}
    1ab4:	00000008 	andeq	r0, r0, r8
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	000018e0 	andeq	r1, r0, r0, ror #17
    1ac0:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    1ac4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ac8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1acc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	000018e0 	andeq	r1, r0, r0, ror #17
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0000000e 	andeq	r0, r0, lr
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af4:	00001ae0 	andeq	r1, r0, r0, ror #21
    1af8:	0800195c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, ip}
    1afc:	00000050 	andeq	r0, r0, r0, asr r0
    1b00:	000d0941 	andeq	r0, sp, r1, asr #18
    1b04:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b08:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b0c:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b18:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001b10 	andeq	r1, r0, r0, lsl fp
    1b28:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    1b2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b38:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b40:	00000014 	andeq	r0, r0, r4, lsl r0
    1b44:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b48:	080019e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip}
    1b4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b50:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b54:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b58:	00000014 	andeq	r0, r0, r4, lsl r0
    1b5c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b60:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
    1b64:	00000024 	andeq	r0, r0, r4, lsr #32
    1b68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b70:	00000014 	andeq	r0, r0, r4, lsl r0
    1b74:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b78:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
    1b7c:	00000090 	muleq	r0, r0, r0
    1b80:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b88:	00000020 	andeq	r0, r0, r0, lsr #32
    1b8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b90:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
    1b94:	000000ac 	andeq	r0, r0, ip, lsr #1
    1b98:	83200e42 	teqhi	r0, #1056	; 0x420
    1b9c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1ba4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bac:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bb4:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
    1bb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1bbc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bcc:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
    1bd0:	00000048 	andeq	r0, r0, r8, asr #32
    1bd4:	83100e41 	tsthi	r0, #1040	; 0x410
    1bd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1be8:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
    1bec:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf0:	83100e41 	tsthi	r0, #1040	; 0x410
    1bf4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c04:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
    1c08:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c0c:	83100e41 	tsthi	r0, #1040	; 0x410
    1c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c18:	00000014 	andeq	r0, r0, r4, lsl r0
    1c1c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c20:	08001d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip}
    1c24:	00000024 	andeq	r0, r0, r4, lsr #32
    1c28:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c30:	00000014 	andeq	r0, r0, r4, lsl r0
    1c34:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c38:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
    1c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000014 	andeq	r0, r0, r4, lsl r0
    1c4c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c50:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
    1c54:	00000044 	andeq	r0, r0, r4, asr #32
    1c58:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c60:	00000024 	andeq	r0, r0, r4, lsr #32
    1c64:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c68:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
    1c6c:	000002dc 	ldrdeq	r0, [r0], -ip
    1c70:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c74:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c78:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c7c:	015c0301 	cmpeq	ip, r1, lsl #6
    1c80:	41140e0a 	tstmi	r4, sl, lsl #28
    1c84:	0000000b 	andeq	r0, r0, fp
    1c88:	00000028 	andeq	r0, r0, r8, lsr #32
    1c8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c90:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
    1c94:	000000cc 	andeq	r0, r0, ip, asr #1
    1c98:	83180e41 	tsthi	r8, #1040	; 0x410
    1c9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1ca4:	02018e02 	andeq	r8, r1, #2, 28
    1ca8:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cbc:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
    1cc0:	00000040 	andeq	r0, r0, r0, asr #32
    1cc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1ccc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cd8:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
    1cdc:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ce4:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1ce8:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cec:	0000000c 	andeq	r0, r0, ip
    1cf0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cf4:	08002210 	stmdaeq	r0, {r4, r9, sp}
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	0000000c 	andeq	r0, r0, ip
    1d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d04:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d10:	00001cfc 	strdeq	r1, [r0], -ip
    1d14:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    1d18:	00000030 	andeq	r0, r0, r0, lsr r0
    1d1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d20:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d24:	00000001 	andeq	r0, r0, r1
    1d28:	00000014 	andeq	r0, r0, r4, lsl r0
    1d2c:	00001cfc 	strdeq	r1, [r0], -ip
    1d30:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
    1d34:	00000024 	andeq	r0, r0, r4, lsr #32
    1d38:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001d40 	andeq	r1, r0, r0, asr #26
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	0000000c 	andeq	r0, r0, ip
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001d40 	andeq	r1, r0, r0, asr #26
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	0000000c 	andeq	r0, r0, ip
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001d40 	andeq	r1, r0, r0, asr #26
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	0000000c 	andeq	r0, r0, ip
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001d40 	andeq	r1, r0, r0, asr #26
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000000c 	andeq	r0, r0, ip
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001d40 	andeq	r1, r0, r0, asr #26
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000000c 	andeq	r0, r0, ip
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001d40 	andeq	r1, r0, r0, asr #26
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001d40 	andeq	r1, r0, r0, asr #26
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dc8:	08002268 	stmdaeq	r0, {r3, r5, r6, r9, sp}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000000c 	andeq	r0, r0, ip
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001d40 	andeq	r1, r0, r0, asr #26
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000000e 	andeq	r0, r0, lr
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001d40 	andeq	r1, r0, r0, asr #26
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001d40 	andeq	r1, r0, r0, asr #26
    1e08:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001d40 	andeq	r1, r0, r0, asr #26
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001d40 	andeq	r1, r0, r0, asr #26
    1e28:	08002294 	stmdaeq	r0, {r2, r4, r7, r9, sp}
    1e2c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001d40 	andeq	r1, r0, r0, asr #26
    1e38:	080022c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sp}
    1e3c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001d40 	andeq	r1, r0, r0, asr #26
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001d40 	andeq	r1, r0, r0, asr #26
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001d40 	andeq	r1, r0, r0, asr #26
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001d40 	andeq	r1, r0, r0, asr #26
    1e78:	080022f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp}
    1e7c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001d40 	andeq	r1, r0, r0, asr #26
    1e88:	0800231e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sp}
    1e8c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001d40 	andeq	r1, r0, r0, asr #26
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1eb8:	08002344 	stmdaeq	r0, {r2, r6, r8, r9, sp}
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001d40 	andeq	r1, r0, r0, asr #26
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001d40 	andeq	r1, r0, r0, asr #26
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001d40 	andeq	r1, r0, r0, asr #26
    1f28:	00000000 	andeq	r0, r0, r0
    1f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001d40 	andeq	r1, r0, r0, asr #26
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001d40 	andeq	r1, r0, r0, asr #26
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001d40 	andeq	r1, r0, r0, asr #26
    1f58:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
    1f5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001d40 	andeq	r1, r0, r0, asr #26
    1f68:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
    1f6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001d40 	andeq	r1, r0, r0, asr #26
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000022 	andeq	r0, r0, r2, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001d40 	andeq	r1, r0, r0, asr #26
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001d40 	andeq	r1, r0, r0, asr #26
    1f98:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fa8:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fb8:	080023f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp}
    1fbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fc8:	08002410 	stmdaeq	r0, {r4, sl, sp}
    1fcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fd8:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ff8:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
    1ffc:	00000040 	andeq	r0, r0, r0, asr #32
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001d40 	andeq	r1, r0, r0, asr #26
    2008:	00000000 	andeq	r0, r0, r0
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001d40 	andeq	r1, r0, r0, asr #26
    2018:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
    201c:	00000020 	andeq	r0, r0, r0, lsr #32
    2020:	00000014 	andeq	r0, r0, r4, lsl r0
    2024:	00001d40 	andeq	r1, r0, r0, asr #26
    2028:	00000000 	andeq	r0, r0, r0
    202c:	00000038 	andeq	r0, r0, r8, lsr r0
    2030:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2034:	00018e02 	andeq	r8, r1, r2, lsl #28
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001d40 	andeq	r1, r0, r0, asr #26
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00000020 	andeq	r0, r0, r0, lsr #32
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001d40 	andeq	r1, r0, r0, asr #26
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001d40 	andeq	r1, r0, r0, asr #26
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00000020 	andeq	r0, r0, r0, lsr #32
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001d40 	andeq	r1, r0, r0, asr #26
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00000020 	andeq	r0, r0, r0, lsr #32
    2078:	00000014 	andeq	r0, r0, r4, lsl r0
    207c:	00001d40 	andeq	r1, r0, r0, asr #26
    2080:	00000000 	andeq	r0, r0, r0
    2084:	000000a8 	andeq	r0, r0, r8, lsr #1
    2088:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    208c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001d40 	andeq	r1, r0, r0, asr #26
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000005c 	andeq	r0, r0, ip, asr r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001d40 	andeq	r1, r0, r0, asr #26
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000005c 	andeq	r0, r0, ip, asr r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001d40 	andeq	r1, r0, r0, asr #26
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	00000020 	andeq	r0, r0, r0, lsr #32
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001d40 	andeq	r1, r0, r0, asr #26
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	00000020 	andeq	r0, r0, r0, lsr #32
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001d40 	andeq	r1, r0, r0, asr #26
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	00000044 	andeq	r0, r0, r4, asr #32
    20e0:	0000000c 	andeq	r0, r0, ip
    20e4:	00001d40 	andeq	r1, r0, r0, asr #26
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00000042 	andeq	r0, r0, r2, asr #32
    20f0:	0000000c 	andeq	r0, r0, ip
    20f4:	00001d40 	andeq	r1, r0, r0, asr #26
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00000006 	andeq	r0, r0, r6
    2100:	0000000c 	andeq	r0, r0, ip
    2104:	00001d40 	andeq	r1, r0, r0, asr #26
    2108:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
    210c:	0000000a 	andeq	r0, r0, sl
    2110:	0000000c 	andeq	r0, r0, ip
    2114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2118:	7c020001 	stcvc	0, cr0, [r2], {1}
    211c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2120:	0000000c 	andeq	r0, r0, ip
    2124:	00002110 	andeq	r2, r0, r0, lsl r1
    2128:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    212c:	00000020 	andeq	r0, r0, r0, lsr #32
    2130:	00000018 	andeq	r0, r0, r8, lsl r0
    2134:	00002110 	andeq	r2, r0, r0, lsl r1
    2138:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
    213c:	00000024 	andeq	r0, r0, r4, lsr #32
    2140:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2144:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2148:	00018e02 	andeq	r8, r1, r2, lsl #28
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2154:	7c020001 	stcvc	0, cr0, [r2], {1}
    2158:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    215c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2160:	0000214c 	andeq	r2, r0, ip, asr #2
    2164:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
    2168:	0000016c 	andeq	r0, r0, ip, ror #2
    216c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2170:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2174:	02018e02 	andeq	r8, r1, #2, 28
    2178:	00100ea3 	andseq	r0, r0, r3, lsr #29
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	0000214c 	andeq	r2, r0, ip, asr #2
    2184:	00000000 	andeq	r0, r0, r0
    2188:	00000070 	andeq	r0, r0, r0, ror r0
    218c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2190:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	73655400 	cmnvc	r5, #0, 8
     214:	61745374 	cmnvs	r4, r4, ror r3
     218:	00737574 	rsbseq	r7, r3, r4, ror r5
     21c:	4f495047 	svcmi	0x00495047
     220:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     224:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     228:	007a484d 	rsbseq	r4, sl, sp, asr #16
     22c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     230:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     234:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     238:	0067616c 	rsbeq	r6, r7, ip, ror #2
     23c:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     240:	43435200 	movtmi	r5, #12800	; 0x3200
     244:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     248:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
     24c:	53455348 	movtpl	r5, #21320	; 0x5348
     250:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     254:	54007055 	strpl	r7, [r0], #-85	; 0x55
     258:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 260 <_Minimum_Stack_Size+0x160>
     25c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     260:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     264:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     268:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     26c:	42535500 	subsmi	r5, r3, #0, 10
     270:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     274:	31786548 	cmncc	r8, r8, asr #10
     278:	53550036 	cmppl	r5, #54	; 0x36
     27c:	5f545241 	svcpl	0x00545241
     280:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     284:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
     288:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
     28c:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
     290:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     294:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
     298:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     29c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2a0:	5f4d4954 	svcpl	0x004d4954
     2a4:	61656c43 	cmnvs	r5, r3, asr #24
     2a8:	616c4672 	smcvs	50274	; 0xc462
     2ac:	44420067 	strbmi	r0, [r2], #-103	; 0x67
     2b0:	76005254 			; <UNDEFINED> instruction: 0x76005254
     2b4:	00363175 	eorseq	r3, r6, r5, ror r1
     2b8:	4349564e 	movtmi	r5, #38478	; 0x964e
     2bc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     2c0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     2c4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     2c8:	65536200 	ldrbvs	r6, [r3, #-512]	; 0x200
     2cc:	6144746e 	cmpvs	r4, lr, ror #8
     2d0:	43006174 	movwmi	r6, #372	; 0x174
     2d4:	00315243 	eorseq	r5, r1, r3, asr #4
     2d8:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
     2dc:	52434300 	subpl	r4, r3, #0, 6
     2e0:	43430033 	movtmi	r0, #12339	; 0x3033
     2e4:	43003452 	movwmi	r3, #1106	; 0x452
     2e8:	31524d43 	cmpcc	r2, r3, asr #26
     2ec:	4d434300 	stclmi	3, cr4, [r3, #-0]
     2f0:	47003252 	smlsdmi	r0, r2, r2, r3
     2f4:	5f4f4950 	svcpl	0x004f4950
     2f8:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     2fc:	30315f64 	eorscc	r5, r1, r4, ror #30
     300:	007a484d 	rsbseq	r4, sl, sp, asr #16
     304:	64417767 	strbvs	r7, [r1], #-1895	; 0x767
     308:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     30c:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     310:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     314:	746f4e00 	strbtvc	r4, [pc], #-3584	; 31c <_Minimum_Stack_Size+0x21c>
     318:	00707041 	rsbseq	r7, r0, r1, asr #32
     31c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     320:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     324:	63416574 	movtvs	r6, #5492	; 0x1574
     328:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     32c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     330:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     334:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
     338:	6144646e 	cmpvs	r4, lr, ror #8
     33c:	77006174 	smlsdxvc	r0, r4, r1, r6
     340:	746e6553 	strbtvc	r6, [lr], #-1363	; 0x553
     344:	61746144 	cmnvs	r4, r4, asr #2
     348:	70626700 	rsbvc	r6, r2, r0, lsl #14
     34c:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
     350:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     354:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     358:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xf4f
     35c:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     360:	53550073 	cmppl	r5, #115	; 0x73
     364:	6e495f42 	cdpvs	15, 4, cr5, cr9, cr2, {2}
     368:	46007469 	strmi	r7, [r0], -r9, ror #8
     36c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     370:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     374:	47007375 	smlsdxmi	r0, r5, r3, r7
     378:	5f4f4950 	svcpl	0x004f4950
     37c:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
     380:	70616d65 	rsbvc	r6, r1, r5, ror #26
     384:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     388:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
     38c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     390:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     394:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     398:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     39c:	2f007375 	svccs	0x00007375
     3a0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     3a4:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
     3a8:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
     3ac:	72447075 	subvc	r7, r4, #117	; 0x75
     3b0:	5f656e6f 	svcpl	0x00656e6f
     3b4:	746f6f42 	strbtvc	r6, [pc], #-3906	; 3bc <_Minimum_Stack_Size+0x2bc>
     3b8:	4462002f 	strbtmi	r0, [r2], #-47	; 0x2f
     3bc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     3c0:	61745365 	cmnvs	r4, r5, ror #6
     3c4:	47006574 	smlsdxmi	r0, r4, r5, r6
     3c8:	5f4f4950 	svcpl	0x004f4950
     3cc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     3d0:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     3d4:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     3d8:	5079726f 	rsbspl	r7, r9, pc, ror #4
     3dc:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     3e0:	74536d61 	ldrbvc	r6, [r3], #-3425	; 0xd61
     3e4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     3e8:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
     3ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     3f0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     3f4:	72745065 	rsbsvc	r5, r4, #101	; 0x65
     3f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     3fc:	6f4d5f4f 	svcvs	0x004d5f4f
     400:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     404:	46005550 			; <UNDEFINED> instruction: 0x46005550
     408:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     40c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     410:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
     414:	42535500 	subsmi	r5, r3, #0, 10
     418:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     41c:	33786548 	cmncc	r8, #72, 10	; 0x12000000
     420:	50470032 	subpl	r0, r7, r2, lsr r0
     424:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 308 <_Minimum_Stack_Size+0x208>
     428:	5f65646f 	svcpl	0x0065646f
     42c:	5f74754f 	svcpl	0x0074754f
     430:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
     434:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     438:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     43c:	00726574 	rsbseq	r6, r2, r4, ror r5
     440:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     444:	00617461 	rsbeq	r7, r1, r1, ror #8
     448:	4f72624e 	svcmi	0x0072624e
     44c:	67615066 	strbvs	r5, [r1, -r6, rrx]!
     450:	75760065 	ldrbvc	r0, [r6, #-101]!	; 0x65
     454:	54003233 	strpl	r3, [r0], #-563	; 0x233
     458:	505f4d49 	subspl	r4, pc, r9, asr #26
     45c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     460:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     464:	414c4600 	cmpmi	ip, r0, lsl #12
     468:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
     46c:	00595355 	subseq	r5, r9, r5, asr r3
     470:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
     474:	42535500 	subsmi	r5, r3, #0, 10
     478:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     47c:	38786548 	ldmdacc	r8!, {r3, r6, r8, sl, sp, lr}^
     480:	414c4600 	cmpmi	ip, r0, lsl #12
     484:	555f4853 	ldrbpl	r4, [pc, #-2131]	; fffffc39 <SCS_BASE+0x1fff1c39>
     488:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     48c:	5047006b 	subpl	r0, r7, fp, rrx
     490:	525f4f49 	subspl	r4, pc, #292	; 0x124
     494:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     498:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
     49c:	61746144 	cmnvs	r4, r4, asr #2
     4a0:	00746942 	rsbseq	r6, r4, r2, asr #18
     4a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     4a8:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     4ac:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     4b0:	44410066 	strbmi	r0, [r1], #-102	; 0x66
     4b4:	53455244 	movtpl	r5, #21060	; 0x5244
     4b8:	00444553 	subeq	r4, r4, r3, asr r5
     4bc:	5f4d4954 	svcpl	0x004d4954
     4c0:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
     4c4:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
     4c8:	6f436e6f 	svcvs	0x00436e6f
     4cc:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     4d0:	62670072 	rsbvs	r0, r7, #114	; 0x72
     4d4:	73616c46 	cmnvc	r1, #17920	; 0x4600
     4d8:	776f4468 	strbvc	r4, [pc, -r8, ror #8]!
     4dc:	616f6c6e 	cmnvs	pc, lr, ror #24
     4e0:	61745364 	cmnvs	r4, r4, ror #6
     4e4:	54007472 	strpl	r7, [r0], #-1138	; 0x472
     4e8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     4ec:	4600646d 	strmi	r6, [r0], -sp, ror #8
     4f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     4f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 380 <_Minimum_Stack_Size+0x280>
     4f8:	54454c50 	strbpl	r4, [r5], #-3152	; 0xc50
     4fc:	53550045 	cmppl	r5, #69	; 0x45
     500:	5f545241 	svcpl	0x00545241
     504:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     508:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     50c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     510:	74530065 	ldrbvc	r0, [r3], #-101	; 0x65
     514:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     518:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     51c:	00657261 	rsbeq	r7, r5, r1, ror #4
     520:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     524:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     528:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     52c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     530:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     534:	00657275 	rsbeq	r7, r5, r5, ror r2
     538:	41534944 	cmpmi	r3, r4, asr #18
     53c:	00454c42 	subeq	r4, r5, r2, asr #24
     540:	5f434352 	svcpl	0x00434352
     544:	31425041 	cmpcc	r2, r1, asr #32
     548:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     54c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     550:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     554:	7500646d 	strvc	r6, [r0, #-1133]	; 0x46d
     558:	78526273 	ldmdavc	r2, {r0, r1, r4, r5, r6, r9, sp, lr}^
     55c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     560:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     564:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     568:	65567465 	ldrbvs	r7, [r6, #-1125]	; 0x465
     56c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     570:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     574:	70620065 	rsbvc	r0, r2, r5, rrx
     578:	00747344 	rsbseq	r7, r4, r4, asr #6
     57c:	5f4d4954 	svcpl	0x004d4954
     580:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     584:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
     588:	0065646f 	rsbeq	r6, r5, pc, ror #8
     58c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     590:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
     594:	50646165 	rsbpl	r6, r4, r5, ror #2
     598:	55007274 	strpl	r7, [r0, #-628]	; 0x274
     59c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     5a0:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 5a8 <__Stack_Size+0x1a8>
     5a4:	4d530065 	ldclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     5a8:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
     5ac:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     5b0:	6f434553 	svcvs	0x00434553
     5b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     5b8:	41535500 	cmpmi	r3, r0, lsl #10
     5bc:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     5c0:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     5c4:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     5c8:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
     5cc:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     5d0:	67006c6f 	strvs	r6, [r0, -pc, ror #24]
     5d4:	69725777 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     5d8:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
     5dc:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     5e0:	50646574 	rsbpl	r6, r4, r4, ror r5
     5e4:	73656761 	cmnvc	r5, #25427968	; 0x1840000
     5e8:	574f5000 	strbpl	r5, [pc, -r0]
     5ec:	44455245 	strbmi	r5, [r5], #-581	; 0x245
     5f0:	414c4600 	cmpmi	ip, r0, lsl #12
     5f4:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
     5f8:	006b636f 	rsbeq	r6, fp, pc, ror #6
     5fc:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	; 47c <__Stack_Size+0x7c>
     600:	43435200 	movtmi	r5, #12800	; 0x3200
     604:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     608:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     60c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     610:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     614:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
     618:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
     61c:	756f4367 	strbvc	r4, [pc, #-871]!	; 2bd <_Minimum_Stack_Size+0x1bd>
     620:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     624:	5f736d31 	svcpl	0x00736d31
     628:	00647854 	rsbeq	r7, r4, r4, asr r8
     62c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     630:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     634:	6f6c6552 	svcvs	0x006c6552
     638:	67006461 	strvs	r6, [r0, -r1, ror #8]
     63c:	46734962 	ldrbtmi	r4, [r3], -r2, ror #18
     640:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     644:	6b636f4c 	blvs	18dc37c <__Stack_Size+0x18dbf7c>
     648:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     64c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     650:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     654:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     658:	00657275 	rsbeq	r7, r5, r5, ror r2
     65c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     660:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     664:	73657250 	cmnvc	r5, #80, 4
     668:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
     66c:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
     670:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     674:	46726566 	ldrbtmi	r6, [r2], -r6, ror #10
     678:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     67c:	0074736f 	rsbseq	r7, r4, pc, ror #6
     680:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     684:	70757272 	rsbsvc	r7, r5, r2, ror r2
     688:	736d3174 	cmnvc	sp, #116, 2
     68c:	43435200 	movtmi	r5, #12800	; 0x3200
     690:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
     694:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     698:	00676966 	rsbeq	r6, r7, r6, ror #18
     69c:	74794262 	ldrbtvc	r4, [r9], #-610	; 0x262
     6a0:	564e0065 	strbpl	r0, [lr], -r5, rrx
     6a4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6a8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     6ac:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     6b0:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
     6b4:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
     6b8:	646f6972 	strbtvs	r6, [pc], #-2418	; 6c0 <__Stack_Size+0x2c0>
     6bc:	43435200 	movtmi	r5, #12800	; 0x3200
     6c0:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     6c4:	6f43314b 	svcvs	0x0043314b
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     6d0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     6d4:	6f007469 	svcvs	0x00007469
     6d8:	6f697470 	svcvs	0x00697470
     6dc:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     6e0:	4c584470 	cfldrdmi	mvd4, [r8], {112}	; 0x70
     6e4:	61746144 	cmnvs	r4, r4, asr #2
     6e8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     6ec:	47007265 	strmi	r7, [r0, -r5, ror #4]
     6f0:	5f4f4950 	svcpl	0x004f4950
     6f4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     6f8:	5f46415f 	svcpl	0x0046415f
     6fc:	5400444f 	strpl	r4, [r0], #-1103	; 0x44f
     700:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     704:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     708:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     70c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     710:	74006e6f 	strvc	r6, [r0], #-3695	; 0xe6f
     714:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     718:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
     71c:	50470072 	subpl	r0, r7, r2, ror r0
     720:	525f4f49 	subspl	r4, pc, #292	; 0x124
     724:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     728:	73746942 	cmnvc	r4, #1081344	; 0x108000
     72c:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
     730:	69547261 	ldmdbvs	r4, {r0, r5, r6, r9, ip, sp, lr}^
     734:	754f656d 	strbvc	r6, [pc, #-1389]	; 1cf <_Minimum_Stack_Size+0xcf>
     738:	66754274 			; <UNDEFINED> instruction: 0x66754274
     73c:	00726566 	rsbseq	r6, r2, r6, ror #10
     740:	53414c46 	movtpl	r4, #7238	; 0x1c46
     744:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xf48
     748:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xc74
     74c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     750:	414c4600 	cmpmi	ip, r0, lsl #12
     754:	535f4853 	cmppl	pc, #5439488	; 0x530000
     758:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     75c:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
     760:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     764:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
     768:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     76c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     770:	555f4343 	ldrbpl	r4, [pc, #-835]	; 435 <__Stack_Size+0x35>
     774:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
     778:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     77c:	00676966 	rsbeq	r6, r7, r6, ror #18
     780:	5f434352 	svcpl	0x00434352
     784:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     788:	5367616c 	cmnpl	r7, #108, 2
     78c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     790:	50470073 	subpl	r0, r7, r3, ror r0
     794:	70534f49 	subsvc	r4, r3, r9, asr #30
     798:	5f646565 	svcpl	0x00646565
     79c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     7a0:	00666544 	rsbeq	r6, r6, r4, asr #10
     7a4:	4f495047 	svcmi	0x00495047
     7a8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 7b0 <__Stack_Size+0x3b0>
     7ac:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     7b0:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0x4e
     7b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7b8:	00304445 	eorseq	r4, r0, r5, asr #8
     7bc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7c0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7c4:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
     7c8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7cc:	00324445 	eorseq	r4, r2, r5, asr #8
     7d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7d8:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     7dc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7e0:	00344445 	eorseq	r4, r4, r5, asr #8
     7e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7e8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7ec:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
     7f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7f4:	00364445 	eorseq	r4, r6, r5, asr #8
     7f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     7fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     800:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
     804:	56524553 			; <UNDEFINED> instruction: 0x56524553
     808:	00384445 	eorseq	r4, r8, r5, asr #8
     80c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     810:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     814:	50470039 	subpl	r0, r7, r9, lsr r0
     818:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 6fc <__Stack_Size+0x2fc>
     81c:	5f65646f 	svcpl	0x0065646f
     820:	505f4641 	subspl	r4, pc, r1, asr #12
     824:	6f6c0050 	svcvs	0x006c0050
     828:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     82c:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     830:	0052414d 	subseq	r4, r2, sp, asr #2
     834:	53414c46 	movtpl	r4, #7238	; 0x1c46
     838:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
     83c:	5f524f52 	svcpl	0x00524f52
     840:	50004750 	andpl	r4, r0, r0, asr r7
     844:	45535341 	ldrbmi	r5, [r3, #-833]	; 0x341
     848:	62670044 	rsbvs	r0, r7, #68	; 0x44
     84c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     850:	68430074 	stmdavs	r3, {r2, r4, r5, r6}^
     854:	546b6365 	strbtpl	r6, [fp], #-869	; 0x365
     858:	4f656d69 	svcmi	0x00656d69
     85c:	55007475 	strpl	r7, [r0, #-1141]	; 0x475
     860:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     864:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     86c:	41460067 	cmpmi	r6, r7, rrx
     870:	0045534c 	subeq	r5, r5, ip, asr #6
     874:	6e457767 	cdpvs	7, 4, cr7, cr5, cr7, {3}
     878:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
     87c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     880:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     884:	00726574 	rsbseq	r6, r2, r4, ror r5
     888:	5f4d4954 	svcpl	0x004d4954
     88c:	6f435449 	svcvs	0x00435449
     890:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     894:	73795300 	cmnvc	r9, #0, 6
     898:	6b636954 	blvs	18dadf0 <__Stack_Size+0x18da9f0>
     89c:	756f435f 	strbvc	r4, [pc, #-863]!	; 545 <__Stack_Size+0x145>
     8a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8a4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     8a8:	65527767 	ldrbvs	r7, [r2, #-1895]	; 0x767
     8ac:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     8b0:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     8b4:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     8b8:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     8bc:	6f486d6f 	svcvs	0x00486d6f
     8c0:	55007473 	strpl	r7, [r0, #-1139]	; 0x473
     8c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     8c8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     8cc:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     8d0:	47006761 	strmi	r6, [r0, -r1, ror #14]
     8d4:	5f4f4950 	svcpl	0x004f4950
     8d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     8dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     8e0:	4f495047 	svcmi	0x00495047
     8e4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     8e8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     8ec:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     8f0:	42535500 	subsmi	r5, r3, #0, 10
     8f4:	5f78525f 	svcpl	0x0078525f
     8f8:	00746e43 	rsbseq	r6, r4, r3, asr #28
     8fc:	5f434352 	svcpl	0x00434352
     900:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     904:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     908:	756f534b 	strbvc	r5, [pc, #-843]!	; 5c5 <__Stack_Size+0x1c5>
     90c:	00656372 	rsbeq	r6, r5, r2, ror r3
     910:	42414e45 	submi	r4, r1, #1104	; 0x450
     914:	4e00454c 	cfsh32mi	mvfx4, mvfx0, #44
     918:	5f434956 	svcpl	0x00434956
     91c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     920:	6e6e6168 	powvsez	f6, f6, #0.0
     924:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     928:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
     92c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     930:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     934:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     938:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     93c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     940:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     944:	62735500 	rsbsvs	r5, r3, #0, 10
     948:	44706356 	ldrbtmi	r6, [r0], #-854	; 0x356
     94c:	6f637369 	svcvs	0x00637369
     950:	63656e6e 	cmnvs	r5, #1760	; 0x6e0
     954:	43520074 	cmpmi	r2, #116	; 0x74
     958:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     95c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     960:	0067616c 	rsbeq	r6, r7, ip, ror #2
     964:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     968:	6f4d6c61 	svcvs	0x004d6c61
     96c:	6f74696e 	svcvs	0x0074696e
     970:	62670072 	rsbvs	r0, r7, #114	; 0x72
     974:	574c5844 	strbpl	r5, [ip, -r4, asr #16]
     978:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     97c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     980:	00726574 	rsbseq	r6, r2, r4, ror r5
     984:	5f425355 	svcpl	0x00425355
     988:	53447854 	movtpl	r7, #18516	; 0x4854
     98c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     990:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     994:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     998:	6142656d 	cmpvs	r2, sp, ror #10
     99c:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     9a0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     9a4:	00657275 	rsbeq	r7, r5, r5, ror r2
     9a8:	5f6c7864 	svcpl	0x006c7864
     9ac:	5f746567 	svcpl	0x00746567
     9b0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     9b4:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     9b8:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     9bc:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
     9c0:	00444552 	subeq	r4, r4, r2, asr r5
     9c4:	4f495047 	svcmi	0x00495047
     9c8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9cc:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9d4:	736e7500 	cmnvc	lr, #0, 10
     9d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     9dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     9e0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
     9e4:	00706d54 	rsbseq	r6, r0, r4, asr sp
     9e8:	4f495047 	svcmi	0x00495047
     9ec:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     9f0:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 593 <__Stack_Size+0x193>
     9f4:	7a484d30 	bvc	1213ebc <__Stack_Size+0x1213abc>
     9f8:	41535500 	cmpmi	r3, r0, lsl #10
     9fc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     a00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a04:	61727567 	cmnvs	r2, r7, ror #10
     a08:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a0c:	73795300 	cmnvc	r9, #0, 6
     a10:	6b636954 	blvs	18daf68 <__Stack_Size+0x18dab68>
     a14:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     a18:	6f6c6552 	svcvs	0x006c6552
     a1c:	5f006461 	svcpl	0x00006461
     a20:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
     a24:	535f4543 	cmppl	pc, #281018368	; 0x10c00000
     a28:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
     a2c:	41535500 	cmpmi	r3, r0, lsl #10
     a30:	445f5452 	ldrbmi	r5, [pc], #-1106	; a38 <__Stack_Size+0x638>
     a34:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     a38:	754a0074 	strbvc	r0, [sl, #-116]	; 0x74
     a3c:	545f706d 	ldrbpl	r7, [pc], #-109	; a44 <__Stack_Size+0x644>
     a40:	70415f6f 	subvc	r5, r1, pc, ror #30
     a44:	63696c70 	cmnvs	r9, #112, 24	; 0x7000
     a48:	6f697461 	svcvs	0x00697461
     a4c:	564e006e 	strbpl	r0, [lr], -lr, rrx
     a50:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     a54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a58:	61727567 	cmnvs	r2, r7, ror #10
     a5c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a60:	434e5500 	movtmi	r5, #58624	; 0xe500
     a64:	454e4e4f 	strbmi	r4, [lr, #-3663]	; 0xe4f
     a68:	44455443 	strbmi	r5, [r5], #-1091	; 0x443
     a6c:	53455200 	movtpl	r5, #20992	; 0x5200
     a70:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a74:	00303144 	eorseq	r3, r0, r4, asr #2
     a78:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a7c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a80:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     a84:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a88:	31444556 	cmpcc	r4, r6, asr r5
     a8c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     a90:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a94:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     a98:	53455200 	movtpl	r5, #20992	; 0x5200
     a9c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     aa0:	00343144 	eorseq	r3, r4, r4, asr #2
     aa4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aa8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     aac:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     ab0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     ab4:	31444556 	cmpcc	r4, r6, asr r5
     ab8:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     abc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ac0:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     ac4:	53455200 	movtpl	r5, #20992	; 0x5200
     ac8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     acc:	00383144 	eorseq	r3, r8, r4, asr #2
     ad0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ad4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ad8:	47003931 	smladxmi	r0, r1, r9, r3
     adc:	5f4f4950 	svcpl	0x004f4950
     ae0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ae4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     ae8:	6f697461 	svcvs	0x00697461
     aec:	5355006e 	cmppl	r5, #110	; 0x6e
     af0:	5f545241 	svcpl	0x00545241
     af4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     af8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     afc:	00666544 	rsbeq	r6, r6, r4, asr #10
     b00:	4349564e 	movtmi	r5, #38478	; 0x964e
     b04:	5152495f 	cmppl	r2, pc, asr r9
     b08:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     b0c:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     b10:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     b14:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     b18:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
     b1c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b20:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     b24:	00797469 	rsbseq	r7, r9, r9, ror #8
     b28:	5f434352 	svcpl	0x00434352
     b2c:	32425041 	subcc	r5, r2, #65	; 0x41
     b30:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     b34:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     b38:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     b3c:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     b40:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     b44:	75425f78 	strbvc	r5, [r2, #-3960]	; 0xf78
     b48:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b4c:	65546200 	ldrbvs	r6, [r4, #-512]	; 0x200
     b50:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     b54:	00657461 	rsbeq	r7, r5, r1, ror #8
     b58:	5f425355 	svcpl	0x00425355
     b5c:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     b60:	00657479 	rsbeq	r7, r5, r9, ror r4
     b64:	5f434352 	svcpl	0x00434352
     b68:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     b6c:	7000646d 	andvc	r6, r0, sp, ror #8
     b70:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     b74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     b88:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b8c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b90:	43776700 	cmnmi	r7, #0, 14
     b94:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xc61
     b98:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0x16c
     b9c:	65684364 	strbvs	r4, [r8, #-868]!	; 0x364
     ba0:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     ba4:	564e006d 	strbpl	r0, [lr], -sp, rrx
     ba8:	505f4349 	subspl	r4, pc, r9, asr #6
     bac:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     bb0:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
     bb4:	70756f72 	rsbsvc	r6, r5, r2, ror pc
     bb8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     bbc:	47006769 	strmi	r6, [r0, -r9, ror #14]
     bc0:	5f4f4950 	svcpl	0x004f4950
     bc4:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     bc8:	70620064 	rsbvc	r0, r2, r4, rrx
     bcc:	00637253 	rsbeq	r7, r3, r3, asr r2
     bd0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     bd4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     bd8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     bdc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     be0:	4100746e 	tstmi	r0, lr, ror #8
     be4:	43415454 	movtmi	r5, #5204	; 0x1454
     be8:	00444548 	subeq	r4, r4, r8, asr #10
     bec:	6e69616d 	powvsez	f6, f1, #5.0
     bf0:	414c4600 	cmpmi	ip, r0, lsl #12
     bf4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 3a9 <_Minimum_Stack_Size+0x2a9>
     bf8:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     bfc:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     c00:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     c04:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c08:	61684351 	cmnvs	r8, r1, asr r3
     c0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     c10:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     c14:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     c18:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     c1c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     c20:	53007974 	movwpl	r7, #2420	; 0x974
     c24:	45505355 	ldrbmi	r5, [r0, #-853]	; 0x355
     c28:	4445444e 	strbmi	r4, [r5], #-1102	; 0x44e
     c2c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c30:	6f4d5f4f 	svcvs	0x004d5f4f
     c34:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     c38:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     c3c:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     c40:	5200474e 	andpl	r4, r0, #20447232	; 0x1380000
     c44:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c48:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     c4c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     c50:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     c54:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     c58:	6f437265 	svcvs	0x00437265
     c5c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c60:	44626700 	strbtmi	r6, [r2], #-1792	; 0x700
     c64:	65524c58 	ldrbvs	r4, [r2, #-3160]	; 0xc58
     c68:	6f506461 	svcvs	0x00506461
     c6c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c70:	546e0072 	strbtpl	r0, [lr], #-114	; 0x72
     c74:	00656d69 	rsbeq	r6, r5, r9, ror #26
     c78:	5f4d4954 	svcpl	0x004d4954
     c7c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     c80:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     c84:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     c88:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     c8c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     c90:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
     c94:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     c98:	74530073 	ldrbvc	r0, [r3], #-115	; 0x73
     c9c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     ca0:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     ca4:	41535500 	cmpmi	r3, r0, lsl #10
     ca8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     cac:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     cb0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     cb4:	434c0074 	movtmi	r0, #49268	; 0xc074
     cb8:	6400524b 	strvs	r5, [r0], #-587	; 0x24b
     cbc:	61426c78 	hvcvs	9928	; 0x26c8
     cc0:	61726475 	cmnvs	r2, r5, ror r4
     cc4:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cc8:	5f324332 	svcpl	0x00324332
     ccc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     cd0:	61485152 	cmpvs	r8, r2, asr r1
     cd4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     cd8:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     cdc:	5f394954 	svcpl	0x00394954
     ce0:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     ce4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ce8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     cec:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     cf0:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
     cf4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf8:	31663233 	cmncc	r6, r3, lsr r2
     cfc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     d00:	00632e74 	rsbeq	r2, r3, r4, ror lr
     d04:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     d08:	6168435f 	cmnvs	r8, pc, asr r3
     d0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d10:	5f355f34 	svcpl	0x00355f34
     d14:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d18:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d1c:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     d20:	31495458 	cmpcc	r9, r8, asr r4
     d24:	30315f35 	eorscc	r5, r1, r5, lsr pc
     d28:	5152495f 	cmppl	r2, pc, asr r9
     d2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d34:	314d4954 	cmpcc	sp, r4, asr r9
     d38:	4b52425f 	blmi	14916bc <__Stack_Size+0x14912bc>
     d3c:	5152495f 	cmppl	r2, pc, asr r9
     d40:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d44:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d48:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     d4c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     d50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d58:	43545200 	cmpmi	r4, #0, 4
     d5c:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     d60:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     d64:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     d70:	43435f38 	movtmi	r5, #16184	; 0x3f38
     d74:	5152495f 	cmppl	r2, pc, asr r9
     d78:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d80:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     d84:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     d88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d90:	414d4400 	cmpmi	sp, r0, lsl #8
     d94:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     d98:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     d9c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     da0:	61485152 	cmpvs	r8, r2, asr r1
     da4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     da8:	32490072 	subcc	r0, r9, #114	; 0x72
     dac:	455f3143 	ldrbmi	r3, [pc, #-323]	; c71 <__Stack_Size+0x871>
     db0:	52495f56 	subpl	r5, r9, #344	; 0x158
     db4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     db8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dbc:	42535500 	subsmi	r5, r3, #0, 10
     dc0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
     dc4:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     dc8:	61485152 	cmpvs	r8, r2, asr r1
     dcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     dd0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     dd4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     dd8:	6e6e6168 	powvsez	f6, f6, #0.0
     ddc:	5f356c65 	svcpl	0x00356c65
     de0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     de4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     de8:	44007265 	strmi	r7, [r0], #-613	; 0x265
     dec:	5f31414d 	svcpl	0x0031414d
     df0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     df4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     df8:	5152495f 	cmppl	r2, pc, asr r9
     dfc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e00:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e04:	31434441 	cmpcc	r3, r1, asr #8
     e08:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     e0c:	61485152 	cmpvs	r8, r2, asr r1
     e10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e14:	44530072 	ldrbmi	r0, [r3], #-114	; 0x72
     e18:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     e1c:	61485152 	cmpvs	r8, r2, asr r1
     e20:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e24:	53550072 	cmppl	r5, #114	; 0x72
     e28:	5f545241 	svcpl	0x00545241
     e2c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     e30:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
     e34:	00617461 	rsbeq	r7, r1, r1, ror #8
     e38:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     e3c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e48:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     e4c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e5c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     e60:	54497261 	strbpl	r7, [r9], #-609	; 0x261
     e64:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     e68:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     e6c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
     e70:	5f374d49 	svcpl	0x00374d49
     e74:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e7c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e80:	5f334d49 	svcpl	0x00334d49
     e84:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e8c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     e90:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     e94:	41435f50 	cmpmi	r3, r0, asr pc
     e98:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     e9c:	5152495f 	cmppl	r2, pc, asr r9
     ea0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ea4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ea8:	67617355 			; <UNDEFINED> instruction: 0x67617355
     eac:	75614665 	strbvc	r4, [r1, #-1637]!	; 0x665
     eb0:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     eb4:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     eb8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ebc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ec0:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec4:	61485152 	cmpvs	r8, r2, asr r1
     ec8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ecc:	41430072 	hvcmi	12290	; 0x3002
     ed0:	43535f4e 	cmpmi	r3, #312	; 0x138
     ed4:	52495f45 	subpl	r5, r9, #276	; 0x114
     ed8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     edc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ee0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ee4:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     ee8:	4f435f47 	svcmi	0x00435f47
     eec:	52495f4d 	subpl	r5, r9, #308	; 0x134
     ef0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ef8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     efc:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     f00:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f04:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f08:	73795300 	cmnvc	r9, #0, 6
     f0c:	6b636954 	blvs	18db464 <__Stack_Size+0x18db064>
     f10:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f14:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f18:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     f1c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f20:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f24:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f28:	41006e6f 	tstmi	r0, pc, ror #28
     f2c:	5f334344 	svcpl	0x00334344
     f30:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f34:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f38:	57007265 	strpl	r7, [r0, -r5, ror #4]
     f3c:	5f474457 	svcpl	0x00474457
     f40:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f48:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
     f4c:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     f50:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     f54:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f58:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     f5c:	6168435f 	cmnvs	r8, pc, asr r3
     f60:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     f64:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     f68:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f6c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f70:	73754200 	cmnvc	r5, #0, 4
     f74:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f78:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f7c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f80:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     f84:	5f384d49 	svcpl	0x00384d49
     f88:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     f8c:	61485152 	cmpvs	r8, r2, asr r1
     f90:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f94:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     f98:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     f9c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     fa0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fa4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fa8:	414d4400 	cmpmi	sp, r0, lsl #8
     fac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     fb0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     fb4:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     fb8:	61485152 	cmpvs	r8, r2, asr r1
     fbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fc0:	53460072 	movtpl	r0, #24690	; 0x6072
     fc4:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     fc8:	61485152 	cmpvs	r8, r2, asr r1
     fcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fd0:	41550072 	cmpmi	r5, r2, ror r0
     fd4:	5f355452 	svcpl	0x00355452
     fd8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fe0:	54007265 	strpl	r7, [r0], #-613	; 0x265
     fe4:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xd41
     fe8:	52495f52 	subpl	r5, r9, #328	; 0x148
     fec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ff0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ff4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ff8:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
     ffc:	4f435f47 	svcmi	0x00435f47
    1000:	52495f4d 	subpl	r5, r9, #308	; 0x134
    1004:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1008:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    100c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1010:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1014:	61485152 	cmpvs	r8, r2, asr r1
    1018:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    101c:	53550072 	cmppl	r5, #114	; 0x72
    1020:	5f545241 	svcpl	0x00545241
    1024:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1028:	61745354 	cmnvs	r4, r4, asr r3
    102c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1030:	53555f5f 	cmppl	r5, #380	; 0x17c
    1034:	43444342 	movtmi	r4, #17218	; 0x4342
    1038:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    103c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1040:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1044:	61485152 	cmpvs	r8, r2, asr r1
    1048:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    104c:	50530072 	subspl	r0, r3, r2, ror r0
    1050:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1054:	61485152 	cmpvs	r8, r2, asr r1
    1058:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    105c:	53550072 	cmppl	r5, #114	; 0x72
    1060:	504c5f42 	subpl	r5, ip, r2, asr #30
    1064:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    1068:	3058525f 	subscc	r5, r8, pc, asr r2
    106c:	5152495f 	cmppl	r2, pc, asr r9
    1070:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1074:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1078:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    107c:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    1080:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    1084:	43545200 	cmpmi	r4, #0, 4
    1088:	5152495f 	cmppl	r2, pc, asr r9
    108c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1090:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1094:	31414d44 	cmpcc	r1, r4, asr #26
    1098:	6168435f 	cmnvs	r8, pc, asr r3
    109c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    10a0:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    10a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    10b0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    10b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10bc:	43324900 	teqmi	r2, #0, 18
    10c0:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
    10c4:	5152495f 	cmppl	r2, pc, asr r9
    10c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    10d4:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    10d8:	61485152 	cmpvs	r8, r2, asr r1
    10dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10e0:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
    10e4:	5f485341 	svcpl	0x00485341
    10e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10f0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    10f4:	5f314332 	svcpl	0x00314332
    10f8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    10fc:	61485152 	cmpvs	r8, r2, asr r1
    1100:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1104:	41430072 	hvcmi	12290	; 0x3002
    1108:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    110c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1110:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1114:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1118:	43565300 	cmpmi	r6, #0, 6
    111c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1120:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1124:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    1128:	4b52425f 	blmi	1491aac <__Stack_Size+0x14916ac>
    112c:	5152495f 	cmppl	r2, pc, asr r9
    1130:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1134:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1138:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    113c:	6168435f 	cmnvs	r8, pc, asr r3
    1140:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1144:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1148:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    114c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1150:	414d4400 	cmpmi	sp, r0, lsl #8
    1154:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1158:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    115c:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1160:	61485152 	cmpvs	r8, r2, asr r1
    1164:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1168:	43520072 	cmpmi	r2, #114	; 0x72
    116c:	52495f43 	subpl	r5, r9, #268	; 0x10c
    1170:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1174:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1178:	414d4400 	cmpmi	sp, r0, lsl #8
    117c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1180:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1184:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1188:	61485152 	cmpvs	r8, r2, asr r1
    118c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1190:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1194:	5f324954 	svcpl	0x00324954
    1198:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    119c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11a0:	53007265 	movwpl	r7, #613	; 0x265
    11a4:	5f324950 	svcpl	0x00324950
    11a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11b0:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11b4:	5f314d49 	svcpl	0x00314d49
    11b8:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    11bc:	61485152 	cmpvs	r8, r2, asr r1
    11c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11c4:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    11c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    11cc:	6e6e6168 	powvsez	f6, f6, #0.0
    11d0:	5f376c65 	svcpl	0x00376c65
    11d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11d8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11dc:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11e0:	5f354d49 	svcpl	0x00354d49
    11e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11ec:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    11f0:	614d6d65 	cmpvs	sp, r5, ror #26
    11f4:	6567616e 	strbvs	r6, [r7, #-366]!	; 0x16e
    11f8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    11fc:	6f697470 	svcvs	0x00697470
    1200:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1204:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    1208:	61485152 	cmpvs	r8, r2, asr r1
    120c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1210:	56500072 			; <UNDEFINED> instruction: 0x56500072
    1214:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
    1218:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    121c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1220:	41535500 	cmpmi	r3, r0, lsl #10
    1224:	5f325452 	svcpl	0x00325452
    1228:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    122c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1230:	75007265 	strvc	r7, [r0, #-613]	; 0x265
    1234:	645f6273 	ldrbvs	r6, [pc], #-627	; 123c <__Stack_Size+0xe3c>
    1238:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
    123c:	69560063 	ldmdbvs	r6, {r0, r1, r5, r6}^
    1240:	61757472 	cmnvs	r5, r2, ror r4
    1244:	6f435f6c 	svcvs	0x00435f6c
    1248:	6f505f6d 	svcvs	0x00505f6d
    124c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1250:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1254:	72655367 	rsbvc	r5, r5, #-1677721599	; 0x9c000001
    1258:	006c6169 	rsbeq	r6, ip, r9, ror #2
    125c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1260:	5f6c6175 	svcpl	0x006c6175
    1264:	5f6d6f43 	svcpl	0x006d6f43
    1268:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    126c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1270:	56676e69 	strbtpl	r6, [r7], -r9, ror #28
    1274:	6f646e65 	svcvs	0x00646e65
    1278:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    127c:	61757472 	cmnvs	r5, r2, ror r4
    1280:	6f435f6c 	svcvs	0x00435f6c
    1284:	6f505f6d 	svcvs	0x00505f6d
    1288:	445f7472 	ldrbmi	r7, [pc], #-1138	; 1290 <__Stack_Size+0xe90>
    128c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1290:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    1294:	70697263 	rsbvc	r7, r9, r3, ror #4
    1298:	00726f74 	rsbseq	r6, r2, r4, ror pc
    129c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    12a0:	5f6c6175 	svcpl	0x006c6175
    12a4:	5f6d6f43 	svcpl	0x006d6f43
    12a8:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    12ac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    12b0:	4c676e69 	stclmi	14, cr6, [r7], #-420	; 0xfffffe5c
    12b4:	49676e61 	stmdbmi	r7!, {r0, r5, r6, r9, sl, fp, sp, lr}^
    12b8:	69560044 	ldmdbvs	r6, {r2, r6}^
    12bc:	61757472 	cmnvs	r5, r2, ror r4
    12c0:	6f435f6c 	svcvs	0x00435f6c
    12c4:	6f505f6d 	svcvs	0x00505f6d
    12c8:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    12cc:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12d0:	6f725067 	svcvs	0x00725067
    12d4:	74637564 	strbtvc	r7, [r3], #-1380	; 0x564
    12d8:	72695600 	rsbvc	r5, r9, #0, 12
    12dc:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12e0:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 116c <__Stack_Size+0xd6c>
    12e4:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12e8:	6f435f74 	svcvs	0x00435f74
    12ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12f0:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12f4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12f8:	4500726f 	strmi	r7, [r0, #-623]	; 0x26f
    12fc:	4f5f3350 	svcmi	0x005f3350
    1300:	435f5455 	cmpmi	pc, #1426063360	; 0x55000000
    1304:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1308:	006b6361 	rsbeq	r6, fp, r1, ror #6
    130c:	5f627375 	svcpl	0x00627375
    1310:	70646e65 	rsbvc	r6, r4, r5, ror #28
    1314:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
    1318:	73616c46 	cmnvc	r1, #17920	; 0x4600
    131c:	756f4368 	strbvc	r4, [pc, #-872]!	; fbc <__Stack_Size+0xbbc>
    1320:	4600746e 	strmi	r7, [r0], -lr, ror #8
    1324:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1328:	6f72505f 	svcvs	0x0072505f
    132c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1330:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1334:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
    1338:	6c466574 	cfstr64vs	mvdx6, [r6], {116}	; 0x74
    133c:	36687361 	strbtcc	r7, [r8], -r1, ror #6
    1340:	69460034 	stmdbvs	r6, {r2, r4, r5}^
    1344:	6873696e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    1348:	65536f54 	ldrbvs	r6, [r3, #-3924]	; 0xf54
    134c:	5500646e 	strpl	r6, [r0, #-1134]	; 0x46e
    1350:	535f4253 	cmppl	pc, #805306373	; 0x30000005
    1354:	525f4c49 	subspl	r4, pc, #18688	; 0x4900
    1358:	00646165 	rsbeq	r6, r4, r5, ror #2
    135c:	5f315045 	svcpl	0x00315045
    1360:	435f4e49 	cmpmi	pc, #1168	; 0x490
    1364:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1368:	006b6361 	rsbeq	r6, fp, r1, ror #6
    136c:	5f464f53 	svcpl	0x00464f53
    1370:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    1374:	6b636162 	blvs	18d9904 <__Stack_Size+0x18d9504>
    1378:	61724600 	cmnvs	r2, r0, lsl #12
    137c:	6f43656d 	svcvs	0x0043656d
    1380:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1384:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1388:	56785250 			; <UNDEFINED> instruction: 0x56785250
    138c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1390:	68546c00 	ldmdavs	r4, {sl, fp, sp, lr}^
    1394:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    1398:	756f4374 	strbvc	r4, [pc, #-884]!	; 102c <__Stack_Size+0xc2c>
    139c:	5f00746e 	svcpl	0x0000746e
    13a0:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    13a4:	505f4543 	subspl	r4, pc, r3, asr #10
    13a8:	00504f52 	subseq	r4, r0, r2, asr pc
    13ac:	50457852 	subpl	r7, r5, r2, asr r8
    13b0:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
    13b4:	00726566 	rsbseq	r6, r2, r6, ror #10
    13b8:	49704570 	ldmdbmi	r0!, {r4, r5, r6, r8, sl, lr}^
    13bc:	4f5f746e 	svcmi	0x005f746e
    13c0:	43005455 	movwmi	r5, #1109	; 0x455
    13c4:	7373616c 	cmnvc	r3, #108, 2
    13c8:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 13d0 <__Stack_Size+0xfd0>
    13cc:	5f617461 	svcpl	0x00617461
    13d0:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    13d4:	65440070 	strbvs	r0, [r4, #-112]	; 0x70
    13d8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    13dc:	6f72505f 	svcvs	0x0072505f
    13e0:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    13e4:	49770079 	ldmdbmi	r7!, {r0, r3, r4, r5, r6}^
    13e8:	00727473 	rsbseq	r7, r2, r3, ror r4
    13ec:	5345525f 	movtpl	r5, #21087	; 0x525f
    13f0:	00544c55 	subseq	r4, r4, r5, asr ip
    13f4:	746e4962 	strbtvc	r4, [lr], #-2402	; 0x962
    13f8:	6b636150 	blvs	18d9940 <__Stack_Size+0x18d9540>
    13fc:	00464f53 	subeq	r4, r6, r3, asr pc
    1400:	5f425355 	svcpl	0x00425355
    1404:	43435553 	movtmi	r5, #13651	; 0x3553
    1408:	00535345 	subseq	r5, r3, r5, asr #6
    140c:	636f7250 	cmnvs	pc, #80, 4
    1410:	5f737365 	svcpl	0x00737365
    1414:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1418:	4f5f7375 	svcmi	0x005f7375
    141c:	70005455 	andvc	r5, r0, r5, asr r4
    1420:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1424:	4e495f74 	mcrmi	15, 2, r5, cr9, cr4, {3}
    1428:	42535500 	subsmi	r5, r3, #0, 10
    142c:	534e555f 	movtpl	r5, #58719	; 0xe55f
    1430:	4f505055 	svcmi	0x00505055
    1434:	75005452 	strvc	r5, [r0, #-1106]	; 0x452
    1438:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    143c:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
    1440:	6c430063 	mcrrvs	0, 6, r0, r3, cr3
    1444:	5f737361 	svcpl	0x00737361
    1448:	61746144 	cmnvs	r4, r4, asr #2
    144c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1450:	43007075 	movwmi	r7, #117	; 0x75
    1454:	7373616c 	cmnvc	r3, #108, 2
    1458:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    145c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    1460:	61667265 	cmnvs	r6, r5, ror #4
    1464:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1468:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    146c:	5000676e 	andpl	r6, r0, lr, ror #14
    1470:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1474:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1478:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    147c:	4e495f73 	mcrmi	15, 2, r5, cr9, cr3, {3}
    1480:	52544300 	subspl	r4, r4, #0, 6
    1484:	00504c5f 	subseq	r4, r0, pc, asr ip
    1488:	5f425355 	svcpl	0x00425355
    148c:	5f544f4e 	svcpl	0x00544f4e
    1490:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
    1494:	53550059 	cmppl	r5, #89	; 0x59
    1498:	52455f42 	subpl	r5, r5, #264	; 0x108
    149c:	00524f52 	subseq	r4, r2, r2, asr pc
    14a0:	62425355 	subvs	r5, r2, #1409286145	; 0x54000001
    14a4:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    14a8:	00747365 	rsbseq	r7, r4, r5, ror #6
    14ac:	736d6f63 	cmnvc	sp, #396	; 0x18c
    14b0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    14b4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    14b8:	726f6600 	rsbvc	r6, pc, #0, 12
    14bc:	0074616d 	rsbseq	r6, r4, sp, ror #2
    14c0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14c4:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    14c8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    14cc:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    14d0:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    14d4:	00657079 	rsbeq	r7, r5, r9, ror r0
    14d8:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xe4f
    14dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    14e0:	6f747069 	svcvs	0x00747069
    14e4:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    14e8:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    14ec:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    14f0:	555f0072 	ldrbpl	r0, [pc, #-114]	; 1486 <__Stack_Size+0x1086>
    14f4:	5f524553 	svcpl	0x00524553
    14f8:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    14fc:	44524144 	ldrbmi	r4, [r2], #-324	; 0x144
    1500:	5145525f 	cmppl	r5, pc, asr r2
    1504:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    1508:	73550053 	cmpvc	r5, #83	; 0x53
    150c:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    1510:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1514:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1518:	72617000 	rsbvc	r7, r1, #0
    151c:	74797469 	ldrbtvc	r7, [r9], #-1129	; 0x469
    1520:	00657079 	rsbeq	r7, r5, r9, ror r0
    1524:	5f425355 	svcpl	0x00425355
    1528:	5f4c4953 	svcpl	0x004c4953
    152c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1530:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1534:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1538:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    153c:	7375004f 	cmnvc	r5, #79	; 0x4f
    1540:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
    1544:	632e706f 	teqvs	lr, #111	; 0x6f
    1548:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    154c:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1550:	4e6c6169 	powmiez	f6, f4, #1.0
    1554:	55006d75 	strpl	r6, [r0, #-3445]	; 0xd75
    1558:	49774253 	ldmdbmi	r7!, {r0, r1, r4, r6, r9, lr}^
    155c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1560:	696c0073 	stmdbvs	ip!, {r0, r1, r4, r5, r6}^
    1564:	6f63656e 	svcvs	0x0063656e
    1568:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    156c:	72695600 	rsbvc	r5, r9, #0, 12
    1570:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1574:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1400 <__Stack_Size+0x1000>
    1578:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    157c:	6f4e5f74 	svcvs	0x004e5f74
    1580:	61746144 	cmnvs	r4, r4, asr #2
    1584:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1588:	45007075 	strmi	r7, [r0, #-117]	; 0x75
    158c:	4f50444e 	svcmi	0x0050444e
    1590:	5f544e49 	svcpl	0x00544e49
    1594:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    1598:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    159c:	73550054 	cmpvc	r5, #84	; 0x54
    15a0:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    15a4:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    15a8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    15ac:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    15b0:	00657275 	rsbeq	r7, r5, r5, ror r2
    15b4:	5f627355 	svcpl	0x00627355
    15b8:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    15bc:	00687467 	rsbeq	r7, r8, r7, ror #8
    15c0:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    15c4:	616d726f 	cmnvs	sp, pc, ror #4
    15c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15cc:	72745300 	rsbsvc	r5, r4, #0, 6
    15d0:	5f676e69 	svcpl	0x00676e69
    15d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    15d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    15dc:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
    15e0:	61727469 	cmnvs	r2, r9, ror #8
    15e4:	44006574 	strmi	r6, [r0], #-1396	; 0x574
    15e8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15ec:	61545f65 	cmpvs	r4, r5, ror #30
    15f0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    15f4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    15f8:	41785450 	cmnmi	r8, r0, asr r4
    15fc:	00726464 	rsbseq	r6, r2, r4, ror #8
    1600:	4345525f 	movtmi	r5, #21087	; 0x525f
    1604:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1608:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1610 <__Stack_Size+0x1210>
    160c:	00455059 	subeq	r5, r5, r9, asr r0
    1610:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    1614:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    1618:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    161c:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1620:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1624:	6144726f 	cmpvs	r4, pc, ror #4
    1628:	56006174 			; <UNDEFINED> instruction: 0x56006174
    162c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1630:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1634:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1638:	5f74726f 	svcpl	0x0074726f
    163c:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1640:	43656e69 	cmnmi	r5, #1680	; 0x690
    1644:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1648:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
    164c:	41544274 	cmpmi	r4, r4, ror r2
    1650:	00454c42 	subeq	r4, r5, r2, asr #24
    1654:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1658:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    165c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1660:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1664:	73550065 	cmpvc	r5, #101	; 0x65
    1668:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    166c:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1670:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1674:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1678:	00737365 	rsbseq	r7, r3, r5, ror #6
    167c:	77425355 	smlsldvc	r5, r2, r5, r3
    1680:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1684:	56007365 	strpl	r7, [r0], -r5, ror #6
    1688:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    168c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1690:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1694:	5f74726f 	svcpl	0x0074726f
    1698:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    169c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    16a0:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    16a4:	70697263 	rsbvc	r7, r9, r3, ror #4
    16a8:	00726f74 	rsbseq	r6, r2, r4, ror pc
    16ac:	61746f54 	cmnvs	r4, r4, asr pc
    16b0:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    16b4:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    16b8:	5600746e 	strpl	r7, [r0], -lr, ror #8
    16bc:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16c0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16c4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16c8:	5f74726f 	svcpl	0x0074726f
    16cc:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    16d0:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    16d4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16d8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16dc:	7a69535f 	bvc	1a56460 <__Stack_Size+0x1a56060>
    16e0:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    16e4:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    16e8:	61745378 	cmnvs	r4, r8, ror r3
    16ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    16f0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    16f4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    16f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16fc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1700:	6f697461 	svcvs	0x00697461
    1704:	7355006e 	cmpvc	r5, #110	; 0x6e
    1708:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    170c:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1710:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1714:	00656361 	rsbeq	r6, r5, r1, ror #6
    1718:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    171c:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    1720:	61757472 	cmnvs	r5, r2, ror r4
    1724:	6f435f6c 	svcvs	0x00435f6c
    1728:	6f505f6d 	svcvs	0x00505f6d
    172c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1730:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1734:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1738:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    173c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1740:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1744:	445f6563 	ldrbmi	r6, [pc], #-1379	; 174c <__Stack_Size+0x134c>
    1748:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    174c:	6f747069 	svcvs	0x00747069
    1750:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    1754:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1758:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    175c:	77425355 	smlsldvc	r5, r2, r5, r3
    1760:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1764:	00736874 	rsbseq	r6, r3, r4, ror r8
    1768:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    176c:	5f746e65 	svcpl	0x00746e65
    1770:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1774:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1778:	6f697461 	svcvs	0x00697461
    177c:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    1780:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1784:	4345525f 	movtmi	r5, #21087	; 0x525f
    1788:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    178c:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    1790:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1794:	56003065 	strpl	r3, [r0], -r5, rrx
    1798:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    179c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17a0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    17a4:	5f74726f 	svcpl	0x0074726f
    17a8:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    17ac:	43656e69 	cmnmi	r5, #1680	; 0x690
    17b0:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    17b4:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    17b8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    17bc:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    17c0:	66726574 			; <UNDEFINED> instruction: 0x66726574
    17c4:	00656361 	rsbeq	r6, r5, r1, ror #6
    17c8:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    17cc:	5345445f 	movtpl	r4, #21599	; 0x545f
    17d0:	50495243 	subpl	r5, r9, r3, asr #4
    17d4:	00524f54 	subseq	r4, r2, r4, asr pc
    17d8:	61746f54 	cmnvs	r4, r4, asr pc
    17dc:	6f435f6c 	svcvs	0x00435f6c
    17e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17e4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    17e8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    17ec:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    17f0:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    17f4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    17f8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    17fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1800:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1804:	6f697461 	svcvs	0x00697461
    1808:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    180c:	61757472 	cmnvs	r5, r2, ror r4
    1810:	6f435f6c 	svcvs	0x00435f6c
    1814:	6f505f6d 	svcvs	0x00505f6d
    1818:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    181c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1820:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    1824:	72754300 	rsbsvc	r4, r5, #0, 6
    1828:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    182c:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    1830:	616e7265 	cmnvs	lr, r5, ror #4
    1834:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    1838:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    183c:	455f0067 	ldrbmi	r0, [pc, #-103]	; 17dd <__Stack_Size+0x13dd>
    1840:	4f50444e 	svcmi	0x0050444e
    1844:	5f544e49 	svcpl	0x00544e49
    1848:	4f464e49 	svcmi	0x00464e49
    184c:	72695600 	rsbvc	r5, r9, #0, 12
    1850:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1854:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 16e0 <__Stack_Size+0x12e0>
    1858:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    185c:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1860:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1864:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1868:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    186c:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    1870:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    1874:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1878:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    187c:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    1880:	00657079 	rsbeq	r7, r5, r9, ror r0
    1884:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    1888:	00454349 	subeq	r4, r5, r9, asr #6
    188c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1890:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    1894:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1898:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    189c:	41465245 	cmpmi	r6, r5, asr #4
    18a0:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    18a4:	50494345 	subpl	r4, r9, r5, asr #6
    18a8:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    18ac:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    18b0:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    18b4:	73550061 	cmpvc	r5, #97	; 0x61
    18b8:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    18bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    18c0:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    18c4:	00657275 	rsbeq	r7, r5, r5, ror r2
    18c8:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    18cc:	5f6c6175 	svcpl	0x006c6175
    18d0:	5f6d6f43 	svcpl	0x006d6f43
    18d4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    18d8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    18dc:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    18e0:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    18e4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    18e8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    18ec:	42535500 	subsmi	r5, r3, #0, 10
    18f0:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    18f4:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    18f8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    18fc:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    1900:	61757472 	cmnvs	r5, r2, ror r4
    1904:	6f435f6c 	svcvs	0x00435f6c
    1908:	6f505f6d 	svcvs	0x00505f6d
    190c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1910:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1914:	754f5f73 	strbvc	r5, [pc, #-3955]	; 9a9 <__Stack_Size+0x5a9>
    1918:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    191c:	5f726165 	svcpl	0x00726165
    1920:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1924:	4f5f7375 	svcmi	0x005f7375
    1928:	56007475 			; <UNDEFINED> instruction: 0x56007475
    192c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1930:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1934:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1938:	5f74726f 	svcpl	0x0074726f
    193c:	5f746547 	svcpl	0x00746547
    1940:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1944:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1948:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    194c:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1950:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    1954:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1958:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    195c:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    1960:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1964:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1968:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    196c:	445f6769 	ldrbmi	r6, [pc], #-1897	; 1974 <__Stack_Size+0x1574>
    1970:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1974:	6f747069 	svcvs	0x00747069
    1978:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    197c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1980:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    1984:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1988:	73550065 	cmpvc	r5, #101	; 0x65
    198c:	4f775f62 	svcmi	0x00775f62
    1990:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    1994:	73550074 	cmpvc	r5, #116	; 0x74
    1998:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    199c:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    19a0:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    19a4:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    19a8:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    19ac:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    19b0:	61757472 	cmnvs	r5, r2, ror r4
    19b4:	6f435f6c 	svcvs	0x00435f6c
    19b8:	6f505f6d 	svcvs	0x00505f6d
    19bc:	445f7472 	ldrbmi	r7, [pc], #-1138	; 19c4 <__Stack_Size+0x15c4>
    19c0:	5f617461 	svcpl	0x00617461
    19c4:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    19c8:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    19cc:	61757472 	cmnvs	r5, r2, ror r4
    19d0:	6f435f6c 	svcvs	0x00435f6c
    19d4:	6f505f6d 	svcvs	0x00505f6d
    19d8:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    19dc:	6f437465 	svcvs	0x00437465
    19e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    19e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    19ec:	4f00726f 	svcmi	0x0000726f
    19f0:	52454854 	subpl	r4, r5, #84, 16	; 0x540000
    19f4:	4345525f 	movtmi	r5, #21087	; 0x525f
    19f8:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    19fc:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    1a00:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 13d7 <__Stack_Size+0xfd7>
    1a04:	69560038 	ldmdbvs	r6, {r3, r4, r5}^
    1a08:	61757472 	cmnvs	r5, r2, ror r4
    1a0c:	6f435f6c 	svcvs	0x00435f6c
    1a10:	6f505f6d 	svcvs	0x00505f6d
    1a14:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1a18:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a1c:	454e494c 	strbmi	r4, [lr, #-2380]	; 0x94c
    1a20:	444f435f 	strbmi	r4, [pc], #-863	; 1a28 <__Stack_Size+0x1628>
    1a24:	00474e49 	subeq	r4, r7, r9, asr #28
    1a28:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1a2c:	43785250 	cmnmi	r8, #80, 4
    1a30:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1a34:	776f5000 	strbvc	r5, [pc, -r0]!
    1a38:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1a3c:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
     6c0:	8408000a 	strhi	r0, [r8], #-10
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	849f3000 	ldrhi	r3, [pc], #0	; 6d0 <__Stack_Size+0x2d0>
     6cc:	8c08000a 	stchi	0, cr0, [r8], {10}
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0a929f1a 	beq	fe4a834c <SCS_BASE+0x1e49a34c>
     6e0:	0aa00800 	beq	fe8026e8 <SCS_BASE+0x1e7f46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000aa09f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
     6f4:	000abc08 	andeq	fp, sl, r8, lsl #24
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	b6000000 	strlt	r0, [r0], -r0
     70c:	bc08000a 	stclt	0, cr0, [r8], {10}
     710:	0108000a 	tsteq	r8, sl
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0aa40000 	beq	fe900724 <SCS_BASE+0x1e8f2724>
     720:	0abc0800 	beq	fef02728 <SCS_BASE+0x1eef4728>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000c1400 	andeq	r1, ip, r0, lsl #8
     734:	000c3208 	andeq	r3, ip, r8, lsl #4
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
     740:	08000cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp}
     744:	f8560001 			; <UNDEFINED> instruction: 0xf8560001
     748:	1808000c 	stmdane	r8, {r2, r3}
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000c1400 	andeq	r1, ip, r0, lsl #8
     760:	000c3208 	andeq	r3, ip, r8, lsl #4
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
     76c:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0c300000 	ldceq	0, cr0, [r0], #-0
     780:	0c320800 	ldceq	8, cr0, [r2], #-0
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0c329f30 	ldceq	15, cr9, [r2], #-192	; 0xffffff40
     78c:	0cb80800 	ldceq	8, cr0, [r8]
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000cc055 	andeq	ip, ip, r5, asr r0
     798:	000cf008 	andeq	pc, ip, r8
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     7ac:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
     7b8:	08000cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	60000000 	andvs	r0, r0, r0
     7c8:	6d08000c 	stcvs	0, cr0, [r8, #-48]	; 0xffffffd0
     7cc:	0108000c 	tsteq	r8, ip
     7d0:	0c6d5300 	stcleq	3, cr5, [sp], #-0
     7d4:	0cd00800 	ldcleq	8, cr0, [r0], {0}
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
     7e8:	0e320800 	cdpeq	8, 3, cr0, cr2, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000e3250 	andeq	r3, lr, r0, asr r2
     7f4:	000e3408 	andeq	r3, lr, r8, lsl #8
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	349f5001 	ldrcc	r5, [pc], #1	; 804 <__Stack_Size+0x404>
     800:	5c08000e 	stcpl	0, cr0, [r8], {14}
     804:	0108000e 	tsteq	r8, lr
     808:	0e5c5000 	cdpeq	0, 5, cr5, cr12, cr0, {0}
     80c:	0e780800 	cdpeq	8, 7, cr0, cr8, cr0, {0}
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     824:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
     830:	08000e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp}
     83c:	08000e52 	stmdaeq	r0, {r1, r4, r6, r9, sl, fp}
     840:	52530001 	subspl	r0, r3, #1
     844:	5408000e 	strpl	r0, [r8], #-14
     848:	0208000e 	andeq	r0, r8, #14
     84c:	549f3000 	ldrpl	r3, [pc], #0	; 854 <__Stack_Size+0x454>
     850:	6108000e 	tstvs	r8, lr
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
     864:	0e8a0800 	cdpeq	8, 8, cr0, cr10, cr0, {0}
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000e8a50 	andeq	r8, lr, r0, asr sl
     870:	000e9408 	andeq	r9, lr, r8, lsl #8
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	949f5001 	ldrls	r5, [pc], #1	; 880 <__Stack_Size+0x480>
     87c:	9608000e 	strls	r0, [r8], -lr
     880:	0108000e 	tsteq	r8, lr
     884:	0e965000 	cdpeq	0, 9, cr5, cr6, cr0, {0}
     888:	0e9c0800 	cdpeq	8, 9, cr0, cr12, cr0, {0}
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     8a0:	08000ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp}
     8a4:	a4500001 	ldrbge	r0, [r0], #-1
     8a8:	a808000e 	stmdage	r8, {r1, r2, r3}
     8ac:	0408000e 	streq	r0, [r8], #-14
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000ea89f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
     8b8:	000eaa08 	andeq	sl, lr, r8, lsl #20
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp}
     8c4:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0eac0000 	cdpeq	0, 10, cr0, cr12, cr0, {0}
     8d8:	0eba0800 	cdpeq	8, 11, cr0, cr10, cr0, {0}
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000eba50 	andeq	fp, lr, r0, asr sl
     8e4:	000ec408 	andeq	ip, lr, r8, lsl #8
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	c4000000 	strgt	r0, [r0], #-0
     8f8:	e208000e 	and	r0, r8, #14
     8fc:	0108000e 	tsteq	r8, lr
     900:	0ee25000 	cdpeq	0, 14, cr5, cr2, cr0, {0}
     904:	0ef00800 	cdpeq	8, 15, cr0, cr0, cr0, {0}
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	08000ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp}
     91c:	08000ff9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     920:	f9500001 			; <UNDEFINED> instruction: 0xf9500001
     924:	0008000f 	andeq	r0, r8, pc
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00100000 	andseq	r0, r0, r0
     93c:	00100508 	andseq	r0, r0, r8, lsl #10
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	08001005 	stmdaeq	r0, {r0, r2, ip}
     948:	0800100c 	stmdaeq	r0, {r2, r3, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	100c0000 	andne	r0, ip, r0
     95c:	101f0800 	andsne	r0, pc, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	00101f50 	andseq	r1, r0, r0, asr pc
     968:	00102008 	andseq	r2, r0, r8
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	209f5001 	addscs	r5, pc, r1
     974:	22080010 	andcs	r0, r8, #16
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	10225000 	eorne	r5, r2, r0
     980:	102c0800 	eorne	r0, ip, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	08001012 	stmdaeq	r0, {r1, r4, ip}
     998:	0800101f 	stmdaeq	r0, {r0, r1, r2, r3, r4, ip}
     99c:	20530001 	subscs	r0, r3, r1
     9a0:	2c080010 	stccs	0, cr0, [r8], {16}
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	102c0000 	eorne	r0, ip, r0
     9b4:	104c0800 	subne	r0, ip, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	00104c50 	andseq	r4, r0, r0, asr ip
     9c0:	00105408 	andseq	r5, r0, r8, lsl #8
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     9d4:	08001030 	stmdaeq	r0, {r4, r5, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	08001030 	stmdaeq	r0, {r4, r5, ip}
     9e0:	0800104e 	stmdaeq	r0, {r1, r2, r3, r6, ip}
     9e4:	4e540001 	cdpmi	0, 5, cr0, cr4, cr1, {0}
     9e8:	50080010 	andpl	r0, r8, r0, lsl r0
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	08001052 	stmdaeq	r0, {r1, r4, r6, ip}
     9f8:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	8c000000 	stchi	0, cr0, [r0], {-0}
     a08:	90080010 	andls	r0, r8, r0, lsl r0
     a0c:	01080010 	tsteq	r8, r0, lsl r0
     a10:	10905000 	addsne	r5, r0, r0
     a14:	10980800 	addsne	r0, r8, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     a24:	0800109a 	stmdaeq	r0, {r1, r3, r4, r7, ip}
     a28:	9a500001 	bls	1400a34 <__Stack_Size+0x1400634>
     a2c:	a8080010 	stmdage	r8, {r4}
     a30:	04080010 	streq	r0, [r8], #-16
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	00108e00 	andseq	r8, r0, r0, lsl #28
     a44:	00109008 	andseq	r9, r0, r8
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	080010d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, ip}
     a58:	080010dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip}
     a5c:	dc500001 	mrrcle	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     a60:	de080010 	mcrle	0, 0, r0, cr8, cr0, {0}
     a64:	06080010 			; <UNDEFINED> instruction: 0x06080010
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	de9f2200 	cdple	2, 9, cr2, cr15, cr0, {0}
     a70:	e7080010 	smlad	r8, r0, r0, r0
     a74:	01080010 	tsteq	r8, r0, lsl r0
     a78:	10f65000 	rscsne	r5, r6, r0
     a7c:	11040800 	tstne	r4, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	0010d800 	andseq	sp, r0, r0, lsl #16
     a90:	0010ee08 	andseq	lr, r0, r8, lsl #28
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	080010ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, ip}
     a9c:	080010f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, ip}
     aa0:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
     aa4:	f8080010 			; <UNDEFINED> instruction: 0xf8080010
     aa8:	01080010 	tsteq	r8, r0, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	10dc0000 	sbcsne	r0, ip, r0
     ab8:	10e70800 	rscne	r0, r7, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	0010f653 	andseq	pc, r0, r3, asr r6	; <UNPREDICTABLE>
     ac4:	00110408 	andseq	r0, r1, r8, lsl #8
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	08001104 	stmdaeq	r0, {r2, r8, ip}
     ad8:	0800110e 	stmdaeq	r0, {r1, r2, r3, r8, ip}
     adc:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
     ae0:	2e080011 	mcrcs	0, 0, r0, cr8, cr1, {0}
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	30000000 	andcc	r0, r0, r0
     af4:	3e080011 	mcrcc	0, 0, r0, cr8, cr1, {0}
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	113e5000 	teqne	lr, r0
     b00:	11480800 	cmpne	r8, r0, lsl #16
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	00114800 	andseq	r4, r1, r0, lsl #16
     b38:	00115608 	andseq	r5, r1, r8, lsl #12
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	08001156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip}
     b44:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
     c38:	080011b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	080011b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip}
     c44:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	bc000000 	stclt	0, cr0, [r0], {-0}
     c54:	c3080011 	movwgt	r0, #32785	; 0x8011
     c58:	01080011 	tsteq	r8, r1, lsl r0
     c5c:	11c35000 	bicne	r5, r3, r0
     c60:	11f20800 	mvnsne	r0, r0, lsl #16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	0011bc00 	andseq	fp, r1, r0, lsl #24
     c74:	0011c408 	andseq	ip, r1, r8, lsl #8
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0011c49f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
     c80:	0011df08 	andseq	sp, r1, r8, lsl #30
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	080011e0 	stmdaeq	r0, {r5, r6, r7, r8, ip}
     c8c:	080011e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, ip}
     c90:	e8500001 	ldmda	r0, {r0}^
     c94:	f2080011 	vqadd.s8	d0, d8, d1
     c98:	01080011 	tsteq	r8, r1, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	11f40000 	mvnsne	r0, r0
     ca8:	11fc0800 	mvnsne	r0, r0, lsl #16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	0011fc50 	andseq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
     cb4:	00123008 	andseq	r3, r2, r8
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	08001230 	stmdaeq	r0, {r4, r5, r9, ip}
     cc0:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	11f40000 	mvnsne	r0, r0
     cd4:	12000800 	andne	r0, r0, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	12009f34 	andne	r9, r0, #52, 30	; 0xd0
     ce0:	120a0800 	andne	r0, sl, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	00122050 	andseq	r2, r2, r0, asr r0
     cec:	00123408 	andseq	r3, r2, r8, lsl #8
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	34000000 	strcc	r0, [r0], #-0
     d5c:	3a080012 	bcc	200dac <__Stack_Size+0x2009ac>
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	123a5000 	eorsne	r5, sl, #0
     d68:	12760800 	rsbsne	r0, r6, #0, 16
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	00127656 	andseq	r7, r2, r6, asr r6
     d74:	00127c08 	andseq	r7, r2, r8, lsl #24
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	34000000 	strcc	r0, [r0], #-0
     d88:	3f080012 	svccc	0x00080012
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	123f5100 	eorsne	r5, pc, #0, 2
     d94:	125e0800 	subsne	r0, lr, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	00125e55 	andseq	r5, r2, r5, asr lr
     da0:	00127c08 	andseq	r7, r2, r8, lsl #24
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	34000000 	strcc	r0, [r0], #-0
     db4:	40080012 	andmi	r0, r8, r2, lsl r0
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	409f3400 	addsmi	r3, pc, r0, lsl #8
     dc0:	48080012 	stmdami	r8, {r1, r4}
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12585000 	subsne	r5, r8, #0
     dcc:	12620800 	rsbne	r0, r2, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	00126650 	andseq	r6, r2, r0, asr r6
     dd8:	00127c08 	andseq	r7, r2, r8, lsl #24
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    12c8:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
    12cc:	bc510001 	mrrclt	0, 0, r0, r1, cr1
    12d0:	3c080012 	stccc	0, cr0, [r8], {18}
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0012a000 	andseq	sl, r2, r0
    12e8:	0012b008 	andseq	fp, r2, r8
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	0012b09f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    12f4:	0012b408 	andseq	fp, r2, r8, lsl #8
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0012b49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1304:	00133c08 	andseq	r3, r3, r8, lsl #24
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    1318:	080012be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	080012c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip}
    1324:	080012f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, ip}
    1328:	0a570001 	beq	15c1334 <__Stack_Size+0x15c0f34>
    132c:	3a080013 	bcc	201380 <__Stack_Size+0x200f80>
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	12a00000 	adcne	r0, r0, #0
    1340:	12be0800 	adcsne	r0, lr, #0, 16
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	12be9f30 	adcsne	r9, lr, #48, 30	; 0xc0
    134c:	12f60800 	rscsne	r0, r6, #0, 16
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	0012fc54 	andseq	pc, r2, r4, asr ip	; <UNPREDICTABLE>
    1358:	0012fe08 	andseq	pc, r2, r8, lsl #28
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	0012fe9f 	mulseq	r2, pc, lr	; <UNPREDICTABLE>
    1364:	00133a08 	andseq	r3, r3, r8, lsl #20
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    1378:	080012be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	080012c2 	stmdaeq	r0, {r1, r6, r7, r9, ip}
    1384:	080012ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip}
    1388:	ca560001 	bgt	1581394 <__Stack_Size+0x1580f94>
    138c:	ce080012 	mcrgt	0, 0, r0, cr8, cr2, {0}
    1390:	05080012 	streq	r0, [r8, #-18]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	12ce9f24 	sbcne	r9, lr, #36, 30	; 0x90
    139c:	12ee0800 	rscne	r0, lr, #0, 16
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	0013065e 	andseq	r0, r3, lr, asr r6
    13a8:	00130e08 	andseq	r0, r3, r8, lsl #28
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    13b4:	08001312 	stmdaeq	r0, {r1, r4, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	129f2432 	addsne	r2, pc, #838860800	; 0x32000000
    13c0:	32080013 	andcc	r0, r8, #19
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	12a00000 	adcne	r0, r0, #0
    13d4:	12bc0800 	adcsne	r0, ip, #0, 16
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	12bc9f30 	adcsne	r9, ip, #48, 30	; 0xc0
    13e0:	12f60800 	rscsne	r0, r6, #0, 16
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	0012fc51 	andseq	pc, r2, r1, asr ip	; <UNPREDICTABLE>
    13ec:	00133a08 	andseq	r3, r3, r8, lsl #20
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    1400:	080012be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	080012ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, ip}
    140c:	080012d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	d49f2400 	ldrle	r2, [pc], #1024	; 141c <__Stack_Size+0x101c>
    1418:	de080012 	mcrle	0, 0, r0, cr8, cr2, {0}
    141c:	01080012 	tsteq	r8, r2, lsl r0
    1420:	12de5600 	sbcsne	r5, lr, #0, 12
    1424:	12ee0800 	rscne	r0, lr, #0, 16
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	0013129f 	mulseq	r3, pc, r2	; <UNPREDICTABLE>
    1434:	00131808 	andseq	r1, r3, r8, lsl #16
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
    1444:	08001322 	stmdaeq	r0, {r1, r5, r8, r9, ip}
    1448:	22560001 	subscs	r0, r6, #1
    144c:	32080013 	andcc	r0, r8, #19
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	133c0000 	teqne	ip, #0
    1464:	13440800 	movtne	r0, #18432	; 0x4800
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	00134450 	andseq	r4, r3, r0, asr r4
    1470:	00134808 	andseq	r4, r3, r8, lsl #16
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	3c000000 	stccc	0, cr0, [r0], {-0}
    1484:	3e080013 	mcrcc	0, 0, r0, cr8, cr3, {0}
    1488:	02080013 	andeq	r0, r8, #19
    148c:	3e9f3000 	cdpcc	0, 9, cr3, cr15, cr0, {0}
    1490:	48080013 	stmdami	r8, {r0, r1, r4}
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00135000 	andseq	r5, r3, r0
    15d8:	00139208 	andseq	r9, r3, r8, lsl #4
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	08001392 	stmdaeq	r0, {r1, r4, r7, r8, r9, ip}
    15e4:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13500000 	cmpne	r0, #0
    15f8:	13600800 	cmnne	r0, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13609f30 	cmnne	r0, #48, 30	; 0xc0
    1604:	13960800 	orrsne	r0, r6, #0, 16
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	00139652 	andseq	r9, r3, r2, asr r6
    1610:	0013a408 	andseq	sl, r3, r8, lsl #8
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	50000000 	andpl	r0, r0, r0
    1628:	72080013 	andvc	r0, r8, #19
    162c:	02080013 	andeq	r0, r8, #19
    1630:	729f3000 	addsvc	r3, pc, #0
    1634:	8e080013 	mcrhi	0, 0, r0, cr8, cr3, {0}
    1638:	0b080013 	bleq	20168c <__Stack_Size+0x20128c>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
    1654:	0800135e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	0800135e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip}
    1660:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	50000000 	andpl	r0, r0, r0
    1670:	5e080013 	mcrpl	0, 0, r0, cr8, cr3, {0}
    1674:	02080013 	andeq	r0, r8, #19
    1678:	5e9f3000 	cdppl	0, 9, cr3, cr15, cr0, {0}
    167c:	92080013 	andls	r0, r8, #19
    1680:	09080013 	stmdbeq	r8, {r0, r1, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	13929f25 	orrsne	r9, r2, #37, 30	; 0x94
    1690:	13a40800 			; <UNDEFINED> instruction: 0x13a40800
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    1784:	080013a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip}
    1788:	a8500001 	ldmdage	r0, {r0}^
    178c:	b8080013 	stmdalt	r8, {r0, r1, r4}
    1790:	04080013 	streq	r0, [r8], #-19
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	0013b800 	andseq	fp, r3, r0, lsl #16
    17a4:	0013d008 	andseq	sp, r3, r8
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	0013d09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    17b0:	0013d808 	andseq	sp, r3, r8, lsl #16
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	080013d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip}
    17bc:	080013ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip}
    17c0:	ee510001 	cdp	0, 5, cr0, cr1, cr1, {0}
    17c4:	00080013 	andeq	r0, r8, r3, lsl r0
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	14005200 	strne	r5, [r0], #-512	; 0x200
    17d0:	14020800 	strne	r0, [r2], #-2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	14029f1a 	strne	r9, [r2], #-3866	; 0xf1a
    17e0:	14040800 	strne	r0, [r4], #-2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	00141e52 	andseq	r1, r4, r2, asr lr
    17ec:	00143c08 	andseq	r3, r4, r8, lsl #24
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	0013b800 	andseq	fp, r3, r0, lsl #16
    1800:	0013f208 	andseq	pc, r3, r8, lsl #4
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	0013fc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    180c:	00140408 	andseq	r0, r4, r8, lsl #8
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	08001404 	stmdaeq	r0, {r2, sl, ip}
    1818:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    181c:	1e520001 	cdpne	0, 5, cr0, cr2, cr1, {0}
    1820:	3c080014 	stccc	0, cr0, [r8], {20}
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1834:	fc080013 	stc2	0, cr0, [r8], {19}
    1838:	02080013 	andeq	r0, r8, #19
    183c:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    1840:	0e080013 	mcreq	0, 0, r0, cr8, cr3, {0}
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	140e5100 	strne	r5, [lr], #-256	; 0x100
    184c:	141e0800 	ldrne	r0, [lr], #-2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	141e9f24 	ldrne	r9, [lr], #-3876	; 0xf24
    185c:	143c0800 	ldrtne	r0, [ip], #-2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	13b80000 			; <UNDEFINED> instruction: 0x13b80000
    1870:	13d00800 	bicsne	r0, r0, #0, 16
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	13d09f30 	bicsne	r9, r0, #48, 30	; 0xc0
    187c:	13d40800 	bicsne	r0, r4, #0, 16
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0013d49f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    188c:	0013d808 	andseq	sp, r3, r8, lsl #16
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	080013d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip}
    1898:	080013de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	1e9f1c00 	cdpne	12, 9, cr1, cr15, cr0, {0}
    18a4:	3c080014 	stccc	0, cr0, [r8], {20}
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    18b8:	d0080013 	andle	r0, r8, r3, lsl r0
    18bc:	02080013 	andeq	r0, r8, #19
    18c0:	d09f3f00 	addsle	r3, pc, r0, lsl #30
    18c4:	dc080013 	stcle	0, cr0, [r8], {19}
    18c8:	05080013 	streq	r0, [r8, #-19]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	13dc9f25 	bicsne	r9, ip, #37, 30	; 0x94
    18d4:	13e40800 	mvnne	r0, #0, 16
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	00141e52 	andseq	r1, r4, r2, asr lr
    18e0:	00143c08 	andseq	r3, r4, r8, lsl #24
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	00143c00 	andseq	r3, r4, r0, lsl #24
    1a04:	00144808 	andseq	r4, r4, r8, lsl #16
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
    1a10:	08001450 	stmdaeq	r0, {r4, r6, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	143c0000 	ldrtne	r0, [ip], #-0
    1a24:	14400800 	strbne	r0, [r0], #-2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	00144051 	andseq	r4, r4, r1, asr r0
    1a30:	00145008 	andseq	r5, r4, r8
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	14dc0000 	ldrbne	r0, [ip], #0
    2090:	14e80800 	strbtne	r0, [r8], #2048	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	0014e850 	andseq	lr, r4, r0, asr r8
    209c:	0014f008 	andseq	pc, r4, r8
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	dc000000 	stcle	0, cr0, [r0], {-0}
    20b0:	e6080014 			; <UNDEFINED> instruction: 0xe6080014
    20b4:	01080014 	tsteq	r8, r4, lsl r0
    20b8:	14e65100 	strbtne	r5, [r6], #256	; 0x100
    20bc:	14f00800 	ldrbtne	r0, [r0], #2048	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
    20d4:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
    20e0:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	e49f1a7e 	ldr	r1, [pc], #2686	; 20f4 <__Stack_Size+0x1cf4>
    20f0:	e8080014 	stmda	r8, {r2, r4}
    20f4:	01080014 	tsteq	r8, r4, lsl r0
    20f8:	14e85300 	strbtne	r5, [r8], #768	; 0x300
    20fc:	14f00800 	ldrbtne	r0, [r0], #2048	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	0014fc00 	andseq	pc, r4, r0, lsl #24
    2110:	00150608 	andseq	r0, r5, r8, lsl #12
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	08001506 	stmdaeq	r0, {r1, r2, r8, sl, ip}
    211c:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	14fc0000 	ldrbtne	r0, [ip], #0
    2130:	15000800 	strne	r0, [r0, #-2048]	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	15009f30 	strne	r9, [r0, #-3888]	; 0xf30
    213c:	15060800 	strne	r0, [r6, #-2048]	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00150653 	andseq	r0, r5, r3, asr r6
    2148:	00151008 	andseq	r1, r5, r8
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
    215c:	0800152a 	stmdaeq	r0, {r1, r3, r5, r8, sl, ip}
    2160:	2a500001 	bcs	140216c <__Stack_Size+0x1401d6c>
    2164:	34080015 	strcc	r0, [r8], #-21
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	00152000 	andseq	r2, r5, r0
    217c:	00152408 	andseq	r2, r5, r8, lsl #8
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	0015249f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    2188:	00152a08 	andseq	r2, r5, r8, lsl #20
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	0800152a 	stmdaeq	r0, {r1, r3, r5, r8, sl, ip}
    2194:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	34000000 	strcc	r0, [r0], #-0
    21a4:	3e080015 	mcrcc	0, 0, r0, cr8, cr5, {0}
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	153e5000 	ldrne	r5, [lr, #-0]!
    21b0:	15480800 	strbne	r0, [r8, #-2048]	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
    21c8:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    21d4:	0800153e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sl, ip}
    21d8:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    21dc:	48080015 	stmdami	r8, {r0, r2, r4}
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15480000 	strbne	r0, [r8, #-0]
    21f0:	15540800 	ldrbne	r0, [r4, #-2048]	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	00155450 	andseq	r5, r5, r0, asr r4
    21fc:	00155c08 	andseq	r5, r5, r8, lsl #24
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    2210:	4c080015 	stcmi	0, cr0, [r8], {21}
    2214:	02080015 	andeq	r0, r8, #21
    2218:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    221c:	54080015 	strpl	r0, [r8], #-21
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	15545300 	ldrbne	r5, [r4, #-768]	; 0x300
    2228:	155c0800 	ldrbne	r0, [ip, #-2048]	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    22e0:	6e080015 	mcrvs	0, 0, r0, cr8, cr5, {0}
    22e4:	02080015 	andeq	r0, r8, #21
    22e8:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
    22ec:	72080015 	andvc	r0, r8, #21
    22f0:	05080015 	streq	r0, [r8, #-21]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	15729f1a 	ldrbne	r9, [r2, #-3866]!	; 0xf1a
    22fc:	157c0800 	ldrbne	r0, [ip, #-2048]!	; 0x800
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	00157e53 	andseq	r7, r5, r3, asr lr
    2308:	00158008 	andseq	r8, r5, r8
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    2314:	080015a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	15b09f25 	ldrne	r9, [r0, #3877]!	; 0xf25
    2324:	15b40800 	ldrne	r0, [r4, #2048]!	; 0x800
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	0015be9f 	mulseq	r5, pc, lr	; <UNPREDICTABLE>
    2338:	0015c208 	andseq	ip, r5, r8, lsl #4
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	080015ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip}
    234c:	080015ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2364:	80080015 	andhi	r0, r8, r5, lsl r0
    2368:	02080015 	andeq	r0, r8, #21
    236c:	809f3000 	addshi	r3, pc, r0
    2370:	86080015 			; <UNDEFINED> instruction: 0x86080015
    2374:	07080015 	smladeq	r8, r5, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
    2384:	0800159c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2394:	8c080015 	stchi	0, cr0, [r8], {21}
    2398:	02080015 	andeq	r0, r8, #21
    239c:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    23a0:	90080015 	andls	r0, r8, r5, lsl r0
    23a4:	07080015 	smladeq	r8, r5, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    23bc:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	080015a0 	stmdaeq	r0, {r5, r7, r8, sl, ip}
    23c8:	080015a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	272b0325 	strcs	r0, [fp, -r5, lsr #6]!
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	0015b09f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    23e4:	0015b408 	andseq	fp, r5, r8, lsl #8
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	0800272b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	be9f1aff 	mrclt	10, 4, r1, cr15, cr15, {7}
    2400:	c2080015 	andgt	r0, r8, #21
    2404:	14080015 	strne	r0, [r8], #-21
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	272b0325 	strcs	r0, [fp, -r5, lsr #6]!
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	0015ca9f 	mulseq	r5, pc, sl	; <UNPREDICTABLE>
    2420:	0015ce08 	andseq	ip, r5, r8, lsl #28
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	0800273b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	0015ec00 	andseq	lr, r5, r0, lsl #24
    2480:	0015f408 	andseq	pc, r5, r8, lsl #8
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	080015f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip}
    248c:	080015f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	15f69f50 	ldrbne	r9, [r6, #3920]!	; 0xf50
    2498:	15fa0800 	ldrbne	r0, [sl, #2048]!	; 0x800
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	0015fa50 	andseq	pc, r5, r0, asr sl	; <UNPREDICTABLE>
    24a4:	00160408 	andseq	r0, r6, r8, lsl #8
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	04000000 	streq	r0, [r0], #-0
    24b8:	0c080016 	stceq	0, cr0, [r8], {22}
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	160c5000 	strne	r5, [ip], -r0
    24c4:	160e0800 	strne	r0, [lr], -r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	0800160e 	stmdaeq	r0, {r1, r2, r3, r9, sl, ip}
    24d4:	08001612 	stmdaeq	r0, {r1, r4, r9, sl, ip}
    24d8:	12500001 	subsne	r0, r0, #1
    24dc:	1c080016 	stcne	0, cr0, [r8], {22}
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00161c00 	andseq	r1, r6, r0, lsl #24
    24f4:	00162408 	andseq	r2, r6, r8, lsl #8
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	08001624 	stmdaeq	r0, {r2, r5, r9, sl, ip}
    2500:	08001626 	stmdaeq	r0, {r1, r2, r5, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	16269f50 	qsaxne	r9, r6, r0
    250c:	162a0800 	strtne	r0, [sl], -r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	00162a50 	andseq	r2, r6, r0, asr sl
    2518:	00163408 	andseq	r3, r6, r8, lsl #8
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	34000000 	strcc	r0, [r0], #-0
    252c:	3c080016 	stccc	0, cr0, [r8], {22}
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	163c5000 	ldrtne	r5, [ip], -r0
    2538:	163e0800 	ldrtne	r0, [lr], -r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	0800163e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip}
    2548:	08001642 	stmdaeq	r0, {r1, r6, r9, sl, ip}
    254c:	42500001 	subsmi	r0, r0, #1
    2550:	4c080016 	stcmi	0, cr0, [r8], {22}
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	00164c00 	andseq	r4, r6, r0, lsl #24
    2568:	00166408 	andseq	r6, r6, r8, lsl #8
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
    2574:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	164c0000 	strbne	r0, [ip], -r0
    2588:	164e0800 	strbne	r0, [lr], -r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	164e9f30 			; <UNDEFINED> instruction: 0x164e9f30
    2594:	16600800 	strbtne	r0, [r0], -r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16609f1a 	uqadd16ne	r9, r0, sl
    25a4:	16640800 	strbtne	r0, [r4], -r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
    25b8:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	4c000000 	stcmi	0, cr0, [r0], {-0}
    25d0:	56080016 			; <UNDEFINED> instruction: 0x56080016
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	569f3000 	ldrpl	r3, [pc], r0
    25dc:	58080016 	stmdapl	r8, {r1, r2, r4}
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16585300 	ldrbne	r5, [r8], -r0, lsl #6
    25e8:	165e0800 	ldrbne	r0, [lr], -r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	165e9f30 	uasxne	r9, lr, r0
    25f4:	16740800 	ldrbtne	r0, [r4], -r0, lsl #16
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	00164c00 	andseq	r4, r6, r0, lsl #24
    2608:	00166008 	andseq	r6, r6, r8
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016609f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    2614:	00166408 	andseq	r6, r6, r8, lsl #8
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
    262c:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	0800167a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, ip}
    264c:	08001696 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	08001696 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, ip}
    2658:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	00168000 	andseq	r8, r6, r0
    2670:	00169208 	andseq	r9, r6, r8, lsl #4
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    2bf4:	08001710 	stmdaeq	r0, {r4, r8, r9, sl, ip}
    2bf8:	10510001 	subsne	r0, r1, r1
    2bfc:	12080017 	andne	r0, r8, #23
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	0017129f 	mulseq	r7, pc, r2	; <UNPREDICTABLE>
    2c0c:	00171608 	andseq	r1, r7, r8, lsl #12
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	08001716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, ip}
    2c18:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
    3f7c:	08001722 	stmdaeq	r0, {r1, r5, r8, r9, sl, ip}
    3f80:	22510001 	subscs	r0, r1, #1
    3f84:	28080017 	stmdacs	r8, {r0, r1, r2, r4}
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	00172800 	andseq	r2, r7, r0, lsl #16
    4024:	00172a08 	andseq	r2, r7, r8, lsl #20
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	0800172a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, ip}
    4030:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	173c0000 	ldrne	r0, [ip, -r0]!
    4044:	174c0800 	strbne	r0, [ip, -r0, lsl #16]
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	00174c50 	andseq	r4, r7, r0, asr ip
    4050:	00175408 	andseq	r5, r7, r8, lsl #8
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	17549f7e 			; <UNDEFINED> instruction: 0x17549f7e
    405c:	17580800 	ldrbne	r0, [r8, -r0, lsl #16]
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    406c:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	00177c00 	andseq	r7, r7, r0, lsl #24
    412c:	0017aa08 	andseq	sl, r7, r8, lsl #20
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	080017aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, ip}
    4138:	080017be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	17be9f50 	sbfxne	r9, r0, #30, #31
    4144:	17c20800 	strbne	r0, [r2, r0, lsl #16]
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	0017c250 	andseq	ip, r7, r0, asr r2
    4150:	0017ce08 	andseq	ip, r7, r8, lsl #28
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	ce9f5001 	cdpgt	0, 9, cr5, cr15, cr1, {0}
    415c:	d2080017 	andle	r0, r8, #23
    4160:	01080017 	tsteq	r8, r7, lsl r0
    4164:	17d25000 	ldrbne	r5, [r2, r0]
    4168:	17de0800 	ldrbne	r0, [lr, r0, lsl #16]
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	080017de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip}
    4178:	080017e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, ip}
    417c:	e2500001 	subs	r0, r0, #1
    4180:	ee080017 	mcr	0, 0, r0, cr8, cr7, {0}
    4184:	04080017 	streq	r0, [r8], #-23
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	0017ee9f 	mulseq	r7, pc, lr	; <UNPREDICTABLE>
    4190:	0017f208 	andseq	pc, r7, r8, lsl #4
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	080017f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip}
    419c:	08001806 	stmdaeq	r0, {r1, r2, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	18069f50 	stmdane	r6, {r4, r6, r8, r9, sl, fp, ip, pc}
    41a8:	18100800 	ldmdane	r0, {fp}
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00181000 	andseq	r1, r8, r0
    41bc:	00185208 	andseq	r5, r8, r8, lsl #4
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	08001852 	stmdaeq	r0, {r1, r4, r6, fp, ip}
    41c8:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    41cc:	92540001 	subsls	r0, r4, #1
    41d0:	98080018 	stmdals	r8, {r3, r4}
    41d4:	04080018 	streq	r0, [r8], #-24
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00181000 	andseq	r1, r8, r0
    41e8:	00182808 	andseq	r2, r8, r8, lsl #16
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
    41f4:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    41f8:	92550001 	subsls	r0, r5, #1
    41fc:	98080018 	stmdals	r8, {r3, r4}
    4200:	04080018 	streq	r0, [r8], #-24
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00181000 	andseq	r1, r8, r0
    4214:	00181c08 	andseq	r1, r8, r8, lsl #24
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	00181c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    4220:	00182008 	andseq	r2, r8, r8
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	18229f1a 	stmdane	r2!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4234:	182a0800 	stmdane	sl!, {fp}
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	2a9f1aff 	bcs	fe7cae44 <SCS_BASE+0x1e7bce44>
    4244:	2c080018 	stccs	0, cr0, [r8], {24}
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	182c9f1a 	stmdane	ip!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4258:	18340800 	ldmdane	r4!, {fp}
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	3e9f1aff 	mrccc	10, 4, r1, cr15, cr15, {7}
    426c:	42080018 	andmi	r0, r8, #24
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	08001842 	stmdaeq	r0, {r1, r6, fp, ip}
    4280:	08001846 	stmdaeq	r0, {r1, r2, r6, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	469f1aff 			; <UNDEFINED> instruction: 0x469f1aff
    4290:	4a080018 	bmi	2042f8 <__Stack_Size+0x203ef8>
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	0800184e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip}
    42a8:	08001855 	stmdaeq	r0, {r0, r2, r4, r6, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	0018769f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    42b8:	00188808 	andseq	r8, r8, r8, lsl #16
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	08001888 	stmdaeq	r0, {r3, r7, fp, ip}
    42c4:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    42d4:	0800188c 	stmdaeq	r0, {r2, r3, r7, fp, ip}
    42d8:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    42dc:	98080018 	stmdals	r8, {r3, r4}
    42e0:	11080018 	tstne	r8, r8, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    4300:	18620800 	stmdane	r2!, {fp}^
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	18629f30 	stmdane	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    430c:	18680800 	stmdane	r8!, {fp}^
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	00186852 	andseq	r6, r8, r2, asr r8
    4318:	00187808 	andseq	r7, r8, r8, lsl #16
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	08001878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip}
    4334:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	18929f13 	ldmne	r2, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    4350:	18980800 	ldmne	r8, {fp}
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00181000 	andseq	r1, r8, r0
    4378:	00186e08 	andseq	r6, r8, r8, lsl #28
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	00186e9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    4384:	00187c08 	andseq	r7, r8, r8, lsl #24
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    4390:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    43bc:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    43f0:	18760800 	ldmdane	r6!, {fp}^
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	18769f30 	ldmdane	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    43fc:	187c0800 	ldmdane	ip!, {fp}^
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	7c9f1c1e 	ldcvc	12, cr1, [pc], {30}
    4410:	7e080018 	mcrvc	0, 0, r0, cr8, cr8, {0}
    4414:	01080018 	tsteq	r8, r8, lsl r0
    4418:	187e5200 	ldmdane	lr!, {r9, ip, lr}^
    441c:	18920800 	ldmne	r2, {fp}
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	18929f1c 	ldmne	r2, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
    4450:	18980800 	ldmne	r8, {fp}
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	c6000000 	strgt	r0, [r0], -r0
    44e8:	dc080018 	stcle	0, cr0, [r8], {24}
    44ec:	01080018 	tsteq	r8, r8, lsl r0
    44f0:	18dc5000 	ldmne	ip, {ip, lr}^
    44f4:	18de0800 	ldmne	lr, {fp}^
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	de9f7470 	mrcle	4, 4, r7, cr15, cr0, {3}
    4500:	e4080018 	str	r0, [r8], #-24
    4504:	01080018 	tsteq	r8, r8, lsl r0
    4508:	18e45000 	stmiane	r4!, {ip, lr}^
    450c:	18f80800 	ldmne	r8!, {fp}^
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
    4524:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    4528:	d2510001 	subsle	r0, r1, #1
    452c:	f8080018 			; <UNDEFINED> instruction: 0xf8080018
    4530:	04080018 	streq	r0, [r8], #-24
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	0018c600 	andseq	ip, r8, r0, lsl #12
    4544:	0018ea08 	andseq	lr, r8, r8, lsl #20
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	080018ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip}
    4550:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	18ee9f52 	stmiane	lr!, {r1, r4, r6, r8, r9, sl, fp, ip, pc}^
    455c:	18f00800 	ldmne	r0!, {fp}^
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	0018f052 	andseq	pc, r8, r2, asr r0	; <UNPREDICTABLE>
    4568:	0018f808 	andseq	pc, r8, r8, lsl #16
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	c6000000 	strgt	r0, [r0], -r0
    457c:	cc080018 	stcgt	0, cr0, [r8], {24}
    4580:	02080018 	andeq	r0, r8, #24
    4584:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    4588:	f8080018 			; <UNDEFINED> instruction: 0xf8080018
    458c:	06080018 			; <UNDEFINED> instruction: 0x06080018
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	c6000000 	strgt	r0, [r0], -r0
    45a0:	cc080018 	stcgt	0, cr0, [r8], {24}
    45a4:	02080018 	andeq	r0, r8, #24
    45a8:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    45ac:	d2080018 	andle	r0, r8, #24
    45b0:	09080018 	stmdbeq	r8, {r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	18d29f1a 	ldmne	r2, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    45c0:	18f80800 	ldmne	r8!, {fp}^
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	18c60000 	stmiane	r6, {}^	; <UNPREDICTABLE>
    45dc:	18d80800 	ldmne	r8, {fp}^
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	18d89f30 	ldmne	r8, {r4, r5, r8, r9, sl, fp, ip, pc}^
    45e8:	18ec0800 	stmiane	ip!, {fp}^
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	0018ec53 	andseq	lr, r8, r3, asr ip
    45f4:	0018ee08 	andseq	lr, r8, r8, lsl #28
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    4604:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    4608:	f4530001 			; <UNDEFINED> instruction: 0xf4530001
    460c:	f8080018 			; <UNDEFINED> instruction: 0xf8080018
    4610:	05080018 	streq	r0, [r8, #-24]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    46c0:	fc080018 	stc2	0, cr0, [r8], {24}
    46c4:	01080018 	tsteq	r8, r8, lsl r0
    46c8:	18fc5100 	ldmne	ip!, {r8, ip, lr}^
    46cc:	19000800 	stmdbne	r0, {fp}
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	08001900 	stmdaeq	r0, {r8, fp, ip}
    46e4:	08001902 	stmdaeq	r0, {r1, r8, fp, ip}
    46e8:	02500001 	subseq	r0, r0, #1
    46ec:	08080019 	stmdaeq	r8, {r0, r3, r4}
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
    4768:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
    476c:	10500001 	subsne	r0, r0, r1
    4770:	14080019 	strne	r0, [r8], #-25
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00190800 	andseq	r0, r9, r0, lsl #16
    4788:	00190a08 	andseq	r0, r9, r8, lsl #20
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	00190a9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    4794:	00191408 	andseq	r1, r9, r8, lsl #8
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	00191400 	andseq	r1, r9, r0, lsl #8
    47b0:	00191608 	andseq	r1, r9, r8, lsl #12
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    47bc:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	191c0000 	ldmdbne	ip, {}	; <UNPREDICTABLE>
    47d0:	19520800 	ldmdbne	r2, {fp}^
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	00195250 	andseq	r5, r9, r0, asr r2
    47dc:	00195608 	andseq	r5, r9, r8, lsl #12
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	569f5001 	ldrpl	r5, [pc], r1
    47e8:	58080019 	stmdapl	r8, {r0, r3, r4}
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19585000 	ldmdbne	r8, {ip, lr}^
    47f4:	195a0800 	ldmdbne	sl, {fp}^
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    480c:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
    4810:	48510001 	ldmdami	r1, {r0}^
    4814:	56080019 			; <UNDEFINED> instruction: 0x56080019
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	0019569f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    4824:	00195a08 	andseq	r5, r9, r8, lsl #20
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    4838:	08001940 	stmdaeq	r0, {r6, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	08001940 	stmdaeq	r0, {r6, r8, fp, ip}
    4844:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	0019449f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4858:	00194808 	andseq	r4, r9, r8, lsl #16
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019489f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    4874:	00195608 	andseq	r5, r9, r8, lsl #12
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	19569f1a 	ldmdbne	r6, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4890:	195a0800 	ldmdbne	sl, {fp}^
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	191c0000 	ldmdbne	ip, {}	; <UNPREDICTABLE>
    48b4:	19240800 	stmdbne	r4!, {fp}
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	19249f30 	stmdbne	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}
    48c0:	192e0800 	stmdbne	lr!, {fp}
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	00192e9f 	mulseq	r9, pc, lr	; <UNPREDICTABLE>
    48d4:	00194008 	andseq	r4, r9, r8
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	08001940 	stmdaeq	r0, {r6, r8, fp, ip}
    48e0:	0800194a 	stmdaeq	r0, {r1, r3, r6, r8, fp, ip}
    48e4:	56530001 	ldrbpl	r0, [r3], -r1
    48e8:	5a080019 	bpl	204954 <__Stack_Size+0x204554>
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	191c0000 	ldmdbne	ip, {}	; <UNPREDICTABLE>
    48fc:	19240800 	stmdbne	r4!, {fp}
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	19249f30 	stmdbne	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4908:	195a0800 	ldmdbne	sl, {fp}^
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	191c0000 	ldmdbne	ip, {}	; <UNPREDICTABLE>
    4920:	19580800 	ldmdbne	r8, {fp}^
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19589f30 	ldmdbne	r8, {r4, r5, r8, r9, sl, fp, ip, pc}^
    492c:	195a0800 	ldmdbne	sl, {fp}^
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	00196a00 	andseq	r6, r9, r0, lsl #20
    4988:	00197008 	andseq	r7, r9, r8
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	08001970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip}
    4994:	08001978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	0019789f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    49a0:	00198808 	andseq	r8, r9, r8, lsl #16
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    49ac:	0800198a 	stmdaeq	r0, {r1, r3, r7, r8, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	00198a9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    49b8:	00198d08 	andseq	r8, r9, r8, lsl #26
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	080019e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip}
    49cc:	080019f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip}
    49d0:	f5500001 			; <UNDEFINED> instruction: 0xf5500001
    49d4:	04080019 	streq	r0, [r8], #-25
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a0400 	andseq	r0, sl, r0, lsl #8
    49ec:	001a1908 	andseq	r1, sl, r8, lsl #18
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001a19 	stmdaeq	r0, {r0, r3, r4, r9, fp, ip}
    49f8:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1a280000 	bne	a04a10 <__Stack_Size+0xa04610>
    4a0c:	1a380800 	bne	e06a14 <__Stack_Size+0xe06614>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001a3850 	andseq	r3, sl, r0, asr r8
    4a18:	001ab808 	andseq	fp, sl, r8, lsl #16
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	4a000000 	bmi	4a30 <__Stack_Size+0x4630>
    4a2c:	5808001a 	stmdapl	r8, {r1, r3, r4}
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1a585300 	bne	161963c <__Stack_Size+0x161923c>
    4a38:	1a640800 	bne	1906a40 <__Stack_Size+0x1906640>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1a720000 	bne	1c84a50 <__Stack_Size+0x1c84650>
    4a4c:	1a740800 	bne	1d06a54 <__Stack_Size+0x1d06654>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001a7453 	andseq	r7, sl, r3, asr r4
    4a58:	001a8e08 	andseq	r8, sl, r8, lsl #28
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001a92 	stmdaeq	r0, {r1, r4, r7, r9, fp, ip}
    4a68:	08001a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4a7c:	8e08001a 	mcrhi	0, 0, r0, cr8, cr10, {0}
    4a80:	0108001a 	tsteq	r8, sl, lsl r0
    4a84:	1a925100 	bne	fe498e8c <SCS_BASE+0x1e48ae8c>
    4a88:	1a9c0800 	bne	fe706a90 <SCS_BASE+0x1e6f8a90>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001ac400 	andseq	ip, sl, r0, lsl #8
    4a9c:	001b4c08 	andseq	r4, fp, r8, lsl #24
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1ac60000 	bne	ff184ab4 <SCS_BASE+0x1f176ab4>
    4ab0:	1af20800 	bne	ffc86ab8 <SCS_BASE+0x1fc78ab8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001af253 	andseq	pc, sl, r3, asr r2	; <UNPREDICTABLE>
    4abc:	001afa08 	andseq	pc, sl, r8, lsl #20
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp, ip}
    4ad0:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
    4ad4:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    4ad8:	0f08001b 	svceq	0x0008001b
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1ac80000 	bne	ff204af8 <SCS_BASE+0x1f1f6af8>
    4af4:	1aec0800 	bne	ffb06afc <SCS_BASE+0x1faf8afc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1aec9f1a 	bne	ffb2c770 <SCS_BASE+0x1fb1e770>
    4b04:	1af00800 	bne	ffc06b0c <SCS_BASE+0x1fbf8b0c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1af09f34 	bne	ffc2c7e4 <SCS_BASE+0x1fc1e7e4>
    4b10:	1afa0800 	bne	ffe86b18 <SCS_BASE+0x1fe78b18>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1afa9f37 	bne	ffeac7fc <SCS_BASE+0x1fe9e7fc>
    4b1c:	1b040800 	blne	106b24 <__Stack_Size+0x106724>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b049f1a 	blne	12c798 <__Stack_Size+0x12c398>
    4b2c:	1b4c0800 	blne	1306b34 <__Stack_Size+0x1306734>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b1200 	andseq	r1, fp, r0, lsl #4
    4b40:	001b1408 	andseq	r1, fp, r8, lsl #8
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip}
    4b4c:	08001b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	fc000000 	stc2	0, cr0, [r0], {-0}
    4b5c:	0408001a 	streq	r0, [r8], #-26
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b045400 	blne	119b6c <__Stack_Size+0x11976c>
    4b68:	1b0a0800 	blne	286b70 <__Stack_Size+0x286770>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b0a9f13 	blne	2ac7d8 <__Stack_Size+0x2ac3d8>
    4b88:	1b0c0800 	blne	306b90 <__Stack_Size+0x306790>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
    4bb0:	08001b0f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp, ip}
    4be4:	08001bc5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, fp, ip}
    4be8:	d4500001 	ldrble	r0, [r0], #-1
    4bec:	d608001b 			; <UNDEFINED> instruction: 0xd608001b
    4bf0:	0108001b 	tsteq	r8, fp, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1bec0000 	blne	ffb04c04 <SCS_BASE+0x1faf6c04>
    4c00:	1bf00800 	blne	ffc06c08 <SCS_BASE+0x1fbf8c08>
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1bf09f1a 	blne	ffc2c87c <SCS_BASE+0x1fc1e87c>
    4c10:	1c140800 	ldcne	8, cr0, [r4], {-0}
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001c1450 	andseq	r1, ip, r0, asr r4
    4c1c:	001c3a08 	andseq	r3, ip, r8, lsl #20
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1c2c0000 	stcne	0, cr0, [ip], #-0
    4c38:	1c480800 	mcrrne	8, 0, r0, r8, cr0
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001c1400 	andseq	r1, ip, r0, lsl #8
    4c4c:	001c5808 	andseq	r5, ip, r8, lsl #16
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip}
    4c58:	08001c5b 	stmdaeq	r0, {r0, r1, r3, r4, r6, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001c669f 	mulseq	ip, pc, r6	; <UNPREDICTABLE>
    4c68:	001c7b08 	andseq	r7, ip, r8, lsl #22
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp, ip}
    4c74:	08001c81 	stmdaeq	r0, {r0, r7, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4c84:	5b08001c 	blpl	204cfc <__Stack_Size+0x2048fc>
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	669f1aff 			; <UNDEFINED> instruction: 0x669f1aff
    4c94:	7808001c 	stmdavc	r8, {r2, r3, r4}
    4c98:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	7e9f1aff 	mrcvc	10, 4, r1, cr15, cr15, {7}
    4ca4:	8108001c 	tsthi	r8, ip, lsl r0
    4ca8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    4cbc:	9208001c 	andls	r0, r8, #28
    4cc0:	0708001c 	smladeq	r8, ip, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001c92 	stmdaeq	r0, {r1, r4, r7, sl, fp, ip}
    4cd0:	08001c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001cc800 	andseq	ip, ip, r0, lsl #16
    4cec:	001d0008 	andseq	r0, sp, r8
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d009f 	mulseq	sp, pc, r0	; <UNPREDICTABLE>
    4cfc:	001d2a08 	andseq	r2, sp, r8, lsl #20
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	369f1aff 			; <UNDEFINED> instruction: 0x369f1aff
    4d0c:	4808001d 	stmdami	r8, {r0, r2, r3, r4}
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4d24:	ec08001c 	stc	0, cr0, [r8], {28}
    4d28:	0108001c 	tsteq	r8, ip, lsl r0
    4d2c:	1cec5400 	cfstrdne	mvd5, [ip]
    4d30:	1d000800 	stcne	8, cr0, [r0, #-0]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d40:	2a08001d 	bcs	204dbc <__Stack_Size+0x2049bc>
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001d369f 	mulseq	sp, pc, r6	; <UNPREDICTABLE>
    4d58:	001d4808 	andseq	r4, sp, r8, lsl #16
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1ce20000 	stclne	0, cr0, [r2]
    4d70:	1cf20800 	ldclne	8, cr0, [r2]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001d1c00 	andseq	r1, sp, r0, lsl #24
    4d84:	001d2008 	andseq	r2, sp, r8
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1d6c0000 	stclne	0, cr0, [ip, #-0]
    4d9c:	1d800800 	stcne	8, cr0, [r0]
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001d8050 	andseq	r8, sp, r0, asr r0
    4da8:	001d8808 	andseq	r8, sp, r8, lsl #16
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	e0000000 	and	r0, r0, r0
    4dbc:	e808001d 	stmda	r8, {r0, r2, r3, r4}
    4dc0:	1108001d 	tstne	r8, sp, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    4de0:	1e300800 	cdpne	8, 3, cr0, cr0, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1e309f32 	mrcne	15, 1, r9, cr0, cr2, {1}
    4dec:	1e320800 	cdpne	8, 3, cr0, cr2, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001e3250 	andseq	r3, lr, r0, asr r2
    4df8:	001e3e08 	andseq	r3, lr, r8, lsl #28
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001e429f 	mulseq	lr, pc, r2	; <UNPREDICTABLE>
    4e04:	001e6008 	andseq	r6, lr, r8
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001e6a9f 	mulseq	lr, pc, sl	; <UNPREDICTABLE>
    4e10:	001e7008 	andseq	r7, lr, r8
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip}
    4e1c:	08001e80 	stmdaeq	r0, {r7, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001e80 	stmdaeq	r0, {r7, r9, sl, fp, ip}
    4e28:	08001e82 	stmdaeq	r0, {r1, r7, r9, sl, fp, ip}
    4e2c:	82500001 	subshi	r0, r0, #1
    4e30:	9c08001e 	stcls	0, cr0, [r8], {30}
    4e34:	0208001e 	andeq	r0, r8, #30
    4e38:	9c9f3200 	lfmls	f3, 4, [pc], {0}
    4e3c:	9e08001e 	mcrls	0, 0, r0, cr8, cr14, {0}
    4e40:	0108001e 	tsteq	r8, lr, lsl r0
    4e44:	1e9e5000 	cdpne	0, 9, cr5, cr14, cr0, {0}
    4e48:	1eaa0800 	cdpne	8, 10, cr0, cr10, cr0, {0}
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1eaa9f32 	mcrne	15, 5, r9, cr10, cr2, {1}
    4e54:	1eac0800 	cdpne	8, 10, cr0, cr12, cr0, {0}
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001eac50 	andseq	sl, lr, r0, asr ip
    4e60:	001ebc08 	andseq	fp, lr, r8, lsl #24
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001ebc9f 	mulseq	lr, pc, ip	; <UNPREDICTABLE>
    4e6c:	001ec408 	andseq	ip, lr, r8, lsl #8
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, ip}
    4e78:	08001ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	20000000 	andcs	r0, r0, r0
    4e88:	e608001e 			; <UNDEFINED> instruction: 0xe608001e
    4e8c:	0108001e 	tsteq	r8, lr, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1ec40000 	cdpne	0, 12, cr0, cr4, cr0, {0}
    4e9c:	1ede0800 	cdpne	8, 13, cr0, cr14, cr0, {0}
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1ee09f36 	mcrne	15, 7, r9, cr0, cr6, {1}
    4ea8:	1ee60800 	cdpne	8, 14, cr0, cr6, cr0, {0}
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001ee600 	andseq	lr, lr, r0, lsl #12
    4ebc:	001efc08 	andseq	pc, lr, r8, lsl #24
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001efc9f 	mulseq	lr, pc, ip	; <UNPREDICTABLE>
    4ec8:	001efe08 	andseq	pc, lr, r8, lsl #28
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001efe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip}
    4ed4:	08001f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip}
    4ee0:	08001f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip}
    4ee4:	08530001 	ldmdaeq	r3, {r0}^
    4ee8:	1008001f 	andne	r0, r8, pc, lsl r0
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	109f3000 	addsne	r3, pc, r0
    4ef4:	1208001f 	andne	r0, r8, #31
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1f125300 	svcne	0x00125300
    4f00:	1fca0800 	svcne	0x00ca0800
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	1fca9f30 	svcne	0x00ca9f30
    4f0c:	1fd70800 	svcne	0x00d70800
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	00208853 	eoreq	r8, r0, r3, asr r8
    4f18:	00209208 	eoreq	r9, r0, r8, lsl #4
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0020929f 	mlaeq	r0, pc, r2, r9	; <UNPREDICTABLE>
    4f24:	0020a808 	eoreq	sl, r0, r8, lsl #16
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a05 	stmdaeq	r0, {r0, r2, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	001fd800 	andseq	sp, pc, r0, lsl #16
    4f3c:	001fdc08 	andseq	sp, pc, r8, lsl #24
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	001fe89f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    4f48:	00201e08 	eoreq	r1, r0, r8, lsl #28
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	08002074 	stmdaeq	r0, {r2, r4, r5, r6, sp}
    4f54:	08002080 	stmdaeq	r0, {r7, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	e6000000 	str	r0, [r0], -r0
    4f64:	d008001e 	andle	r0, r8, lr, lsl r0
    4f68:	0108001f 	tsteq	r8, pc, lsl r0
    4f6c:	1fdc5400 	svcne	0x00dc5400
    4f70:	1ff20800 	svcne	0x00f20800
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	00208854 	eoreq	r8, r0, r4, asr r8
    4f7c:	0020a808 	eoreq	sl, r0, r8, lsl #16
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001f60 	stmdaeq	r0, {r5, r6, r8, r9, sl, fp, ip}
    4f90:	08001f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, ip}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	60000000 	andvs	r0, r0, r0
    4fa0:	8608001f 			; <UNDEFINED> instruction: 0x8608001f
    4fa4:	0908001f 	stmdbeq	r8, {r0, r1, r2, r3, r4}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1ee60000 	cdpne	0, 14, cr0, cr6, cr0, {0}
    4fbc:	20800800 	addcs	r0, r0, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	20889f30 	addcs	r9, r8, r0, lsr pc
    4fc8:	20a80800 	adccs	r0, r8, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	1f780000 	svcne	0x00780000
    4fdc:	1f860800 	svcne	0x00860800
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001ef200 	andseq	pc, lr, r0, lsl #4
    4ff0:	001f1208 	andseq	r1, pc, r8, lsl #4
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	08001fca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, sl, fp, ip}
    4ffc:	08001fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip}
    5000:	00520001 	subseq	r0, r2, r1
    5004:	00000000 	andeq	r0, r0, r0
    5008:	b0000000 	andlt	r0, r0, r0
    500c:	c4080020 	strgt	r0, [r8], #-32
    5010:	01080020 	tsteq	r8, r0, lsr #32
    5014:	20c45300 	sbccs	r5, r4, r0, lsl #6
    5018:	20d30800 	sbcscs	r0, r3, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	08002140 	stmdaeq	r0, {r6, r8, sp}
    502c:	08002148 	stmdaeq	r0, {r3, r6, r8, sp}
    5030:	48530001 	ldmdami	r3, {r0}^
    5034:	4d080021 	stcmi	0, cr0, [r8, #-132]	; 0xffffff7c
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021509f 	mlaeq	r1, pc, r0, r5	; <UNPREDICTABLE>
    5048:	00215808 	eoreq	r5, r1, r8, lsl #16
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	080020c0 	stmdaeq	r0, {r6, r7, sp}
    505c:	08002142 	stmdaeq	r0, {r1, r6, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	0020c400 	eoreq	ip, r0, r0, lsl #8
    5070:	0020d308 	eoreq	sp, r0, r8, lsl #6
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	080020d8 	stmdaeq	r0, {r3, r4, r6, r7, sp}
    5084:	080020e0 	stmdaeq	r0, {r5, r6, r7, sp}
    5088:	e0500001 	subs	r0, r0, r1
    508c:	f2080020 	vhadd.s8	d0, d8, d16
    5090:	01080020 	tsteq	r8, r0, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	20ca0000 	sbccs	r0, sl, r0
    50a0:	20d00800 	sbcscs	r0, r0, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	20d09f13 	sbcscs	r9, r0, r3, lsl pc
    50c0:	20d30800 	sbcscs	r0, r3, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
    50f0:	080021a8 	stmdaeq	r0, {r3, r5, r7, r8, sp}
    50f4:	a8500001 	ldmdage	r0, {r0}^
    50f8:	b4080021 	strlt	r0, [r8], #-33	; 0x21
    50fc:	04080021 	streq	r0, [r8], #-33	; 0x21
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	00217c00 	eoreq	r7, r1, r0, lsl #24
    5110:	0021ac08 	eoreq	sl, r1, r8, lsl #24
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	080021bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sp}
    5124:	080021c7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, sp}
    5128:	cc520001 	mrrcgt	0, 0, r0, r2, cr1
    512c:	ce080021 	cdpgt	0, 0, cr0, cr8, cr1, {1}
    5130:	01080021 	tsteq	r8, r1, lsr #32
    5134:	21ce5300 	biccs	r5, lr, r0, lsl #6
    5138:	21d40800 	bicscs	r0, r4, r0, lsl #16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	0021d452 	eoreq	sp, r1, r2, asr r4
    5144:	0021e308 	eoreq	lr, r1, r8, lsl #6
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	f69f1aff 			; <UNDEFINED> instruction: 0xf69f1aff
    5154:	01080021 	tsteq	r8, r1, lsr #32
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	22120000 	andscs	r0, r2, #0
    5168:	222a0800 	eorcs	r0, sl, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	00222a50 	eoreq	r2, r2, r0, asr sl
    5174:	00222c08 	eoreq	r2, r2, r8, lsl #24
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	222c9f7e 	eorcs	r9, ip, #504	; 0x1f8
    5180:	223c0800 	eorscs	r0, ip, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	3c9f7f70 	ldccc	15, cr7, [pc], {112}	; 0x70
    518c:	40080022 	andmi	r0, r8, r2, lsr #32
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22405000 	subcs	r5, r0, #0
    5198:	22420800 	subcs	r0, r2, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	12000000 	andne	r0, r0, #0
    51ac:	18080022 	stmdane	r8, {r1, r5}
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22185100 	andscs	r5, r8, #0, 2
    51b8:	22420800 	subcs	r0, r2, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    51d0:	0800221a 	stmdaeq	r0, {r1, r3, r4, r9, sp}
    51d4:	1a520001 	bne	14851e0 <__Stack_Size+0x1484de0>
    51d8:	42080022 	andmi	r0, r8, #34	; 0x22
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00222200 	eoreq	r2, r2, r0, lsl #4
    51f0:	00222408 	eoreq	r2, r2, r8, lsl #8
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	08002224 	stmdaeq	r0, {r2, r5, r9, sp}
    51fc:	0800223c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	00223c9f 	mlaeq	r2, pc, ip, r3	; <UNPREDICTABLE>
    5214:	00223e08 	eoreq	r3, r2, r8, lsl #28
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	3e9f2220 	cdpcc	2, 9, cr2, cr15, cr0, {1}
    522c:	42080022 	andmi	r0, r8, #34	; 0x22
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	0800222c 	stmdaeq	r0, {r2, r3, r5, r9, sp}
    5250:	08002234 	stmdaeq	r0, {r2, r4, r5, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	22349f1a 	eorscs	r9, r4, #26, 30	; 0x68
    5260:	22380800 	eorscs	r0, r8, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	00223854 	eoreq	r3, r2, r4, asr r8
    526c:	00223c08 	eoreq	r3, r2, r8, lsl #24
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	2c000000 	stccs	0, cr0, [r0], {-0}
    5284:	3c080022 	stccc	0, cr0, [r8], {34}	; 0x22
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	22000000 	andcs	r0, r0, #0
    52a8:	24080022 	strcs	r0, [r8], #-34	; 0x22
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	223c5100 	eorscs	r5, ip, #0, 2
    52b4:	223e0800 	eorscs	r0, lr, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	223e9f04 	eorscs	r9, lr, #4, 30
    52c8:	22400800 	subcs	r0, r0, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	22420000 	subcs	r0, r2, #0
    52e4:	22540800 	subscs	r0, r4, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	00226050 	eoreq	r6, r2, r0, asr r0
    52f0:	00226208 	eoreq	r6, r2, r8, lsl #4
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	629f2200 	addsvs	r2, pc, #0, 4
    5300:	64080022 	strvs	r0, [r8], #-34	; 0x22
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	00224200 	eoreq	r4, r2, r0, lsl #4
    531c:	00224808 	eoreq	r4, r2, r8, lsl #16
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
    5328:	08002266 	stmdaeq	r0, {r1, r2, r5, r6, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	22420000 	subcs	r0, r2, #0
    533c:	224a0800 	subcs	r0, sl, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	00224a52 	eoreq	r4, r2, r2, asr sl
    5348:	00226608 	eoreq	r6, r2, r8, lsl #12
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	52000000 	andpl	r0, r0, #0
    535c:	54080022 	strpl	r0, [r8], #-34	; 0x22
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	22545200 	subscs	r5, r4, #0, 4
    5368:	22600800 	rsbcs	r0, r0, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	609f1c00 	addsvs	r1, pc, r0, lsl #24
    5380:	62080022 	andvs	r0, r8, #34	; 0x22
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	0022629f 	mlaeq	r2, pc, r2, r6	; <UNPREDICTABLE>
    539c:	00226608 	eoreq	r6, r2, r8, lsl #12
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	22520000 	subscs	r0, r2, #0
    53bc:	22540800 	subscs	r0, r4, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	00225851 	eoreq	r5, r2, r1, asr r8
    53c8:	00226208 	eoreq	r6, r2, r8, lsl #4
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	0022629f 	mlaeq	r2, pc, r2, r6	; <UNPREDICTABLE>
    53dc:	00226408 	eoreq	r6, r2, r8, lsl #8
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    5438:	7a080022 	bvc	2054c8 <__Stack_Size+0x2050c8>
    543c:	01080022 	tsteq	r8, r2, lsr #32
    5440:	227a5000 	rsbscs	r5, sl, #0
    5444:	22940800 	addscs	r0, r4, #0, 16
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
    545c:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
    5460:	8e510001 	cdphi	0, 5, cr0, cr1, cr1, {0}
    5464:	94080022 	strls	r0, [r8], #-34	; 0x22
    5468:	04080022 	streq	r0, [r8], #-34	; 0x22
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	22940000 	addscs	r0, r4, #0
    549c:	22960800 	addscs	r0, r6, #0, 16
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	00229650 	eoreq	r9, r2, r0, asr r6
    54a8:	0022c608 	eoreq	ip, r2, r8, lsl #12
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	ac000000 	stcge	0, cr0, [r0], {-0}
    54bc:	be080022 	cdplt	0, 0, cr0, cr8, cr2, {1}
    54c0:	01080022 	tsteq	r8, r2, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	22c60000 	sbccs	r0, r6, #0
    54d0:	22c80800 	sbccs	r0, r8, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	0022c850 	eoreq	ip, r2, r0, asr r8
    54dc:	0022f808 	eoreq	pc, r2, r8, lsl #16
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    54f0:	f0080022 			; <UNDEFINED> instruction: 0xf0080022
    54f4:	01080022 	tsteq	r8, r2, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	0022f800 	eoreq	pc, r2, r0, lsl #16
    5568:	0022fa08 	eoreq	pc, r2, r8, lsl #20
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
    5574:	0800231e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	230e0000 	movwcs	r0, #57344	; 0xe000
    5588:	23120800 	tstcs	r2, #0, 16
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	23129f27 	tstcs	r2, #39, 30	; 0x9c
    5598:	23160800 	tstcs	r6, #0, 16
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	00231e00 	eoreq	r1, r3, r0, lsl #28
    55b4:	00232008 	eoreq	r2, r3, r8
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
    55c0:	08002344 	stmdaeq	r0, {r2, r6, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	23340000 	teqcs	r4, #0
    55d4:	23380800 	teqcs	r8, #0, 16
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	389f2730 	ldmcc	pc, {r4, r5, r8, r9, sl, sp}	; <UNPREDICTABLE>
    55e4:	3c080023 	stccc	0, cr0, [r8], {35}	; 0x23
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	23440000 	movtcs	r0, #16384	; 0x4000
    5644:	23460800 	movtcs	r0, #26624	; 0x6800
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	00234650 	eoreq	r4, r3, r0, asr r6
    5650:	00236408 	eoreq	r6, r3, r8, lsl #8
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
    5790:	08002366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sp}
    5794:	66500001 	ldrbvs	r0, [r0], -r1
    5798:	8a080023 	bhi	20582c <__Stack_Size+0x20542c>
    579c:	04080023 	streq	r0, [r8], #-35	; 0x23
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	00238a00 	eoreq	r8, r3, r0, lsl #20
    57b0:	00238c08 	eoreq	r8, r3, r8, lsl #24
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    57bc:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	0023b000 	eoreq	fp, r3, r0
    5834:	0023be08 	eoreq	fp, r3, r8, lsl #28
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	080023be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sp}
    5840:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	23b00000 	movscs	r0, #0
    5854:	23b40800 			; <UNDEFINED> instruction: 0x23b40800
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	0023b451 	eoreq	fp, r3, r1, asr r4
    5860:	0023d008 	eoreq	sp, r3, r8
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	d0000000 	andle	r0, r0, r0
    5874:	de080023 	cdple	0, 0, cr0, cr8, cr3, {1}
    5878:	01080023 	tsteq	r8, r3, lsr #32
    587c:	23de5000 	bicscs	r5, lr, #0
    5880:	23f00800 	mvnscs	r0, #0, 16
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    5898:	080023d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sp}
    589c:	d4510001 	ldrble	r0, [r1], #-1
    58a0:	f0080023 			; <UNDEFINED> instruction: 0xf0080023
    58a4:	04080023 	streq	r0, [r8], #-35	; 0x23
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	0023f000 	eoreq	pc, r3, r0
    58b8:	0023fa08 	eoreq	pc, r3, r8, lsl #20
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	080023fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sp}
    58c4:	08002410 	stmdaeq	r0, {r4, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	24100000 	ldrcs	r0, [r0], #-0
    58d8:	241a0800 	ldrcs	r0, [sl], #-2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	00241a50 	eoreq	r1, r4, r0, asr sl
    58e4:	00243008 	eoreq	r3, r4, r8
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	30000000 	andcc	r0, r0, r0
    58f8:	3a080024 	bcc	205990 <__Stack_Size+0x205590>
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	243a5000 	ldrtcs	r5, [sl], #-0
    5904:	244c0800 	strbcs	r0, [ip], #-2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	4c000000 	stcmi	0, cr0, [r0], {-0}
    597c:	58080024 	stmdapl	r8, {r2, r5}
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24585000 	ldrbcs	r5, [r8], #-0
    5988:	248c0800 	strcs	r0, [ip], #2048	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
    59a0:	0800247a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, sp}
    59a4:	7a510001 	bvc	14459b0 <__Stack_Size+0x14455b0>
    59a8:	8c080024 	stchi	0, cr0, [r8], {36}	; 0x24
    59ac:	04080024 	streq	r0, [r8], #-36	; 0x24
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	00246400 	eoreq	r6, r4, r0, lsl #8
    59c0:	00246c08 	eoreq	r6, r4, r8, lsl #24
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
    59cc:	0800246e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	6e9f2535 	mrcvs	5, 4, r2, cr15, cr5, {1}
    59d8:	70080024 	andvc	r0, r8, r4, lsr #32
    59dc:	01080024 	tsteq	r8, r4, lsr #32
    59e0:	24785300 	ldrbtcs	r5, [r8], #-768	; 0x300
    59e4:	24800800 	strcs	r0, [r0], #2048	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	248c0000 	strcs	r0, [ip], #0
    5a18:	24960800 	ldrcs	r0, [r6], #2048	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	00249650 	eoreq	r9, r4, r0, asr r6
    5a24:	0024ac08 	eoreq	sl, r4, r8, lsl #24
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
    5f6c:	080024b0 	stmdaeq	r0, {r4, r5, r7, sl, sp}
    5f70:	b0500001 	subslt	r0, r0, r1
    5f74:	b6080024 	strlt	r0, [r8], -r4, lsr #32
    5f78:	04080024 	streq	r0, [r8], #-36	; 0x24
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	0024ac00 	eoreq	sl, r4, r0, lsl #24
    5f8c:	0024b008 	eoreq	fp, r4, r8
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	080024b0 	stmdaeq	r0, {r4, r5, r7, sl, sp}
    5f98:	080024b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	ac000000 	stcge	0, cr0, [r0], {-0}
    5fa8:	b0080024 	andlt	r0, r8, r4, lsr #32
    5fac:	0d080024 	stceq	0, cr0, [r8, #-144]	; 0xffffff70
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	24b09f21 	ldrtcs	r9, [r0], #3873	; 0xf21
    5fc0:	24b60800 	ldrtcs	r0, [r6], #2048	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	24d80000 	ldrbcs	r0, [r8], #0
    5fe0:	24e00800 	strbtcs	r0, [r0], #2048	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	0024e050 	eoreq	lr, r4, r0, asr r0
    5fec:	0024fc08 	eoreq	pc, r4, r8, lsl #24
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    6000:	e5080024 	str	r0, [r8, #-36]	; 0x24
    6004:	01080024 	tsteq	r8, r4, lsr #32
    6008:	24e55100 	strbtcs	r5, [r5], #256	; 0x100
    600c:	24fc0800 	ldrbtcs	r0, [ip], #2048	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	0024d800 	eoreq	sp, r4, r0, lsl #16
    6020:	0024e808 	eoreq	lr, r4, r8, lsl #16
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	0024e89f 	mlaeq	r4, pc, r8, lr	; <UNPREDICTABLE>
    602c:	0024fc08 	eoreq	pc, r4, r8, lsl #24
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	25460000 	strbcs	r0, [r6, #-0]
    6044:	254a0800 	strbcs	r0, [sl, #-2048]	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	4a9f2720 	bmi	fe7cfcd8 <SCS_BASE+0x1e7c1cd8>
    6054:	4e080025 	cdpmi	0, 0, cr0, cr8, cr5, {1}
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	4e9f2720 	cdpmi	7, 9, cr2, cr15, cr0, {1}
    6064:	52080025 	andpl	r0, r8, #37	; 0x25
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	25525300 	ldrbcs	r5, [r2, #-768]	; 0x300
    6070:	256b0800 	strbcs	r0, [fp, #-2048]!	; 0x800
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	6e9f2720 	cdpvs	7, 9, cr2, cr15, cr0, {1}
    6084:	7c080025 	stcvc	0, cr0, [r8], {37}	; 0x25
    6088:	0b080025 	bleq	206124 <__Stack_Size+0x205d24>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	080025ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, sl, sp}
    60a4:	080025da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
	...
  f8:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
  fc:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 100:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 104:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 108:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 10c:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 110:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 114:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 118:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 11c:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 120:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 124:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 128:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 12c:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 130:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 134:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
 138:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
 13c:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 140:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 144:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 148:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 14c:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 150:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 154:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 158:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 15c:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 160:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 164:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 168:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 16c:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 170:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 174:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 178:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 17c:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 180:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 184:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 188:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 18c:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 190:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 194:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 1d4:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 1d8:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 1dc:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 1e0:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 1e4:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 1e8:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 1ec:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 1f0:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 1f4:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 1f8:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 1fc:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 200:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 204:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 208:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 20c:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 210:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 214:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 218:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 21c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 220:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 224:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 228:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 22c:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 230:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 234:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 238:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 23c:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 240:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 244:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 248:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 24c:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 250:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 254:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 258:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 25c:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 260:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 264:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 268:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 26c:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 270:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 274:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 278:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 27c:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
 280:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
 284:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 288:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 28c:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
 290:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
 294:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 298:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 29c:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
 2a0:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
 2a4:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
 2a8:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
 2ac:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
 2b0:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
 2b4:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
 2b8:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
 2bc:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
 2c0:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
 2c4:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 2c8:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 2cc:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 2d0:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 2d4:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 2d8:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 2dc:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 2e0:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 2e4:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 2e8:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 2ec:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 2f0:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 2f4:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2f8:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2fc:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 300:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 304:	08000c00 	stmdaeq	r0, {sl, fp}
 308:	08000c00 	stmdaeq	r0, {sl, fp}
 30c:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 310:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 314:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 318:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 31c:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
	...
 328:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
 32c:	08000cb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, fp}
 330:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
 334:	08000cbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, fp}
 338:	08000cc0 	stmdaeq	r0, {r6, r7, sl, fp}
 33c:	08000cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp}
	...
 348:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 34c:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 350:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 354:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
 358:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
 35c:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 374:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
	...
 380:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 384:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 388:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 38c:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
 390:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
 394:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
 398:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
 39c:	08000e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp}
 3a0:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 3a4:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
 3a8:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
 3ac:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
 3b0:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
 3b4:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 3b8:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 3bc:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3c0:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3c4:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
 3c8:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
 3cc:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 3d0:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 3d4:	08000ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp}
 3d8:	08000ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp}
 3dc:	08001000 	stmdaeq	r0, {ip}
 3e0:	08001000 	stmdaeq	r0, {ip}
 3e4:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 3e8:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 3ec:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
	...
 3f8:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
 3fc:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
 400:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
 404:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 414:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
 418:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
 41c:	080010cc 	stmdaeq	r0, {r2, r3, r6, r7, ip}
 420:	080010cc 	stmdaeq	r0, {r2, r3, r6, r7, ip}
 424:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 428:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 42c:	08001104 	stmdaeq	r0, {r2, r8, ip}
 430:	08001104 	stmdaeq	r0, {r2, r8, ip}
 434:	0800112e 	stmdaeq	r0, {r1, r2, r3, r5, r8, ip}
	...
 440:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
 444:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 454:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 458:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 45c:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 460:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 464:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 49c:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
 4a0:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
 4a4:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4a8:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4ac:	080011f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, ip}
 4b0:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 4b4:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	08001234 	stmdaeq	r0, {r2, r4, r5, r9, ip}
 4cc:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
 504:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
 508:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
 50c:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 510:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 514:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 54c:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
 55c:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
 57c:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
 580:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
 584:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
 5b4:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
 5dc:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 5e0:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
 5e4:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
 65c:	08001450 	stmdaeq	r0, {r4, r6, sl, ip}
 660:	08001450 	stmdaeq	r0, {r4, r6, sl, ip}
 664:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 6c4:	080014a4 	stmdaeq	r0, {r2, r5, r7, sl, ip}
 6c8:	080014a4 	stmdaeq	r0, {r2, r5, r7, sl, ip}
 6cc:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
 6e4:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 6e8:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 6ec:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 6f0:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 6f4:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 6f8:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 6fc:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
 700:	08001520 	stmdaeq	r0, {r5, r8, sl, ip}
 704:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
 708:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
 70c:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 710:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 714:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 724:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 754:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 764:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 768:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 76c:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 770:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 774:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 778:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 77c:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 79c:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 7a0:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 7a4:	080016a2 	stmdaeq	r0, {r1, r5, r7, r9, sl, ip}
 7a8:	080016a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, ip}
 7ac:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
 81c:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 86c:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 87c:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	0800171a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip}
 8cc:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 ab4:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
 ac4:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
 adc:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
 ae0:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
 ae4:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 ae8:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 aec:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 b0c:	08001810 	stmdaeq	r0, {r4, fp, ip}
 b10:	08001810 	stmdaeq	r0, {r4, fp, ip}
 b14:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
 b18:	08001898 	stmdaeq	r0, {r3, r4, r7, fp, ip}
 b1c:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
 b34:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 b38:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 b3c:	080018f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	080018f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip}
 b74:	08001900 	stmdaeq	r0, {r8, fp, ip}
 b78:	08001900 	stmdaeq	r0, {r8, fp, ip}
 b7c:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
 bc4:	08001914 	stmdaeq	r0, {r2, r4, r8, fp, ip}
 bc8:	08001914 	stmdaeq	r0, {r2, r4, r8, fp, ip}
 bcc:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
 bd0:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
 bd4:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	0800195c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, ip}
 bec:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
	...
 bf8:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
 bfc:	080019e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip}
	...
 c08:	08001cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, ip}
 c0c:	08001cfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip}
 c10:	08001d00 	stmdaeq	r0, {r8, sl, fp, ip}
 c14:	08001d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip}
 c18:	08001d0a 	stmdaeq	r0, {r1, r3, r8, sl, fp, ip}
 c1c:	08001d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, ip}
 c20:	08001d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip}
 c24:	08001d16 	stmdaeq	r0, {r1, r2, r4, r8, sl, fp, ip}
 c28:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 c2c:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
	...
 c38:	08001d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip}
 c3c:	08001d0a 	stmdaeq	r0, {r1, r3, r8, sl, fp, ip}
 c40:	08001d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, ip}
 c44:	08001d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip}
 c48:	08001d16 	stmdaeq	r0, {r1, r2, r4, r8, sl, fp, ip}
 c4c:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 c50:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
 c54:	08001d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, ip}
	...
 c60:	08001ee6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, fp, ip}
 c64:	08002080 	stmdaeq	r0, {r7, sp}
 c68:	08002088 	stmdaeq	r0, {r3, r7, sp}
 c6c:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
	...
 c78:	080019e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip}
 c7c:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
 c80:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
 c84:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
 c88:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
 c8c:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
 c90:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
 c94:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
 c98:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
 c9c:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 ca0:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 ca4:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
 ca8:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
 cac:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
 cb0:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
 cb4:	08001d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip}
 cb8:	08001d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip}
 cbc:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
 cc0:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
 cc4:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 cc8:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 ccc:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
 cd0:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
 cd4:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
 cd8:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
 cdc:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
 ce0:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
 ce4:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
 ce8:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
 cec:	08002210 	stmdaeq	r0, {r4, r9, sp}
 cf0:	08002210 	stmdaeq	r0, {r4, r9, sp}
 cf4:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
	...
 d00:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
 d04:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
 d08:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
 d0c:	08002266 	stmdaeq	r0, {r1, r2, r5, r6, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	0800244e 	stmdaeq	r0, {r1, r2, r3, r6, sl, sp}
 d34:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
 d38:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
 d3c:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	08002268 	stmdaeq	r0, {r3, r5, r6, r9, sp}
 e04:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
 e24:	08002294 	stmdaeq	r0, {r2, r4, r7, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	08002294 	stmdaeq	r0, {r2, r4, r7, r9, sp}
 e34:	080022c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sp}
 e38:	080022c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sp}
 e3c:	080022f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	080022f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp}
 e5c:	0800231e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sp}
 e60:	0800231e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sp}
 e64:	08002344 	stmdaeq	r0, {r2, r6, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	08002344 	stmdaeq	r0, {r2, r6, r8, r9, sp}
 e7c:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	08002364 	stmdaeq	r0, {r2, r5, r6, r8, r9, sp}
 ecc:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 ed0:	0800238a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sp}
 ed4:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	080023b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp}
 eec:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 ef0:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
 ef4:	080023f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp}
 ef8:	080023f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp}
 efc:	08002410 	stmdaeq	r0, {r4, sl, sp}
 f00:	08002410 	stmdaeq	r0, {r4, sl, sp}
 f04:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
 f08:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
 f0c:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	0800244c 	stmdaeq	r0, {r2, r3, r6, sl, sp}
 f1c:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
 f2c:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
 f9c:	080024b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, sp}
	...
 fa8:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
 fac:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
 fb0:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
 fb4:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
	...
 fc0:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
 fc4:	08002668 	stmdaeq	r0, {r3, r5, r6, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
