{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708011022836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708011022836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 10:30:22 2024 " "Processing started: Thu Feb 15 10:30:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708011022836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708011022836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708011022836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708011023293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708011023293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030193 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerMDR " "Found entity 2: registerMDR" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_32_tb.v(51) " "Verilog HDL information at and_32_tb.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708011030193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_tb " "Found entity 1: and_32_tb" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 0 0 " "Found 0 design units, including 0 entities, in source file encoder_32_to_5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin Datapath.v(45) " "Verilog HDL Implicit Net warning at Datapath.v(45): created implicit net for \"HIin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"LOin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"Zhighin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowin Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"Zlowin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_sign_extended Datapath.v(62) " "Verilog HDL Implicit Net warning at Datapath.v(62): created implicit net for \"C_sign_extended\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result subtracter.v(12) " "Verilog HDL Implicit Net warning at subtracter.v(12): created implicit net for \"Result\"" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result alu_32.v(19) " "Verilog HDL Implicit Net warning at alu_32.v(19): created implicit net for \"Result\"" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Difference alu_32.v(20) " "Verilog HDL Implicit Net warning at alu_32.v(20): created implicit net for \"Difference\"" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z alu_32.v(21) " "Verilog HDL Implicit Net warning at alu_32.v(21): created implicit net for \"z\"" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708011030207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708011030238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerMDR registerMDR:MDR " "Elaborating entity \"registerMDR\" for hierarchy \"registerMDR:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 registerMDR:MDR\|mux_2_1:MDMux " "Elaborating entity \"mux_2_1\" for hierarchy \"registerMDR:MDR\|mux_2_1:MDMux\"" {  } { { "register.v" "MDMux" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32 alu_32:alu_32 " "Elaborating entity \"alu_32\" for hierarchy \"alu_32:alu_32\"" {  } { { "Datapath.v" "alu_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030298 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "And_out alu_32.v(14) " "Verilog HDL warning at alu_32.v(14): object And_out used but never assigned" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708011030298 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Not_out alu_32.v(14) " "Verilog HDL or VHDL warning at alu_32.v(14): object \"Not_out\" assigned a value but never read" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_32.v(28) " "Verilog HDL Case Statement warning at alu_32.v(28): incomplete case statement has no default case item" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_result alu_32.v(28) " "Verilog HDL Always Construct warning at alu_32.v(28): inferring latch(es) for variable \"output_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "And_out 0 alu_32.v(14) " "Net \"And_out\" at alu_32.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HI alu_32.v(1) " "Output port \"HI\" at alu_32.v(1) has no driver" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LO alu_32.v(1) " "Output port \"LO\" at alu_32.v(1) has no driver" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[0\] alu_32.v(28) " "Inferred latch for \"output_result\[0\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[1\] alu_32.v(28) " "Inferred latch for \"output_result\[1\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[2\] alu_32.v(28) " "Inferred latch for \"output_result\[2\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[3\] alu_32.v(28) " "Inferred latch for \"output_result\[3\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030299 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[4\] alu_32.v(28) " "Inferred latch for \"output_result\[4\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[5\] alu_32.v(28) " "Inferred latch for \"output_result\[5\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[6\] alu_32.v(28) " "Inferred latch for \"output_result\[6\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[7\] alu_32.v(28) " "Inferred latch for \"output_result\[7\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[8\] alu_32.v(28) " "Inferred latch for \"output_result\[8\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[9\] alu_32.v(28) " "Inferred latch for \"output_result\[9\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[10\] alu_32.v(28) " "Inferred latch for \"output_result\[10\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[11\] alu_32.v(28) " "Inferred latch for \"output_result\[11\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[12\] alu_32.v(28) " "Inferred latch for \"output_result\[12\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[13\] alu_32.v(28) " "Inferred latch for \"output_result\[13\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[14\] alu_32.v(28) " "Inferred latch for \"output_result\[14\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[15\] alu_32.v(28) " "Inferred latch for \"output_result\[15\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[16\] alu_32.v(28) " "Inferred latch for \"output_result\[16\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[17\] alu_32.v(28) " "Inferred latch for \"output_result\[17\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[18\] alu_32.v(28) " "Inferred latch for \"output_result\[18\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[19\] alu_32.v(28) " "Inferred latch for \"output_result\[19\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[20\] alu_32.v(28) " "Inferred latch for \"output_result\[20\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[21\] alu_32.v(28) " "Inferred latch for \"output_result\[21\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[22\] alu_32.v(28) " "Inferred latch for \"output_result\[22\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[23\] alu_32.v(28) " "Inferred latch for \"output_result\[23\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[24\] alu_32.v(28) " "Inferred latch for \"output_result\[24\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[25\] alu_32.v(28) " "Inferred latch for \"output_result\[25\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[26\] alu_32.v(28) " "Inferred latch for \"output_result\[26\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[27\] alu_32.v(28) " "Inferred latch for \"output_result\[27\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[28\] alu_32.v(28) " "Inferred latch for \"output_result\[28\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[29\] alu_32.v(28) " "Inferred latch for \"output_result\[29\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[30\] alu_32.v(28) " "Inferred latch for \"output_result\[30\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_result\[31\] alu_32.v(28) " "Inferred latch for \"output_result\[31\]\" at alu_32.v(28)" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708011030301 "|Datapath|alu_32:alu_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu_32:alu_32\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"alu_32:alu_32\|adder:adder\"" {  } { { "alu_32.v" "adder" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter alu_32:alu_32\|subtracter:subtracter " "Elaborating entity \"subtracter\" for hierarchy \"alu_32:alu_32\|subtracter:subtracter\"" {  } { { "alu_32.v" "subtracter" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_A subtracter.v(4) " "Verilog HDL or VHDL warning at subtracter.v(4): object \"negative_A\" assigned a value but never read" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708011030333 "|Datapath|alu_32:alu|subtracter:subtracter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one subtracter.v(5) " "Verilog HDL or VHDL warning at subtracter.v(5): object \"one\" assigned a value but never read" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708011030333 "|Datapath|alu_32:alu|subtracter:subtracter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "difference subtracter.v(1) " "Output port \"difference\" at subtracter.v(1) has no driver" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708011030333 "|Datapath|alu_32:alu|subtracter:subtracter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 alu_32:alu_32\|and_32:and_32 " "Elaborating entity \"and_32\" for hierarchy \"alu_32:alu_32\|and_32:and_32\"" {  } { { "alu_32.v" "and_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "Datapath.v" "bus" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030349 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "And_out and_32 " "Port \"And_out\" does not exist in macrofunction \"and_32\"" {  } { { "alu_32.v" "and_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "difference final_op " "Port \"difference\" does not exist in macrofunction \"final_op\"" {  } { { "subtracter.v" "final_op" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "twos_compliment_A final_op " "Port \"twos_compliment_A\" does not exist in macrofunction \"final_op\"" {  } { { "subtracter.v" "final_op" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "negative_A perform_2s_comp " "Port \"negative_A\" does not exist in macrofunction \"perform_2s_comp\"" {  } { { "subtracter.v" "perform_2s_comp" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "one perform_2s_comp " "Port \"one\" does not exist in macrofunction \"perform_2s_comp\"" {  } { { "subtracter.v" "perform_2s_comp" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "twos_compliment_A perform_2s_comp " "Port \"twos_compliment_A\" does not exist in macrofunction \"perform_2s_comp\"" {  } { { "subtracter.v" "perform_2s_comp" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Sub_out subtracter " "Port \"Sub_out\" does not exist in macrofunction \"subtracter\"" {  } { { "alu_32.v" "subtracter" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Add_out adder " "Port \"Add_out\" does not exist in macrofunction \"adder\"" {  } { { "alu_32.v" "adder" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1708011030396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708011030412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg " "Generated suppressed messages file C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708011030444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708011030444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 10:30:30 2024 " "Processing ended: Thu Feb 15 10:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708011030444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708011030444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708011030444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708011030444 ""}
