Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 20:18:28 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gradation_control_sets_placed.rpt
| Design       : gradation
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|     10 |            2 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+------------------------+-------------------------+------------------+----------------+
|  syncgen/pckgen/PCK | syncgen/VGA_HS_i_1_n_0 | RST_IBUF                |                1 |              1 |
|  syncgen/pckgen/PCK | syncgen/VGA_VS         | RST_IBUF                |                1 |              1 |
|  syncgen/pckgen/PCK |                        | syncgen/HCNT[9]_i_1_n_0 |                3 |             10 |
|  syncgen/pckgen/PCK | syncgen/hcntend        | RST_IBUF                |                4 |             10 |
|  syncgen/pckgen/PCK |                        | syncgen/SR[0]           |                4 |             12 |
+---------------------+------------------------+-------------------------+------------------+----------------+


