// Seed: 1405168270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output wand id_8,
    input tri0 id_9,
    input wire id_10,
    output wor id_11,
    output wor id_12,
    output supply0 id_13,
    output wor id_14,
    output wor id_15,
    output supply0 id_16,
    output tri1 id_17,
    input wor id_18,
    input tri1 id_19,
    input supply0 id_20,
    output tri0 id_21
);
  integer id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  assign id_15 = id_9 == id_20.id_19;
endmodule
