-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg1_r_1_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_07_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_1_013_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_1_014_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_1_015_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_2_017_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_2_018_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_2_019_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    conv17 : IN STD_LOGIC_VECTOR (31 downto 0);
    arr_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_1_ce0 : OUT STD_LOGIC;
    arr_1_we0 : OUT STD_LOGIC;
    arr_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_1_ce1 : OUT STD_LOGIC;
    arr_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_2_ce0 : OUT STD_LOGIC;
    arr_2_we0 : OUT STD_LOGIC;
    arr_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_2_ce1 : OUT STD_LOGIC;
    arr_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_3_ce0 : OUT STD_LOGIC;
    arr_3_we0 : OUT STD_LOGIC;
    arr_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_3_ce1 : OUT STD_LOGIC;
    arr_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_3_010_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_1_016_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_2_020_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_ce0 : OUT STD_LOGIC;
    arr_we0 : OUT STD_LOGIC;
    arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_ce1 : OUT STD_LOGIC;
    arr_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln30_2 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv68_15555555555555556 : STD_LOGIC_VECTOR (67 downto 0) := "00010101010101010101010101010101010101010101010101010101010101010110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln23_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln30_2_cast_fu_296_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln30_2_cast_reg_838 : STD_LOGIC_VECTOR (62 downto 0);
    signal conv17_cast_fu_300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv17_cast_reg_844 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_reg_850 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_850_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_850_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_850_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_850_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_850_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_318_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_861_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln30_2_reg_869 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_2_reg_869_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln23_fu_371_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln23_reg_876 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_reg_884 : STD_LOGIC_VECTOR (1 downto 0);
    signal arr_1_addr_reg_891 : STD_LOGIC_VECTOR (1 downto 0);
    signal arr_2_addr_reg_897 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_3_reg_903 : STD_LOGIC_VECTOR (1 downto 0);
    signal arr_3_addr_reg_910 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_4_reg_916 : STD_LOGIC_VECTOR (1 downto 0);
    signal arr_addr_reg_923 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln22_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln30_7_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_114 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln23_fu_360_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln30_2_fu_270_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_2_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_3_fu_274_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_3_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_fu_278_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_1_fu_282_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_1_fu_282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_5_fu_286_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_5_fu_286_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal mul_ln30_6_fu_291_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_6_fu_291_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_328_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln26_fu_324_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln30_1_fu_334_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln30_4_fu_344_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln30_4_fu_344_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln30_4_fu_344_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln26_fu_391_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln26_fu_391_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln26_fu_391_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln30_2_fu_407_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln30_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_5_fu_286_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal add_ln29_fu_431_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln22_1_fu_436_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln30_3_fu_451_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln30_1_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_6_fu_291_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln_fu_479_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln30_1_fu_488_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln30_2_fu_497_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln30_fu_475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_506_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_523_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_fu_278_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_ln30_5_fu_559_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln30_3_fu_539_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln30_4_fu_549_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_590_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_599_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_581_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_608_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_625_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_634_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_643_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_569_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_2_fu_270_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_5_fu_664_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_678_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_693_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_1_fu_282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_652_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_3_fu_274_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_7_fu_709_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln30_1_fu_723_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln26_fu_391_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln30_1_fu_282_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln30_2_fu_270_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln30_3_fu_274_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln30_4_fu_344_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln30_5_fu_286_p00 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln30_6_fu_291_p00 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln30_fu_278_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_64ns_66ns_68_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (65 downto 0);
        dout : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;


    component fiat_25519_carry_square_urem_4ns_3ns_2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_3ns_5ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_4ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_2_1_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_63_1_1_U19 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln30_2_fu_270_p0,
        din1 => mul_ln30_2_fu_270_p1,
        dout => mul_ln30_2_fu_270_p2);

    mul_32ns_32ns_63_1_1_U20 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln30_3_fu_274_p0,
        din1 => mul_ln30_3_fu_274_p1,
        dout => mul_ln30_3_fu_274_p2);

    mul_32ns_32ns_64_1_1_U21 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln30_fu_278_p0,
        din1 => mul_ln30_fu_278_p1,
        dout => mul_ln30_fu_278_p2);

    mul_32ns_32ns_64_1_1_U22 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln30_1_fu_282_p0,
        din1 => mul_ln30_1_fu_282_p1,
        dout => mul_ln30_1_fu_282_p2);

    mul_64ns_66ns_68_1_1_U23 : component fiat_25519_carry_square_mul_64ns_66ns_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 68)
    port map (
        din0 => mul_ln30_5_fu_286_p0,
        din1 => mul_ln30_5_fu_286_p1,
        dout => mul_ln30_5_fu_286_p2);

    mul_64ns_66ns_68_1_1_U24 : component fiat_25519_carry_square_mul_64ns_66ns_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 68)
    port map (
        din0 => mul_ln30_6_fu_291_p0,
        din1 => mul_ln30_6_fu_291_p1,
        dout => mul_ln30_6_fu_291_p2);

    urem_4ns_3ns_2_8_1_U25 : component fiat_25519_carry_square_urem_4ns_3ns_2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => empty_fu_318_p2,
        din1 => grp_fu_328_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_328_p2);

    mul_3ns_5ns_7_1_1_U26 : component fiat_25519_carry_square_mul_3ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => mul_ln30_4_fu_344_p0,
        din1 => mul_ln30_4_fu_344_p1,
        dout => mul_ln30_4_fu_344_p2);

    mul_4ns_6ns_9_1_1_U27 : component fiat_25519_carry_square_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln26_fu_391_p0,
        din1 => mul_ln26_fu_391_p1,
        dout => mul_ln26_fu_391_p2);

    mux_4_2_32_1_1_U28 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_01_reload,
        din1 => arg1_r_1_04_reload,
        din2 => arg1_r_2_07_reload,
        din3 => arg1_r_2_07_reload,
        din4 => trunc_ln3_reg_884,
        dout => phi_ln_fu_479_p6);

    mux_4_2_32_1_1_U29 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_1_013_reload,
        din1 => arg1_r_1_1_014_reload,
        din2 => arg1_r_2_1_015_reload,
        din3 => arg1_r_2_1_015_reload,
        din4 => trunc_ln3_reg_884,
        dout => phi_ln30_1_fu_488_p6);

    mux_4_2_32_1_1_U30 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_2_017_reload,
        din1 => arg1_r_1_2_018_reload,
        din2 => arg1_r_2_2_019_reload,
        din3 => arg1_r_2_2_019_reload,
        din4 => trunc_ln3_reg_884,
        dout => phi_ln30_2_fu_497_p6);

    mux_3_2_32_1_1_U31 : component fiat_25519_carry_square_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => phi_ln_fu_479_p6,
        din1 => phi_ln30_1_fu_488_p6,
        din2 => phi_ln30_2_fu_497_p6,
        din3 => trunc_ln30_fu_475_p1,
        dout => tmp_fu_506_p5);

    mux_2_1_64_1_1_U32 : component fiat_25519_carry_square_mux_2_1_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 1,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => arr_1_q1,
        din2 => trunc_ln23_reg_876,
        dout => tmp_1_fu_523_p4);

    mux_4_2_32_1_1_U33 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_01_reload,
        din1 => arg1_r_1_04_reload,
        din2 => arg1_r_2_07_reload,
        din3 => ap_const_lv32_0,
        din4 => trunc_ln30_2_reg_869_pp0_iter6_reg,
        dout => phi_ln30_3_fu_539_p6);

    mux_4_2_32_1_1_U34 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_1_013_reload,
        din1 => arg1_r_1_1_014_reload,
        din2 => arg1_r_2_1_015_reload,
        din3 => ap_const_lv32_0,
        din4 => trunc_ln30_2_reg_869_pp0_iter6_reg,
        dout => phi_ln30_4_fu_549_p6);

    mux_4_2_32_1_1_U35 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_2_017_reload,
        din1 => arg1_r_1_2_018_reload,
        din2 => arg1_r_2_2_019_reload,
        din3 => ap_const_lv32_0,
        din4 => trunc_ln30_2_reg_869_pp0_iter6_reg,
        dout => phi_ln30_5_fu_559_p6);

    mux_3_2_32_1_1_U36 : component fiat_25519_carry_square_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => phi_ln30_5_fu_559_p6,
        din1 => phi_ln30_3_fu_539_p6,
        din2 => phi_ln30_4_fu_549_p6,
        din3 => trunc_ln30_fu_475_p1,
        dout => tmp_2_fu_569_p5);

    mux_4_2_32_1_1_U37 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_01_reload,
        din1 => arg1_r_1_04_reload,
        din2 => arg1_r_2_07_reload,
        din3 => arg1_r_3_010_reload,
        din4 => trunc_ln30_3_reg_903,
        dout => tmp_s_fu_581_p6);

    mux_4_2_32_1_1_U38 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_1_013_reload,
        din1 => arg1_r_1_1_014_reload,
        din2 => arg1_r_2_1_015_reload,
        din3 => arg1_r_3_1_016_reload,
        din4 => trunc_ln30_3_reg_903,
        dout => tmp_9_fu_590_p6);

    mux_4_2_32_1_1_U39 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_2_017_reload,
        din1 => arg1_r_1_2_018_reload,
        din2 => arg1_r_2_2_019_reload,
        din3 => arg1_r_3_2_020_reload,
        din4 => trunc_ln30_3_reg_903,
        dout => tmp_10_fu_599_p6);

    mux_3_2_32_1_1_U40 : component fiat_25519_carry_square_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_9_fu_590_p6,
        din1 => tmp_10_fu_599_p6,
        din2 => tmp_s_fu_581_p6,
        din3 => trunc_ln30_fu_475_p1,
        dout => tmp_3_fu_608_p5);

    mux_4_2_32_1_1_U41 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_01_reload,
        din1 => arg1_r_1_04_reload,
        din2 => arg1_r_2_07_reload,
        din3 => arg1_r_3_010_reload,
        din4 => trunc_ln30_4_reg_916,
        dout => tmp_11_fu_625_p6);

    mux_4_2_32_1_1_U42 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_1_013_reload,
        din1 => arg1_r_1_1_014_reload,
        din2 => arg1_r_2_1_015_reload,
        din3 => arg1_r_3_1_016_reload,
        din4 => trunc_ln30_4_reg_916,
        dout => tmp_12_fu_634_p6);

    mux_4_2_32_1_1_U43 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_0_2_017_reload,
        din1 => arg1_r_1_2_018_reload,
        din2 => arg1_r_2_2_019_reload,
        din3 => arg1_r_3_2_020_reload,
        din4 => trunc_ln30_4_reg_916,
        dout => tmp_13_fu_643_p6);

    mux_3_2_32_1_1_U44 : component fiat_25519_carry_square_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_11_fu_625_p6,
        din1 => tmp_12_fu_634_p6,
        din2 => tmp_13_fu_643_p6,
        din3 => trunc_ln30_fu_475_p1,
        dout => tmp_4_fu_652_p5);

    mux_2_1_64_1_1_U45 : component fiat_25519_carry_square_mux_2_1_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 1,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => arr_2_q1,
        din2 => trunc_ln23_reg_876,
        dout => tmp_5_fu_664_p4);

    mux_2_1_64_1_1_U46 : component fiat_25519_carry_square_mux_2_1_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 1,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => arr_3_q1,
        din2 => trunc_ln23_reg_876,
        dout => tmp_6_fu_693_p4);

    mux_2_1_64_1_1_U47 : component fiat_25519_carry_square_mux_2_1_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 1,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => arr_q1,
        din2 => trunc_ln23_reg_876,
        dout => tmp_7_fu_709_p4);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln23_fu_312_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_114 <= add_ln23_fu_360_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_114 <= ap_const_lv4_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    conv17_cast_reg_844(31 downto 0) <= conv17_cast_fu_300_p1(31 downto 0);
                empty_reg_861_pp0_iter1_reg <= empty_reg_861;
                i_reg_850 <= ap_sig_allocacmp_i;
                i_reg_850_pp0_iter1_reg <= i_reg_850;
                trunc_ln30_2_reg_869_pp0_iter1_reg <= trunc_ln30_2_reg_869;
                    zext_ln30_2_cast_reg_838(31 downto 0) <= zext_ln30_2_cast_fu_296_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                    arr_1_addr_reg_891(0) <= zext_ln22_fu_381_p1(2 - 1 downto 0)(0);
                    arr_2_addr_reg_897(0) <= zext_ln22_fu_381_p1(2 - 1 downto 0)(0);
                    arr_3_addr_reg_910(0) <= zext_ln22_fu_381_p1(2 - 1 downto 0)(0);
                arr_addr_reg_923 <= zext_ln30_7_fu_446_p1(2 - 1 downto 0);
                empty_reg_861_pp0_iter2_reg <= empty_reg_861_pp0_iter1_reg;
                empty_reg_861_pp0_iter3_reg <= empty_reg_861_pp0_iter2_reg;
                empty_reg_861_pp0_iter4_reg <= empty_reg_861_pp0_iter3_reg;
                empty_reg_861_pp0_iter5_reg <= empty_reg_861_pp0_iter4_reg;
                i_reg_850_pp0_iter2_reg <= i_reg_850_pp0_iter1_reg;
                i_reg_850_pp0_iter3_reg <= i_reg_850_pp0_iter2_reg;
                i_reg_850_pp0_iter4_reg <= i_reg_850_pp0_iter3_reg;
                i_reg_850_pp0_iter5_reg <= i_reg_850_pp0_iter4_reg;
                trunc_ln23_reg_876 <= trunc_ln23_fu_371_p1;
                trunc_ln30_2_reg_869_pp0_iter2_reg <= trunc_ln30_2_reg_869_pp0_iter1_reg;
                trunc_ln30_2_reg_869_pp0_iter3_reg <= trunc_ln30_2_reg_869_pp0_iter2_reg;
                trunc_ln30_2_reg_869_pp0_iter4_reg <= trunc_ln30_2_reg_869_pp0_iter3_reg;
                trunc_ln30_2_reg_869_pp0_iter5_reg <= trunc_ln30_2_reg_869_pp0_iter4_reg;
                trunc_ln30_2_reg_869_pp0_iter6_reg <= trunc_ln30_2_reg_869_pp0_iter5_reg;
                trunc_ln30_3_reg_903 <= mul_ln30_5_fu_286_p2(67 downto 66);
                trunc_ln30_4_reg_916 <= mul_ln30_6_fu_291_p2(67 downto 66);
                trunc_ln3_reg_884 <= mul_ln26_fu_391_p2(7 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_312_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_reg_861 <= empty_fu_318_p2;
                trunc_ln30_2_reg_869 <= mul_ln30_4_fu_344_p2(6 downto 5);
            end if;
        end if;
    end process;
    zext_ln30_2_cast_reg_838(62 downto 32) <= "0000000000000000000000000000000";
    conv17_cast_reg_844(63 downto 32) <= "00000000000000000000000000000000";
    arr_1_addr_reg_891(1) <= '0';
    arr_2_addr_reg_897(1) <= '0';
    arr_3_addr_reg_910(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln23_fu_360_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv4_4));
    add_ln29_fu_431_p2 <= std_logic_vector(unsigned(i_reg_850_pp0_iter5_reg) + unsigned(ap_const_lv4_3));
    add_ln30_1_fu_334_p2 <= std_logic_vector(unsigned(trunc_ln26_fu_324_p1) + unsigned(ap_const_lv3_7));
    add_ln30_2_fu_407_p2 <= std_logic_vector(unsigned(empty_reg_861_pp0_iter5_reg) + unsigned(ap_const_lv4_E));
    add_ln30_3_fu_451_p2 <= std_logic_vector(unsigned(empty_reg_861_pp0_iter5_reg) + unsigned(ap_const_lv4_D));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln23_fu_312_p2)
    begin
        if (((icmp_ln23_fu_312_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_1_fu_114, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_1;
        else 
            ap_sig_allocacmp_i <= i_1_fu_114;
        end if; 
    end process;

    arr_1_address0 <= arr_1_addr_reg_891;
    arr_1_address1 <= zext_ln22_fu_381_p1(2 - 1 downto 0);

    arr_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_1_ce0 <= ap_const_logic_1;
        else 
            arr_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            arr_1_ce1 <= ap_const_logic_1;
        else 
            arr_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_1_d0 <= std_logic_vector(unsigned(tmp_1_fu_523_p4) + unsigned(mul_ln30_fu_278_p2));

    arr_1_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_1_we0 <= ap_const_logic_1;
        else 
            arr_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_2_address0 <= arr_2_addr_reg_897;
    arr_2_address1 <= zext_ln22_fu_381_p1(2 - 1 downto 0);

    arr_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_2_ce0 <= ap_const_logic_1;
        else 
            arr_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            arr_2_ce1 <= ap_const_logic_1;
        else 
            arr_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_2_d0 <= std_logic_vector(unsigned(tmp_5_fu_664_p4) + unsigned(shl_ln_fu_678_p3));

    arr_2_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_2_we0 <= ap_const_logic_1;
        else 
            arr_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_3_address0 <= arr_3_addr_reg_910;
    arr_3_address1 <= zext_ln22_fu_381_p1(2 - 1 downto 0);

    arr_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_3_ce0 <= ap_const_logic_1;
        else 
            arr_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            arr_3_ce1 <= ap_const_logic_1;
        else 
            arr_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_3_d0 <= std_logic_vector(unsigned(tmp_6_fu_693_p4) + unsigned(mul_ln30_1_fu_282_p2));

    arr_3_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_3_we0 <= ap_const_logic_1;
        else 
            arr_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_address0 <= arr_addr_reg_923;
    arr_address1 <= zext_ln30_7_fu_446_p1(2 - 1 downto 0);

    arr_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_ce0 <= ap_const_logic_1;
        else 
            arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            arr_ce1 <= ap_const_logic_1;
        else 
            arr_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_d0 <= std_logic_vector(unsigned(tmp_7_fu_709_p4) + unsigned(shl_ln30_1_fu_723_p3));

    arr_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            arr_we0 <= ap_const_logic_1;
        else 
            arr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    conv17_cast_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv17),64));
    empty_fu_318_p2 <= std_logic_vector(signed(ap_const_lv4_9) - signed(ap_sig_allocacmp_i));
    grp_fu_328_p1 <= ap_const_lv4_3(3 - 1 downto 0);
    icmp_ln23_fu_312_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv4_9)) else "0";
    lshr_ln22_1_fu_436_p4 <= add_ln29_fu_431_p2(3 downto 2);
    mul_ln26_fu_391_p0 <= mul_ln26_fu_391_p00(4 - 1 downto 0);
    mul_ln26_fu_391_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_861_pp0_iter5_reg),9));
    mul_ln26_fu_391_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln30_1_fu_282_p0 <= mul_ln30_1_fu_282_p00(32 - 1 downto 0);
    mul_ln30_1_fu_282_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_608_p5),64));
    mul_ln30_1_fu_282_p1 <= conv17_cast_reg_844(32 - 1 downto 0);
    mul_ln30_2_fu_270_p0 <= zext_ln30_2_cast_reg_838(32 - 1 downto 0);
    mul_ln30_2_fu_270_p1 <= mul_ln30_2_fu_270_p10(32 - 1 downto 0);
    mul_ln30_2_fu_270_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_569_p5),63));
    mul_ln30_3_fu_274_p0 <= zext_ln30_2_cast_reg_838(32 - 1 downto 0);
    mul_ln30_3_fu_274_p1 <= mul_ln30_3_fu_274_p10(32 - 1 downto 0);
    mul_ln30_3_fu_274_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_652_p5),63));
    mul_ln30_4_fu_344_p0 <= mul_ln30_4_fu_344_p00(3 - 1 downto 0);
    mul_ln30_4_fu_344_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_1_fu_334_p2),7));
    mul_ln30_4_fu_344_p1 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_ln30_5_fu_286_p0 <= mul_ln30_5_fu_286_p00(64 - 1 downto 0);
    mul_ln30_5_fu_286_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_fu_412_p1),68));
    mul_ln30_5_fu_286_p1 <= ap_const_lv68_15555555555555556(66 - 1 downto 0);
    mul_ln30_6_fu_291_p0 <= mul_ln30_6_fu_291_p00(64 - 1 downto 0);
    mul_ln30_6_fu_291_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_1_fu_456_p1),68));
    mul_ln30_6_fu_291_p1 <= ap_const_lv68_15555555555555556(66 - 1 downto 0);
    mul_ln30_fu_278_p0 <= mul_ln30_fu_278_p00(32 - 1 downto 0);
    mul_ln30_fu_278_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_506_p5),64));
    mul_ln30_fu_278_p1 <= conv17_cast_reg_844(32 - 1 downto 0);
        sext_ln30_1_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_3_fu_451_p2),64));

        sext_ln30_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_2_fu_407_p2),64));

    shl_ln30_1_fu_723_p3 <= (mul_ln30_3_fu_274_p2 & ap_const_lv1_0);
    shl_ln_fu_678_p3 <= (mul_ln30_2_fu_270_p2 & ap_const_lv1_0);
    tmp_8_fu_374_p3 <= i_reg_850_pp0_iter5_reg(2 downto 2);
    trunc_ln23_fu_371_p1 <= i_reg_850_pp0_iter5_reg(1 - 1 downto 0);
    trunc_ln26_fu_324_p1 <= empty_fu_318_p2(3 - 1 downto 0);
    trunc_ln30_fu_475_p1 <= grp_fu_328_p2(2 - 1 downto 0);
    zext_ln22_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_374_p3),64));
    zext_ln30_2_cast_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln30_2),63));
    zext_ln30_7_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln22_1_fu_436_p4),64));
end behav;
