{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618529482896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618529482897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 20:31:22 2021 " "Processing started: Thu Apr 15 20:31:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618529482897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618529482897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog registrador16bits -c registrador16bits --vector_source=C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/Waveform2.vwf --testbench_file=C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/simulation/modelsim/Waveform2.vwf.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog registrador16bits -c registrador16bits --vector_source=C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/Waveform2.vwf --testbench_file=C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/simulation/modelsim/Waveform2.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618529482897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "registrador16bits EP2C5F256C6 " "Selected device EP2C5F256C6 for design \"registrador16bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618529483139 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/simulation/modelsim/Waveform2.vwf.vt " "Generated Verilog Test Bench File C:/altera/13.0sp1/projetos/microcontrolador/registrador16bits/simulation/modelsim/Waveform2.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1618529483206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4504 " "Peak virtual memory: 4504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618529483252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 20:31:23 2021 " "Processing ended: Thu Apr 15 20:31:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618529483252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618529483252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618529483252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618529483252 ""}
