I 000050 55 4649          1593012720239 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593012720253 2020.06.24 20:02:00)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9f9e94909fc89e8893ce8dc59899cc999c99c999ca)
	(_entity
		(_time 1593012392187)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal MemDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 23 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_architecture (3(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (4(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_architecture (4(d_7_4)))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_target(10))(_sensitivity(0)(1)(11))(_dssslsensitivity 1))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6)(7)(8)(9)(11)(12)(15)(16))(_sensitivity(2)(10)(14)(15)(16)(18)(19)(20)(21))(_read(5)(13)(17)))))
			(line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(7))(_sensitivity(15)))))
			(line__143(_architecture 3 0 143 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 4649          1593012729494 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593012729495 2020.06.24 20:02:09)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1ce91949696c0d6cd90d39bc6c792c7c2c797c794)
	(_entity
		(_time 1593012392187)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal MemDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 23 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_architecture (3(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (4(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_architecture (4(d_7_4)))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_target(10))(_sensitivity(0)(1)(11))(_dssslsensitivity 1))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6)(7)(8)(9)(11)(12)(15)(16))(_sensitivity(2)(10)(14)(15)(16)(18)(19)(20)(21))(_read(5)(13)(17)))))
			(line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(7))(_sensitivity(15)))))
			(line__143(_architecture 3 0 143 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2097          1593012783862 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 19 ))
	(_version v80)
	(_time 1593012783863 2020.06.24 20:03:03)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 18194d1f154f180e4c1d0a43401e4c1e1d1e4c1e4e)
	(_entity
		(_time 1593012783856)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal MyMem 0 20 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal Mem MyMem 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(4))(_sensitivity(0)(1)(2)(3))(_dssslsensitivity 1))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (4)
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 4649          1593012787814 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593012787815 2020.06.24 20:03:07)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 89878a87d6de889e85d89bd38e8fda8f8a8fdf8fdc)
	(_entity
		(_time 1593012392187)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal MemDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 23 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 24 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 32 (_architecture (3(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (4(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 34 (_architecture (4(d_7_4)))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_target(10))(_sensitivity(0)(1)(11))(_dssslsensitivity 1))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6)(7)(8)(9)(11)(12)(15)(16))(_sensitivity(2)(10)(14)(15)(16)(18)(19)(20)(21))(_read(5)(13)(17)))))
			(line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(7))(_sensitivity(15)))))
			(line__143(_architecture 3 0 143 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 4649          1593012832287 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593012832288 2020.06.24 20:03:52)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e3a683b3d693f29333b2c6439386d383d3868386b)
	(_entity
		(_time 1593012392187)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal MemDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 34 (_architecture (3(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35 (_architecture (4(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 36 (_architecture (4(d_7_4)))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(10))(_sensitivity(0)(1)(11))(_dssslsensitivity 1))))
			(line__59(_architecture 1 0 59 (_process (_simple)(_target(6)(7)(8)(9)(11)(12)(15)(16))(_sensitivity(2)(10)(14)(15)(16)(18)(19)(20)(21))(_read(5)(13)(17)))))
			(line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(7))(_sensitivity(15)))))
			(line__146(_architecture 3 0 146 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2097          1593209056935 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 19 ))
	(_version v80)
	(_time 1593209056936 2020.06.27 02:34:16)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25262421257225337120377e7d2371232023712373)
	(_entity
		(_time 1593209056930)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal MyMem 0 20 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal Mem MyMem 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(4))(_sensitivity(0)(1)(2)(3))(_dssslsensitivity 1))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (4)
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2335          1593209114872 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593209114873 2020.06.27 02:35:14)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77752376752077612373652c2f7123717271237121)
	(_entity
		(_time 1593209114870)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_model . behaviour 7 -1
	)
)
I 000050 55 7047          1593209379201 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593209379202 2020.06.27 02:39:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fffdf4afffa8fee8aaaeeda5f8f9acf9fcf9a9f9aa)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 9))
				((ADDR_WIDTH)(_code 10))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 1 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 2 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 3 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 14 -1
	)
)
I 000050 55 3460          1593209539580 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593209539581 2020.06.27 02:42:19)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 76227077752176602227642d2e7022707370227020)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(5(0))))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(5(1))))))
			(line__39(_architecture 4 0 39 (_assignment (_simple)(_target(5(2))))))
			(line__40(_architecture 5 0 40 (_assignment (_simple)(_target(5(3))))))
			(line__41(_architecture 6 0 41 (_assignment (_simple)(_target(5(4))))))
			(line__42(_architecture 7 0 42 (_assignment (_simple)(_target(5(5))))))
			(line__43(_architecture 8 0 43 (_assignment (_simple)(_target(5(6))))))
			(line__44(_architecture 9 0 44 (_assignment (_simple)(_target(5(7))))))
			(line__45(_architecture 10 0 45 (_assignment (_simple)(_target(5(8))))))
			(line__46(_architecture 11 0 46 (_assignment (_simple)(_target(5(9))))))
			(line__47(_architecture 12 0 47 (_assignment (_simple)(_target(5(10))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 7047          1593209576690 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593209576691 2020.06.27 02:42:56)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b693b6b6f3c6a7c3e3a79316c6d386d686d3d6d3e)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 9))
				((ADDR_WIDTH)(_code 10))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 1 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 2 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 3 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 14 -1
	)
)
I 000056 55 4647          1593209597240 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593209597241 2020.06.27 02:43:17)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code aea1fef9adf9afb9aeadbcf4a9a8fdabf8a9aaa8ac)
	(_entity
		(_time 1593209597235)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593209597280 2020.06.27 02:43:17)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ddd38a8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 7047          1593209599511 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593209599512 2020.06.27 02:43:19)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 97c09198c6c09680c2c685cd9091c4919491c191c2)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 9))
				((ADDR_WIDTH)(_code 10))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal i ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 1 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 2 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 3 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 14 -1
	)
)
I 000056 55 4647          1593209600080 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593209600081 2020.06.27 02:43:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ca9dce9fcd9dcbddcac9d890cdcc99cf9ccdceccc8)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593209600084 2020.06.27 02:43:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ca9cc99f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 7288          1593210155771 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593210155772 2020.06.27 02:52:35)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71757070262670662420632b767722777277277724)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~100~13 0 27 (_scalar (_to (i 0)(i 100)))))
		(_signal (_internal i ~INTEGER~range~0~to~100~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7285          1593210329433 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593210329434 2020.06.27 02:55:29)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d98cd28b868ed8ce8c88cb83dedf8adfdadf8fdf8c)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~16~13 0 27 (_scalar (_to (i 0)(i 16)))))
		(_signal (_internal i ~INTEGER~range~0~to~16~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7288          1593210339736 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593210339737 2020.06.27 02:55:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 124210154645130547430048151441141114441447)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~150~13 0 27 (_scalar (_to (i 0)(i 150)))))
		(_signal (_internal i ~INTEGER~range~0~to~150~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7285          1593210345882 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593210345883 2020.06.27 02:55:45)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0905090f580e185a5e1d5508095c090c0959095a)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 3460          1593210414611 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210414612 2020.06.27 02:56:54)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8adc83dcda8d9bd88a9fd6d58bd98b888bd98bdb)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(5(1))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(5(2))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5(3))))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(5(4))))))
			(line__31(_architecture 5 0 31 (_assignment (_simple)(_target(5(5))))))
			(line__32(_architecture 6 0 32 (_assignment (_simple)(_target(5(6))))))
			(line__33(_architecture 7 0 33 (_assignment (_simple)(_target(5(7))))))
			(line__34(_architecture 8 0 34 (_assignment (_simple)(_target(5(8))))))
			(line__35(_architecture 9 0 35 (_assignment (_simple)(_target(5(9))))))
			(line__36(_architecture 10 0 36 (_assignment (_simple)(_target(5(10))))))
			(line__37(_architecture 11 0 37 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__45(_architecture 12 0 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 3460          1593210424786 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210424787 2020.06.27 02:57:04)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 494c494b451e495f1c4f5b12114f1d4f4c4f1d4f1f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(5(1))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(5(2))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(5(3))))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(5(4))))))
			(line__31(_architecture 5 0 31 (_assignment (_simple)(_target(5(5))))))
			(line__32(_architecture 6 0 32 (_assignment (_simple)(_target(5(6))))))
			(line__33(_architecture 7 0 33 (_assignment (_simple)(_target(5(7))))))
			(line__34(_architecture 8 0 34 (_assignment (_simple)(_target(5(8))))))
			(line__35(_architecture 9 0 35 (_assignment (_simple)(_target(5(9))))))
			(line__36(_architecture 10 0 36 (_assignment (_simple)(_target(5(10))))))
			(line__38(_architecture 11 0 38 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__46(_architecture 12 0 46 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 2748          1593210459605 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210459606 2020.06.27 02:57:39)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 55000456550255430051470e0d5301535053015303)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))))))
			(line__40(_architecture 1 0 40 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 8 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 82 (control_tb))
	(_version v80)
	(_time 1593210566802 2020.06.27 02:59:26)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0809040e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 4647          1593210583522 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593210583523 2020.06.27 02:59:43)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 57005d54060056405755450d505104520150535155)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 72 (control_tb))
	(_version v80)
	(_time 1593210583529 2020.06.27 02:59:43)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 67316a67653130706366753d3361326164616f6231)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 3325          1593210627963 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210627964 2020.06.27 03:00:27)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcffaeacaaabfceaa9f9eea7a4faa8faf9faa8faaa)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(5(0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(5(1))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(5(2))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(5(3))))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_target(5(4))))))
			(line__32(_architecture 5 0 32 (_assignment (_simple)(_target(5(5))))))
			(line__33(_architecture 6 0 33 (_assignment (_simple)(_target(5(6))))))
			(line__34(_architecture 7 0 34 (_assignment (_simple)(_target(5(7))))))
			(line__35(_architecture 8 0 35 (_assignment (_simple)(_target(5(8))))))
			(line__36(_architecture 9 0 36 (_assignment (_simple)(_target(5(9))))))
			(line__37(_architecture 10 0 37 (_assignment (_simple)(_target(5(10))))))
			(line__47(_architecture 11 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7285          1593210636503 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593210636504 2020.06.27 03:00:36)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50515b53060751470501420a575603565356065605)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000056 55 4647          1593210637066 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593210637067 2020.06.27 03:00:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8283d08cd6d58395828090d88584d187d485868480)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 72 (control_tb))
	(_version v80)
	(_time 1593210637070 2020.06.27 03:00:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8282d78c85d4d595868390d8d684d78481848a87d4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 3325          1593210741161 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210741162 2020.06.27 03:02:21)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20277524257720367525327b782674262526742676)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(5(0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(5(1))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(5(2))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(5(3))))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_target(5(4))))))
			(line__32(_architecture 5 0 32 (_assignment (_simple)(_target(5(5))))))
			(line__33(_architecture 6 0 33 (_assignment (_simple)(_target(5(6))))))
			(line__34(_architecture 7 0 34 (_assignment (_simple)(_target(5(7))))))
			(line__35(_architecture 8 0 35 (_assignment (_simple)(_target(5(8))))))
			(line__36(_architecture 9 0 36 (_assignment (_simple)(_target(5(9))))))
			(line__37(_architecture 10 0 37 (_assignment (_simple)(_target(5(10))))))
			(line__47(_architecture 11 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 3460          1593210773000 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210773001 2020.06.27 03:02:53)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 848a848a85d38492d18196dfdc82d0828182d082d2)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(5(0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(5(1))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(5(2))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(5(3))))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_target(5(4))))))
			(line__32(_architecture 5 0 32 (_assignment (_simple)(_target(5(5))))))
			(line__33(_architecture 6 0 33 (_assignment (_simple)(_target(5(6))))))
			(line__34(_architecture 7 0 34 (_assignment (_simple)(_target(5(7))))))
			(line__35(_architecture 8 0 35 (_assignment (_simple)(_target(5(8))))))
			(line__36(_architecture 9 0 36 (_assignment (_simple)(_target(5(9))))))
			(line__37(_architecture 10 0 37 (_assignment (_simple)(_target(5(10))))))
			(line__39(_architecture 11 0 39 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__47(_architecture 12 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 3460          1593210811921 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210811922 2020.06.27 03:03:31)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d89dc83dcda8d9bd8889fd6d58bd98b888bd98bdb)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_target(5))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
			(line__50(_architecture 12 0 50 (_assignment (_simple)(_target(5(10))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (5)
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 3409          1593210850766 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593210850767 2020.06.27 03:04:10)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 491d494b451e495f1c4c5b12114f1d4f4c4f1d4f1f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
			(line__50(_architecture 12 0 50 (_assignment (_simple)(_target(5(10))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 50463234 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 7285          1593211099583 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211099584 2020.06.27 03:08:19)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36383c33666137216367246c313065303530603063)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7285          1593211139941 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211139942 2020.06.27 03:08:59)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ddd9d88fdf8adcca888ccf87dadb8edbdedb8bdb88)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7282          1593211168553 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211168554 2020.06.27 03:09:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e919b919dc99f89cbcf8cc49998cd989d98c898cb)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 15 -1
	)
)
I 000050 55 7378          1593211387663 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211387664 2020.06.27 03:13:07)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84d7d28ad6d38593d28496de8382d7828782d282d1)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17)))))
			(line__182(_architecture 4 0 182 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__183(_architecture 5 0 183 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 7396          1593211713708 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211713709 2020.06.27 03:18:33)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 237028277674223475723179242570252025752576)
	(_entity
		(_time 1593209337833)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__191(_architecture 5 0 191 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 7403          1593211722689 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211722690 2020.06.27 03:18:42)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b3d6a3e3f6c3a2c6d6a29613c3d683d383d6d3d6e)
	(_entity
		(_time 1593211722687)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__191(_architecture 5 0 191 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000056 55 4647          1593211772241 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593211772242 2020.06.27 03:19:32)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c69396939691c7d1c6c5d49cc1c095c390c1c2c0c4)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593211772245 2020.06.27 03:19:32)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d6828184d58081c1d2d7c48c82d083d0d5d0ded380)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 7403          1593211773958 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593211773959 2020.06.27 03:19:33)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d2f7d7c7f2a7c6a2b2c6f277a7b2e7b7e7b2b7b28)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__191(_architecture 5 0 191 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000056 55 4647          1593211774529 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593211774530 2020.06.27 03:19:34)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfedb9ebbfe8bea8bfbcade5b8b9ecbae9b8bbb9bd)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593211774533 2020.06.27 03:19:34)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfecbeebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 4647          1593211940921 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593211940922 2020.06.27 03:22:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b5b6e0e1e6e2b4a2b5b6a7efb2b3e6b0e3b2b1b3b7)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593211940925 2020.06.27 03:22:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b5b7e7e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 7671          1593212467482 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593212467483 2020.06.27 03:31:07)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98989397c6cf998fc8cc8ac29f9ecb9e9b9ece9ecd)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 192 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 192 (_process 4 )))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_process (_simple)(_sensitivity(0)(9)))))
			(line__219(_architecture 5 0 219 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__220(_architecture 6 0 220 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7776          1593212532686 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593212532687 2020.06.27 03:32:12)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4b4b4f494f1c4a5c1b1859114c4d184d484d1d4d1e)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 192 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 192 (_process 4 )))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_process (_simple)(_target(17))(_sensitivity(0)(9))(_read(17)))))
			(line__220(_architecture 5 0 220 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__221(_architecture 6 0 221 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7776          1593212891679 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593212891680 2020.06.27 03:38:11)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c0919cc6c49284c3c081c99495c0959095c595c6)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 192 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 192 (_process 4 )))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_process (_simple)(_target(17))(_sensitivity(0)(9))(_read(17)))))
			(line__220(_architecture 5 0 220 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__221(_architecture 6 0 221 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7776          1593212932253 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593212932254 2020.06.27 03:38:52)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 16181511464117014645044c111045101510401043)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 192 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 192 (_process 4 )))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_process (_simple)(_target(17))(_sensitivity(0)(9))(_read(17)))))
			(line__220(_architecture 5 0 220 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__221(_architecture 6 0 221 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7776          1593212970291 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593212970292 2020.06.27 03:39:30)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4b3b3e0e6e3b5a3e4e7a6eeb3b2e7b2b7b2e2b2e1)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 52 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 58 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37 (_architecture (19(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 38 (_architecture (19(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 40 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 192 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 192 (_process 4 )))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__65(_architecture 1 0 65 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__82(_architecture 2 0 82 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(21)(22)(23)(24))(_read(4)(12)(17)))))
			(line__172(_architecture 3 0 172 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(21)(23)))))
			(line__190(_architecture 4 0 190 (_process (_simple)(_target(17))(_sensitivity(0)(9))(_read(17)))))
			(line__220(_architecture 5 0 220 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__221(_architecture 6 0 221 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7889          1593213041263 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213041264 2020.06.27 03:40:41)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ede9e7beefbaecfabdbcffb7eaebbeebeeebbbebb8)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~0~to~50000000~13 0 193 (_scalar (_to (i 0)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~0~to~50000000~13 0 193 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(22)(23)(24)(25))(_read(4)(12)(17)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__191(_architecture 4 0 191 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)(18)))))
			(line__222(_architecture 5 0 222 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__223(_architecture 6 0 223 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7889          1593213088205 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213088206 2020.06.27 03:41:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47144545161046501716551d404114414441114112)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 193 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 193 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(22)(23)(24)(25))(_read(4)(12)(17)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__191(_architecture 4 0 191 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)(18)))))
			(line__222(_architecture 5 0 222 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__223(_architecture 6 0 223 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7800          1593213114458 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213114459 2020.06.27 03:41:54)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d1d3d5838686d0c68180c38bd6d782d7d2d787d784)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 193 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 193 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(15)(16)(22)(23)(24)(25))(_read(4)(12)(17)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__191(_architecture 4 0 191 (_process (_simple)(_target(18))(_sensitivity(0)(9))(_read(17)))))
			(line__222(_architecture 5 0 222 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__223(_architecture 6 0 223 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7800          1593213163394 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213163395 2020.06.27 03:42:43)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fafcffaafdadfbedabfde8a0fdfca9fcf9fcacfcaf)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 194 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 194 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(22)(23)(24)(25))(_read(4)(12)(17)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__192(_architecture 4 0 192 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__224(_architecture 6 0 224 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7885          1593213174898 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213174899 2020.06.27 03:42:54)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6e3e6b5b6b1e7f1b7e1f4bce1e0b5e0e5e0b0e0b3)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 194 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 194 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(22)(23)(24)(25))(_read(4)(12)(17)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__192(_architecture 4 0 192 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)(18)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__224(_architecture 6 0 224 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 3409          1593213237935 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593213237936 2020.06.27 03:43:57)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d2928297c7a2d3b78283f76752b792b282b792b7b)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
			(line__50(_architecture 12 0 50 (_assignment (_simple)(_target(5(10))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
		(50529027 33686274 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 7885          1593213279349 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213279350 2020.06.27 03:44:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebbebab8efbceafcbaecf9b1ecedb8ede8edbdedbe)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 194 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 194 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(17)(22)(23)(24)(25))(_read(4)(12)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__192(_architecture 4 0 192 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)(18)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__224(_architecture 6 0 224 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 7885          1593213453841 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213453842 2020.06.27 03:47:33)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f8e89818fd88e98de889dd58889dc898c89d989da)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 53 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 59 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38 (_architecture (20(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 39 (_architecture (20(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 41 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 194 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 194 (_process 4 )))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__66(_architecture 1 0 66 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__83(_architecture 2 0 83 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(17)(22)(23)(24)(25))(_read(4)(12)))))
			(line__173(_architecture 3 0 173 (_process (_simple)(_target(14))(_sensitivity(15)(17))(_read(4)(22)(24)))))
			(line__192(_architecture 4 0 192 (_process (_simple)(_target(17)(18))(_sensitivity(0)(9))(_read(17)(18)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__224(_architecture 6 0 224 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8181          1593213837147 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213837148 2020.06.27 03:53:57)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d0d286828687d1c78184c28ad7d683d6d3d686d685)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 195 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 195 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 196 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 196 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(18)(23)(24)(25)(26))(_read(4)(12)))))
			(line__174(_architecture 3 0 174 (_process (_simple)(_target(14))(_sensitivity(15)(18))(_read(4)(23)(25)))))
			(line__193(_architecture 4 0 193 (_process (_simple)(_target(16)(17)(18)(19))(_sensitivity(0)(9))(_read(16)(17)(18)(19)))))
			(line__235(_architecture 5 0 235 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__236(_architecture 6 0 236 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8181          1593213934311 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593213934312 2020.06.27 03:55:34)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 64313664363365733530763e636237626762326231)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 195 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 195 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 196 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 196 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(15)(16)(18)(23)(24)(25)(26))(_read(4)(12)))))
			(line__174(_architecture 3 0 174 (_process (_simple)(_target(14))(_sensitivity(15)(18))(_read(4)(23)(25)))))
			(line__193(_architecture 4 0 193 (_process (_simple)(_target(16)(17)(18)(19))(_sensitivity(0)(9))(_read(16)(17)(18)(19)))))
			(line__235(_architecture 5 0 235 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__236(_architecture 6 0 236 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8152          1593214108762 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214108763 2020.06.27 03:58:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d9d8d98b868ed8ce8bd8cb83dedf8adfdadf8fdf8c)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 85 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 85 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 86 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 86 (_process 2 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19))(_sensitivity(0)(2)(9)(14)(15)(16)(18)(23)(24)(25)(26))(_read(4)(12)(17)(19)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(14))(_sensitivity(15)(18))(_read(4)(23)(25)))))
			(line__221(_architecture 4 0 221 (_process (_simple)(_sensitivity(0)(9)))))
			(line__245(_architecture 5 0 245 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__246(_architecture 6 0 246 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8071          1593214124337 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214124338 2020.06.27 03:58:44)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b3e7b0e7e6e4b2a4e3e2a1e9b4b5e0b5b0b5e5b5e6)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 85 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 85 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 86 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 86 (_process 2 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19))(_sensitivity(0)(2)(9)(14)(15)(16)(18)(23)(24)(25)(26))(_read(4)(12)(17)(19)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(14))(_sensitivity(15)(18))(_read(4)(23)(25)))))
			(line__222(_architecture 4 0 222 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8071          1593214126308 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214126309 2020.06.27 03:58:46)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 64306f64363365733435763e636237626762326231)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 85 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 85 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 86 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 86 (_process 2 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19))(_sensitivity(0)(2)(9)(14)(15)(16)(18)(23)(24)(25)(26))(_read(4)(12)(17)(19)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(14))(_sensitivity(15)(18))(_read(4)(23)(25)))))
			(line__222(_architecture 4 0 222 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(15)))))
			(line__223(_architecture 5 0 223 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8183          1593214395476 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214395477 2020.06.27 04:03:15)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c89ac89d969fc9df99cada92cfce9bcecbce9ece9d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 86 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 86 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 87 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 87 (_process 2 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)(15)(18)(20)))))
			(line__208(_architecture 3 0 208 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__228(_architecture 4 0 228 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__229(_architecture 5 0 229 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8183          1593214561020 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214561021 2020.06.27 04:06:01)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 737021722624726422716129747520757075257526)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 86 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 86 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 87 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 87 (_process 2 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)(15)(18)(20)))))
			(line__208(_architecture 3 0 208 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__228(_architecture 4 0 228 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__229(_architecture 5 0 229 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8183          1593214633556 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214633557 2020.06.27 04:07:13)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d6d7d0848681d7c187d6c48cd1d085d0d5d080d083)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 86 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 86 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 87 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 87 (_process 2 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)(15)(18)(20)))))
			(line__210(_architecture 3 0 210 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__230(_architecture 4 0 230 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__231(_architecture 5 0 231 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8183          1593214638298 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214638299 2020.06.27 04:07:18)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 545a5f57060355430554460e535207525752025201)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 86 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 86 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 87 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 87 (_process 2 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)(15)(18)(20)))))
			(line__210(_architecture 3 0 210 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__230(_architecture 4 0 230 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__231(_architecture 5 0 231 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000056 55 4647          1593214638875 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593214638876 2020.06.27 04:07:18)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9799c598c6c09680979485cd9091c492c190939195)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593214638882 2020.06.27 04:07:18)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9798c29895c1c080939685cdc391c29194919f92c1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8289          1593214897539 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214897540 2020.06.27 04:11:37)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06075100565107115452145c010055000500500053)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(0)(9))(_read(17)(18)(19)(20)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8289          1593214917427 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214917428 2020.06.27 04:11:57)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9fcfbfef6fea8befbfdbbf3aeaffaafaaafffaffc)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(0)(9))(_read(17)(18)(19)(20)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8289          1593214924876 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593214924877 2020.06.27 04:12:04)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c794c3929690c6d09593d59dc0c194c1c4c191c192)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(0)(9))(_read(17)(18)(19)(20)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 4647          1593214925447 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593214925448 2020.06.27 04:12:05)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 095a5b0f565e081e090a1b530e0f5a0c5f0e0d0f0b)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 1))
			((MEM_ADDR_WIDTH)(_code 2))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 3))
				((MEM_ADDR_WIDTH)(_code 4))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 71 (control_tb))
	(_version v80)
	(_time 1593214925453 2020.06.27 04:12:05)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 095b5c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 4813          1593215000247 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593215000248 2020.06.27 04:13:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36306033666137213663246c313065336031323034)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 3))
			((MEM_ADDR_WIDTH)(_code 4))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 5))
				((MEM_ADDR_WIDTH)(_code 6))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 78 (control_tb))
	(_version v80)
	(_time 1593215000254 2020.06.27 04:13:20)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36316733356061213237246c6230633035303e3360)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 4921          1593215017542 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593215017543 2020.06.27 04:13:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c6c5c4939691c7d1c692d49cc1c095c390c1c2c0c4)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 4))
			((MEM_ADDR_WIDTH)(_code 5))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 6))
				((MEM_ADDR_WIDTH)(_code 7))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((ManualEn)(_string \"0"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 79 (control_tb))
	(_version v80)
	(_time 1593215017549 2020.06.27 04:13:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c6c4c393c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8285          1593215651512 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215651513 2020.06.27 04:24:11)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37676132666036206563256d303164313431613162)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(24)(25)(26)(27))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(24)(26)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19)(20))(_sensitivity(0)(9))(_read(17)(18)(19)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8176          1593215675878 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215675879 2020.06.27 04:24:35)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5c085c5f085e480d094d0558590c595c5909590a)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 201 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 201 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 202 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 202 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__181(_architecture 3 0 181 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__200(_architecture 4 0 200 (_process (_simple)(_target(17)(18)(19))(_sensitivity(0)(9))(_read(17)(18)(19)))))
			(line__249(_architecture 5 0 249 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__250(_architecture 6 0 250 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8177          1593215806467 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215806468 2020.06.27 04:26:46)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8083d18ed6d78197d2d592da8786d3868386d686d5)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19))(_sensitivity(0)(9))(_read(17)(18)(19)(24)))))
			(line__250(_architecture 5 0 250 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__251(_architecture 6 0 251 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8169          1593215822694 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215822695 2020.06.27 04:27:02)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebe4b9b8efbceafcb9bdf9b1ecedb8ede8edbdedbe)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__249(_architecture 5 0 249 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__250(_architecture 6 0 250 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8169          1593215892187 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215892188 2020.06.27 04:28:12)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57000554060056400558450d505104515451015102)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__247(_architecture 5 0 247 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__248(_architecture 6 0 248 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8170          1593215905254 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215905255 2020.06.27 04:28:25)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e0c095d5d095f490c514c0459580d585d5808580b)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__247(_architecture 5 0 247 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__248(_architecture 6 0 248 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8174          1593215941152 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215941153 2020.06.27 04:29:01)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a0aaf7f6f7a1b7f2f6b2faa7a6f3a6a3a6f6a6f5)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(17)(18)(19)(24)))))
			(line__249(_architecture 5 0 249 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__250(_architecture 6 0 250 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8174          1593215972454 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215972455 2020.06.27 04:29:32)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1b2e1b2b6b6e0f6b3e1f3bbe6e7b2e7e2e7b7e7b4)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(17)(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__247(_architecture 6 0 247 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8170          1593215975449 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215975450 2020.06.27 04:29:35)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 99cacc96c6ce988ecb988bc39e9fca9f9a9fcf9fcc)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__245(_architecture 5 0 245 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__246(_architecture 6 0 246 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8170          1593215977393 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215977394 2020.06.27 04:29:37)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2a7a2e2e2d7d2b3d782a38702d2c792c292c7c2c7f)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__247(_architecture 6 0 247 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8170          1593215982986 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593215982987 2020.06.27 04:29:42)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04025302565305135604165e030257020702520251)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__247(_architecture 6 0 247 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8173          1593216058896 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216058897 2020.06.27 04:30:58)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86838088d6d18791d48894dc8180d5808580d080d3)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8169          1593216096197 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216096198 2020.06.27 04:31:36)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47124345161046501547551d404114414441114112)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(7)(8)(10)(11)(15)(16)(17))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__247(_architecture 6 0 247 (_assignment (_simple)(_alias((Timer)(Timer_temp)))(_target(5))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8173          1593216234559 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216234560 2020.06.27 04:33:54)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code beedbeeabde9bfa9ecbeace4b9b8edb8bdb8e8b8eb)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)(18)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
			(line__247(_architecture 6 0 247 (_assignment (_simple)(_alias((Timer)(Timer_temp2)))(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8049          1593216249741 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216249742 2020.06.27 04:34:09)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 020557045655031550031058050451040104540457)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)(18)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8052          1593216323266 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216323267 2020.06.27 04:35:23)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d386b383f6a3c2a6f3d2f673a3b6e3b3e3b6b3b68)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)(18)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(5)(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__247(_architecture 5 0 247 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8049          1593216347269 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216347270 2020.06.27 04:35:47)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdf2acadffaafceaaffcefa7fafbaefbfefbabfba8)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)(18)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(18)(19))(_sensitivity(0)(9))(_read(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8049          1593216414777 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216414778 2020.06.27 04:36:54)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9eeb9ede6eeb8aeebb8abe3bebfeabfbabfefbfec)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(19))(_sensitivity(0)(9))(_read(17)(18)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8045          1593216481965 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216481966 2020.06.27 04:38:01)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c7b7e28297b2d3b7e2d3e762b2a7f2a2f2a7a2a79)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(19))(_sensitivity(0)(9))(_read(17)(19)(24)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8056          1593216575747 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216575748 2020.06.27 04:39:35)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8285898cd6d58395d0d790d88584d1848184d484d7)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 9))
			((ADDR_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 11))
				((ADDR_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(12)(17)(19))(_sensitivity(0)(9))(_read(4)(12)(17)(19)(24)))))
			(line__250(_architecture 5 0 250 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 8155          1593216732115 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216732116 2020.06.27 04:42:12)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4948184b161e485e4d4f4b4f0f134b4f4a4f1f4f1c4e4d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(19))(_sensitivity(0)(9))(_read(17)(19)(24)))))
			(line__247(_architecture 5 0 247 (_process (_simple)(_target(12))(_sensitivity(4)(17))(_read(12)))))
			(line__255(_architecture 6 0 255 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8155          1593216813132 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593216813133 2020.06.27 04:43:33)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c195c5949696c0d6c5c7c3ce879bc3c7c2c797c794c6c5)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 54 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 60 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_architecture (21(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 40 (_architecture (21(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 41 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 42 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 202 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 202 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 203 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 203 (_process 4 )))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__67(_architecture 1 0 67 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__84(_architecture 2 0 84 (_process (_simple)(_target(5)(7)(8)(10)(11)(15)(16))(_sensitivity(2)(9)(14)(16)(17)(19)(23)(24)(25)(26))(_read(4)(12)))))
			(line__182(_architecture 3 0 182 (_process (_simple)(_target(14))(_sensitivity(16)(19))(_read(4)(23)(25)))))
			(line__201(_architecture 4 0 201 (_process (_simple)(_target(17)(19))(_sensitivity(0)(9))(_read(17)(19)(24)))))
			(line__256(_architecture 5 0 256 (_process (_simple)(_target(12))(_sensitivity(4)(17))(_read(12)))))
			(line__264(_architecture 6 0 264 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8345          1593217009202 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593217009203 2020.06.27 04:46:49)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code affba9f8aff8aeb8aba9adf8e9f5ada9aca9f9a9faa8ab)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 203 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 203 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 204 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 204 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__183(_architecture 3 0 183 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__202(_architecture 4 0 202 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)))))
			(line__257(_architecture 5 0 257 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__265(_architecture 6 0 265 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8345          1593217196045 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593217196046 2020.06.27 04:49:56)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8a84df848ddd8b9d8e8c88ddccd0888c898cdc8cdf8d8e)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 203 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 203 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 204 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 204 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__183(_architecture 3 0 183 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__202(_architecture 4 0 202 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)))))
			(line__257(_architecture 5 0 257 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__265(_architecture 6 0 265 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5041          1593282658742 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593282658743 2020.06.27 23:00:58)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2e2e7b2a2d792f392e7d3c7429287d2b78292a282c)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593282658753 2020.06.27 23:00:58)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3d3c6f386c6b6a2a393c2f67693b683b3e3b35386b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8345          1593282670148 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593282670149 2020.06.27 23:01:10)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcb3ede8b9ebbdabb8babfb2fae6bebabfbaeabae9bbb8)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 217 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 217 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 218 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 218 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__197(_architecture 3 0 197 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__216(_architecture 4 0 216 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)))))
			(line__271(_architecture 5 0 271 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__279(_architecture 6 0 279 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5041          1593282756632 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593282756633 2020.06.27 23:02:36)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 90c3c79fc6c7918790c382ca9796c395c697949692)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593282756638 2020.06.27 23:02:36)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 90c2c09f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8345          1593282840348 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593282840349 2020.06.27 23:04:00)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 97929098c6c0968093919499d1cd95919491c191c29093)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 217 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 217 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 218 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 218 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__197(_architecture 3 0 197 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__216(_architecture 4 0 216 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)))))
			(line__271(_architecture 5 0 271 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__279(_architecture 6 0 279 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8349          1593282878965 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593282878966 2020.06.27 23:04:38)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693c3869363e687e6d6f6a662f336b6f6a6f3f6f3c6e6d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 217 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 217 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 218 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 218 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__197(_architecture 3 0 197 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__216(_architecture 4 0 216 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)(27)))))
			(line__272(_architecture 5 0 272 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__280(_architecture 6 0 280 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5041          1593282952096 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593282952097 2020.06.27 23:05:52)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1d4e171a1f4a1c0a1d4e0f471a1b4e184b1a191b1f)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593282952102 2020.06.27 23:05:52)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1d4f101a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8349          1593283098294 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593283098295 2020.06.27 23:08:18)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 292d2e2d767e283e2d2f2a7b6f732b2f2a2f7f2f7c2e2d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)(27)))))
			(line__276(_architecture 5 0 276 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__284(_architecture 6 0 284 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5041          1593283202270 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593283202271 2020.06.27 23:10:02)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 590d0b5a060e584e590a4b035e5f0a5c0f5e5d5f5b)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593283202277 2020.06.27 23:10:02)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 590c0c5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8349          1593283334293 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593283334294 2020.06.27 23:12:14)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 095d5f0f565e081e0d0f0a5a4f530b0f0a0f5f0f5c0e0d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593283409121 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593283409122 2020.06.27 23:13:29)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 550654560602544251535606130f575356530353005251)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(4)(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8535          1593286048962 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286048963 2020.06.27 23:57:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 393d6b3c666e382e3d3f3a6b7f633b3f3a3f6f3f6c3e3d)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 86 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 86 (_process 2 )))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 232 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 232 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~1314 0 233 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~1314 0 233 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17)(18))(_sensitivity(0)(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__231(_architecture 4 0 231 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__276(_architecture 5 0 276 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__284(_architecture 6 0 284 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8345          1593286232504 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286232505 2020.06.28 00:00:32)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3363373666643224373530377569313530356535663437)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__265(_architecture 5 0 265 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8337          1593286499702 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286499703 2020.06.28 00:04:59)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e1b5b4b6b0e6f0e3e1e4e3a1bde5e1e4e1b1e1b2e0e3)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__265(_architecture 5 0 265 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8337          1593286504512 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286504513 2020.06.28 00:05:04)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b3b4e4e7e6e4b2a4b7b5b0b7f5e9b1b5b0b5e5b5e6b4b7)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__265(_architecture 5 0 265 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5041          1593286505079 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593286505080 2020.06.28 00:05:05)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f1a3a6a6a1f7e1f6a5e4acf1f0a5f3a0f1f2f0f4)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593286505083 2020.06.28 00:05:05)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f0a4a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8345          1593286562583 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286562584 2020.06.28 00:06:02)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9294919dc6c5938596949196d4c890949194c494c79596)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__265(_architecture 5 0 265 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8345          1593286628395 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286628396 2020.06.28 00:07:08)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a0a4f1f6f1a7b1a2a0a4a6e0fca4a0a5a0f0a0f3a1a2)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 209 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 209 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 210 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 210 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__189(_architecture 3 0 189 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__208(_architecture 4 0 208 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(20)(25)(27)))))
			(line__253(_architecture 5 0 253 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__261(_architecture 6 0 261 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8349          1593286779094 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286779095 2020.06.28 00:09:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 555703560602544251535653130f575356530353005251)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 210 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 210 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 211 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 211 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__190(_architecture 3 0 190 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__209(_architecture 4 0 209 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)(27)))))
			(line__263(_architecture 5 0 263 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__271(_architecture 6 0 271 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8349          1593286911899 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593286911900 2020.06.28 00:11:51)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 12111415464513051614111d5448101411144414471516)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 219 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 219 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 220 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 220 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__199(_architecture 3 0 199 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__218(_architecture 4 0 218 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(18)(20)(25)(27)))))
			(line__272(_architecture 5 0 272 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__280(_architecture 6 0 280 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593287079846 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593287079847 2020.06.28 00:14:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2370252776742234272520706579212520257525762427)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 222 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 222 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 223 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 223 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__221(_architecture 4 0 221 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(4)(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593287102845 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593287102846 2020.06.28 00:15:02)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbfeadabffacfaecfffdf8a8bda1f9fdf8fdadfdaefcff)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 222 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 222 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 223 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 223 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(4)(12)(13)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__221(_architecture 4 0 221 (_process (_simple)(_target(18)(20))(_sensitivity(0)(4)(9))(_read(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593287190021 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593287190022 2020.06.28 00:16:30)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f707f7e7f287e687b797c2c39257d797c7929792a787b)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 222 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 222 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 223 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 223 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(4)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__221(_architecture 4 0 221 (_process (_simple)(_target(18)(20))(_sensitivity(0)(4)(9))(_read(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593287245828 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593287245829 2020.06.28 00:17:25)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8484d38ad6d38593808287d7c2de86828782d282d18380)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 222 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 222 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 223 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 223 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(4)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__221(_architecture 4 0 221 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(4)(18)(20)(25)(27)))))
			(line__277(_architecture 5 0 277 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__285(_architecture 6 0 285 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8352          1593287381839 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593287381840 2020.06.28 00:19:41)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4cac7919693c5d3c0c2c7ca829ec6c2c7c292c291c3c0)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 10))
			((ADDR_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 12))
				((ADDR_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 216 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 216 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 217 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 217 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(16)(17))(_sensitivity(2)(4)(9)(15)(17)(18)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__202(_architecture 3 0 202 (_process (_simple)(_target(15))(_sensitivity(17)(20))(_read(4)(24)(26)))))
			(line__215(_architecture 4 0 215 (_process (_simple)(_target(18)(20))(_sensitivity(0)(9))(_read(4)(18)(20)(25)(27)))))
			(line__271(_architecture 5 0 271 (_process (_simple)(_target(12))(_sensitivity(4)(18))(_read(12)))))
			(line__279(_architecture 6 0 279 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8567          1593294660570 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593294660571 2020.06.28 02:21:00)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 525d505106055345565452051408505451540454075556)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 11))
			((ADDR_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 13))
				((ADDR_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 223 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 223 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 224 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 224 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(17)(18))(_sensitivity(2)(4)(9)(16)(18)(19)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__203(_architecture 3 0 203 (_process (_simple)(_target(16))(_sensitivity(18)(21))(_read(15)(25)(27)))))
			(line__222(_architecture 4 0 222 (_process (_simple)(_target(19)(21))(_sensitivity(0)(9))(_read(4)(19)(21)(26)(28)))))
			(line__278(_architecture 5 0 278 (_process (_simple)(_target(12))(_sensitivity(4)(19))(_read(12)))))
			(line__286(_architecture 6 0 286 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
			(line__289(_architecture 7 0 289 (_process (_simple)(_target(15))(_sensitivity(4)(19))(_read(21)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 8567          1593294700130 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593294700131 2020.06.28 02:21:40)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dcd88d8ed98bddcbd8dadc8b9a86dedadfda8ada89dbd8)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 11))
			((ADDR_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 13))
				((ADDR_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 223 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 223 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 224 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 224 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(17)(18))(_sensitivity(2)(4)(9)(16)(18)(19)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__203(_architecture 3 0 203 (_process (_simple)(_target(16))(_sensitivity(18)(21))(_read(15)(25)(27)))))
			(line__222(_architecture 4 0 222 (_process (_simple)(_target(19)(21))(_sensitivity(0)(9))(_read(4)(19)(21)(26)(28)))))
			(line__278(_architecture 5 0 278 (_process (_simple)(_target(12))(_sensitivity(4)(19))(_read(12)))))
			(line__286(_architecture 6 0 286 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
			(line__289(_architecture 7 0 289 (_process (_simple)(_target(15))(_sensitivity(4)(19))(_read(21)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 18 -1
	)
)
I 000056 55 5041          1593294700697 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593294700698 2020.06.28 02:21:40)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0f0b59090f580e180f5c1d5508095c0a59080b090d)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 50529026 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593294700701 2020.06.28 02:21:40)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0f0a5e095c5958180b0e1d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 5041          1593295054457 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593295054458 2020.06.28 02:27:34)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5faf5a5a6a2f4e2f5a6e7aff2f3a6f0a3f2f1f3f7)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50528770 33751554 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593295054461 2020.06.28 02:27:34)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5fbf2a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8472          1593336589237 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593336589238 2020.06.28 13:59:49)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3231383766653325363433347468303431346434673536)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 11))
			((ADDR_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 13))
				((ADDR_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(17)(18))(_sensitivity(2)(4)(9)(16)(18)(19)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(16))(_sensitivity(18)(20))(_read(15)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(19)(20))(_sensitivity(0)(9))(_read(4)(19)(20)(25)(27)))))
			(line__276(_architecture 5 0 276 (_process (_simple)(_target(12))(_sensitivity(4)(19))(_read(12)(15)))))
			(line__288(_architecture 6 0 288 (_process (_simple)(_target(15))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__301(_architecture 7 0 301 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 18 -1
	)
)
I 000056 55 5065          1593338866087 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593338866088 2020.06.28 14:37:46)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1e191a191d491f091e4d0c4419184d1b48191a181c)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33751554 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593338866097 2020.06.28 14:37:46)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2d2b2e297c7b7a3a292c3f77792b782b2e2b25287b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 5065          1593339136333 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593339136334 2020.06.28 14:42:16)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8cdcd9d969fc9dfc89bda92cfce9bcd9ecfccceca)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593339136340 2020.06.28 14:42:16)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8ccca9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8472          1593339386946 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593339386947 2020.06.28 14:46:26)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9bfb3ede6eeb8aebdbfb8bfffe3bbbfbabfefbfecbebd)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 11))
			((ADDR_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 13))
				((ADDR_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(17)(18))(_sensitivity(2)(4)(9)(16)(18)(19)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(16))(_sensitivity(18)(20))(_read(15)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(19)(20))(_sensitivity(0)(9))(_read(4)(19)(20)(25)(27)))))
			(line__276(_architecture 5 0 276 (_process (_simple)(_target(12))(_sensitivity(4)(19))(_read(12)(15)))))
			(line__288(_architecture 6 0 288 (_process (_simple)(_target(15))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__301(_architecture 7 0 301 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 8472          1593339665179 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593339665180 2020.06.28 14:51:05)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9391989cc6c4928497959297d5c991959095c595c69497)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 61 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 11))
			((ADDR_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 13))
				((ADDR_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 40 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 41 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 42 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 43 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 221 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 221 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 222 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 222 (_process 4 )))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__68(_architecture 1 0 68 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__85(_architecture 2 0 85 (_process (_simple)(_target(5)(7)(8)(10)(11)(17)(18))(_sensitivity(2)(4)(9)(16)(18)(19)(20)(24)(25)(26)(27))(_read(12)(13)))))
			(line__201(_architecture 3 0 201 (_process (_simple)(_target(16))(_sensitivity(18)(20))(_read(15)(24)(26)))))
			(line__220(_architecture 4 0 220 (_process (_simple)(_target(19)(20))(_sensitivity(0)(9))(_read(4)(19)(20)(25)(27)))))
			(line__278(_architecture 5 0 278 (_process (_simple)(_target(12))(_sensitivity(4)(19))(_read(12)(15)))))
			(line__290(_architecture 6 0 290 (_process (_simple)(_target(15))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__303(_architecture 7 0 303 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 18 -1
	)
)
I 000050 55 8795          1593340388058 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593340388059 2020.06.28 15:03:08)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e4d4d4c4d194f594a48481e08144c484d4818481b494a)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 237 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 237 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 238 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 238 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19)(20))(_sensitivity(2)(4)(9)(18)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__210(_architecture 3 0 210 (_process (_simple)(_target(18))(_sensitivity(20)(22))(_read(15)(16)(26)(28)))))
			(line__236(_architecture 4 0 236 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(21)(22)(27)(29)))))
			(line__295(_architecture 5 0 295 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__307(_architecture 6 0 307 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__319(_architecture 7 0 319 (_process (_simple)(_target(17))(_sensitivity(16)(21))(_read(22)))))
			(line__332(_architecture 8 0 332 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8795          1593340397019 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593340397020 2020.06.28 15:03:17)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 575657540600564053515107110d555154510151025053)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 237 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 237 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 238 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 238 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19)(20))(_sensitivity(2)(4)(9)(18)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__210(_architecture 3 0 210 (_process (_simple)(_target(18))(_sensitivity(20)(22))(_read(15)(16)(26)(28)))))
			(line__236(_architecture 4 0 236 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(21)(22)(27)(29)))))
			(line__295(_architecture 5 0 295 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__307(_architecture 6 0 307 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__319(_architecture 7 0 319 (_process (_simple)(_target(17))(_sensitivity(16)(21))(_read(22)))))
			(line__332(_architecture 8 0 332 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8811          1593340472073 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593340472074 2020.06.28 15:04:32)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7e71757f7d297f697a78797838247c787d7828782b797a)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 238 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 238 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 239 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 239 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19)(20))(_sensitivity(2)(4)(9)(18)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__211(_architecture 3 0 211 (_process (_simple)(_target(18))(_sensitivity(20)(22))(_read(15)(16)(26)(28)))))
			(line__237(_architecture 4 0 237 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(21)(22)(27)(29)))))
			(line__296(_architecture 5 0 296 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__308(_architecture 6 0 308 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__320(_architecture 7 0 320 (_process (_simple)(_target(17))(_sensitivity(16)(21))(_read(22)))))
			(line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8811          1593341732433 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593341732434 2020.06.28 15:25:32)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c597c5909692c4d2c1c3c2c7839fc7c3c6c393c390c2c1)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal counting ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 242 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 242 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 243 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 243 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19)(20))(_sensitivity(2)(4)(9)(18)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__215(_architecture 3 0 215 (_process (_simple)(_target(18))(_sensitivity(20)(22))(_read(15)(16)(26)(28)))))
			(line__241(_architecture 4 0 241 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(21)(22)(27)(29)))))
			(line__300(_architecture 5 0 300 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__312(_architecture 6 0 312 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__324(_architecture 7 0 324 (_process (_simple)(_target(17))(_sensitivity(16)(21))(_read(22)))))
			(line__337(_architecture 8 0 337 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8703          1593342079603 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342079604 2020.06.28 15:31:19)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9eebcbab6bee8feedefeeedafb3ebefeaefbfefbceeed)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(16)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8703          1593342158459 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342158460 2020.06.28 15:32:38)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5f6f5a5a6a2f4e2f1f3f2f0b3aff7f3f6f3a3f3a0f2f1)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(16)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(20)(21)(26)(28)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__311(_architecture 6 0 311 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__323(_architecture 7 0 323 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8703          1593342524914 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342524915 2020.06.28 15:38:44)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a393b6a6d3d6b7d6e6c6d6f2c30686c696c3c6c3f6d6e)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(20)(21)(26)(28)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__311(_architecture 6 0 311 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__323(_architecture 7 0 323 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8703          1593342578982 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342578983 2020.06.28 15:39:38)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98ccce97c6cf998f9c9e9f9ddec29a9e9b9ece9ecd9f9c)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(20)(21)(26)(28)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__311(_architecture 6 0 311 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__323(_architecture 7 0 323 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000056 55 5065          1593342579518 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593342579519 2020.06.28 15:39:39)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bbeeb8efbfecbaacbbe8a9e1bcbde8beedbcbfbdb9)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593342579528 2020.06.28 15:39:39)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bbefbfefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8707          1593342798871 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342798872 2020.06.28 15:43:18)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8b8c81858fdc8a9c8f8d8c8ecdd1898d888ddd8dde8c8f)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__311(_architecture 6 0 311 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__323(_architecture 7 0 323 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8707          1593342997192 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593342997193 2020.06.28 15:46:37)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4347404116144254474544470519414540451545164447)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 3307          1593343062469 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593343062470 2020.06.28 15:47:42)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 44434646451344521142561f1c4210424142104212)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8814          1593343363876 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593343363877 2020.06.28 15:52:43)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2f6a9f5f6f5a3b5a6a4a5a7e4f8a0a4a1a4f4a4f7a5a6)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal startON ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(20))(_sensitivity(2)(4)(9)(19)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__214(_architecture 3 0 214 (_process (_simple)(_target(19))(_sensitivity(20)(22))(_read(15)(17)(26)(28)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(17)(21)(22)(27)(29)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__311(_architecture 6 0 311 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__323(_architecture 7 0 323 (_process (_simple)(_target(17))(_sensitivity(16)(18)(21))(_read(22)))))
			(line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8818          1593343408692 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593343408693 2020.06.28 15:53:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afafabf8aff8aeb8aba9a8ace9f5ada9aca9f9a9faa8ab)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal startON ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 42 (_architecture (24(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (24(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 45 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 243 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 243 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 244 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 244 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(18)(20))(_sensitivity(2)(4)(9)(19)(20)(21)(22)(26)(27)(28)(29))(_read(12)(13)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(19))(_sensitivity(20)(22))(_read(15)(17)(26)(28)))))
			(line__242(_architecture 4 0 242 (_process (_simple)(_target(16)(21)(22))(_sensitivity(0)(9))(_read(4)(17)(21)(22)(27)(29)))))
			(line__301(_architecture 5 0 301 (_process (_simple)(_target(12))(_sensitivity(4)(21))(_read(12)(15)))))
			(line__313(_architecture 6 0 313 (_process (_simple)(_target(15))(_sensitivity(4)(21))(_read(22)(28)))))
			(line__325(_architecture 7 0 325 (_process (_simple)(_target(17))(_sensitivity(16)(18)(21))(_read(22)))))
			(line__338(_architecture 8 0 338 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8707          1593343488472 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593343488473 2020.06.28 15:54:48)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 545b01570603554350525350120e565257520252015350)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8715          1593343602723 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593343602724 2020.06.28 15:56:42)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e9dc9919dc99f899a98999ad8c49c989d98c898cb999a)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 3307          1593374492110 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593374492111 2020.06.29 00:31:32)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d696a386c6a3d2b683b2f66653b693b383b693b6b)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5065          1593529693711 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593529693712 2020.06.30 19:38:13)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 87d48789d6d0869087d495dd8081d482d180838185)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593529693723 2020.06.30 19:38:13)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 96c4919995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000056 55 3766          1593530194722 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530194723 2020.06.30 19:46:34)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9e90c291cec99e88cbc88cc5c69bc8999a989c98ca)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 5))
				((ADDR_WIDTH)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 81 (memory_tb))
	(_version v80)
	(_time 1593530261668 2020.06.30 19:47:41)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1817491f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4464          1593530280426 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530280427 2020.06.30 19:48:00)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 65373665653265733737773e3d6033626163676331)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 9))
				((ADDR_WIDTH)(_code 10))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(5)(6)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(1)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 61 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 81 (memory_tb))
	(_version v80)
	(_time 1593530280434 2020.06.30 19:48:00)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 65366665653332726164773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000050 55 3307          1593530287053 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593530287054 2020.06.30 19:48:07)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46161344451146501340541d1e4012404340124010)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5(0))))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(5(1))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(5(2))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(5(3))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(5(4))))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(5(5))))))
			(line__46(_architecture 8 0 46 (_assignment (_simple)(_target(5(6))))))
			(line__47(_architecture 9 0 47 (_assignment (_simple)(_target(5(7))))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(5(8))))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 4464          1593530287637 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530287638 2020.06.30 19:48:07)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 88d8df8685df889edada9ad3d08dde8f8c8e8a8edc)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 9))
				((ADDR_WIDTH)(_code 10))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(5)(6)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(1)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 61 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version v80)
	(_time 1593530320741 2020.06.30 19:48:40)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dedede8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4540          1593530326566 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530326567 2020.06.30 19:48:46)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a2aca4f5a5f5a2b4f1a2b0f9faa7f4a5a6a4a0a4f6)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(5)(6)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_target(1)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version v80)
	(_time 1593530326574 2020.06.30 19:48:46)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a2adf4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000050 55 2284          1593530354935 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593530354936 2020.06.30 19:49:14)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 69396c69653e697f3c6f7b32316f3d6f6c6f3d6f3f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 7 -1
	)
)
I 000056 55 4540          1593530362646 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530362647 2020.06.30 19:49:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9097cc9f95c79086c39082cbc895c69794969296c4)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(5)(6)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_target(1)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version v80)
	(_time 1593530362650 2020.06.30 19:49:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 90969c9f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4884          1593530644213 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530644214 2020.06.30 19:54:04)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6b6b3b6b3c3c6b7d383e7930336e3d6c6f6d696d3f)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 94 (memory_tb))
	(_version v80)
	(_time 1593530644222 2020.06.30 19:54:04)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7a7b7a7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4877          1593530690848 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530690849 2020.06.30 19:54:50)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9b9c9e94cccc9b8dc8ce89c0c39ecd9c9f9d999dcf)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3)(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 94 (memory_tb))
	(_version v80)
	(_time 1593530690859 2020.06.30 19:54:50)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9b9dce94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4877          1593530756686 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530756687 2020.06.30 19:55:56)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfb8b9ebece8bfa9eceaade4e7bae9b8bbb9bdb9eb)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3)(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 94 (memory_tb))
	(_version v80)
	(_time 1593530756694 2020.06.30 19:55:56)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cfc9999a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4877          1593530765459 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530765460 2020.06.30 19:56:05)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0d080c0b5c5a0d1b5e581f5655085b0a090b0f0b59)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3)(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 94 (memory_tb))
	(_version v80)
	(_time 1593530765467 2020.06.30 19:56:05)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0d095c0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000050 55 2284          1593530768427 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593530768428 2020.06.30 19:56:08)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a7f8f2a5f2a5b3f0a3b7fefda3f1a3a0a3f1a3f3)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 7 -1
	)
)
I 000056 55 4877          1593530769001 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530769002 2020.06.30 19:56:09)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e7e5e1b4e5b0e7f1b4b2f5bcbfe2b1e0e3e1e5e1b3)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3)(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 94 (memory_tb))
	(_version v80)
	(_time 1593530769009 2020.06.30 19:56:09)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e7e4b1b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4884          1593530815195 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593530815196 2020.06.30 19:56:55)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5355075055045345000641080b5605545755515507)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3(d_7_0))(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 96 (memory_tb))
	(_version v80)
	(_time 1593531016828 2020.06.30 20:00:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eceaebbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 4884          1593531023980 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593531023981 2020.06.30 20:00:23)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0e4e2b3e5b7e0f6b3b4f2bbb8e5b6e7e4e6e2e6b4)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3(d_7_0))(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 95 (memory_tb))
	(_version v80)
	(_time 1593531023991 2020.06.30 20:00:23)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0f5a2a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000056 55 5065          1593531109322 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593531109323 2020.06.30 20:01:49)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 40411742161741574013521a474613451647444642)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593531109329 2020.06.30 20:01:49)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 40401042451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8715          1593531113916 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593531113917 2020.06.30 20:01:53)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323c673766653325363435367468303431346434673536)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000056 55 5065          1593531114665 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593531114666 2020.06.30 20:01:54)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 202f2124767721372073327a272673257627242622)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593531114669 2020.06.30 20:01:54)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 202e2624257677372421327a742675262326282576)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 2284          1593531195638 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593531195639 2020.06.30 20:03:15)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 683d6968653f687e3d6e7a33306e3c6e6d6e3c6e3e)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 7 -1
	)
)
V 000056 55 4884          1593531196266 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593531196267 2020.06.30 20:03:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e9bbbdbae5bee9ffbabdfbb2b1ecbfeeedefebefbd)
	(_entity
		(_time 1593529816582)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 25 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 44 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 8))
			((ADDR_WIDTH)(_code 9))
		)
		(_port
			((CLK)(CLK))
			((WE)(WE))
			((Addr)(Addr))
			((DataOut)(DataOut))
			((DataIn)(DataIn))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 10))
				((ADDR_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni )(_event))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~134 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 32 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal MeMreset ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adddress ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(clk_process(_architecture 0 0 60 (_process (_wait_for)(_target(0)))))
			(line__68(_architecture 1 0 68 (_process (_simple)(_target(2)(3(d_7_0))(6)(7))(_sensitivity(0)(5)(6)(7)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 70 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33751555 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
V 000039 55 522 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 95 (memory_tb))
	(_version v80)
	(_time 1593531196277 2020.06.30 20:03:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e9baedbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Memory behaviour
				(_port
					((CLK)(CLK))
					((WE)(WE))
					((Addr)(Addr))
					((DataOut)(DataOut))
					((DataIn)(DataIn))
				)
			)
		)
	)
)
I 000050 55 3194          1593532594305 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593532594306 2020.06.30 20:26:34)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8fca9a8f5aff8eeaaffeaa3a0feacfefdfeacfeae)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__29(_architecture 0 0 29 (_process (_simple)(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(6)))))
			(line__42(_architecture 3 0 42 (_process (_simple)(_target(5)(6))(_read(5)(6)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 44 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3194          1593532605123 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593532605124 2020.06.30 20:26:45)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35366130356235236733276e6d3361333033613363)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(6)))))
			(line__43(_architecture 3 0 43 (_process (_simple)(_target(5)(6))(_read(5)(6)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 45 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000056 55 5065          1593532656676 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593532656677 2020.06.30 20:27:36)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9f9895909fc89e889fcc8dc59899cc9ac9989b999d)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593532656680 2020.06.30 20:27:36)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9f999290ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8715          1593532660870 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593532660871 2020.06.30 20:27:40)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbfff1abffacfaecfffdfcffbda1f9fdf8fdadfdaefcff)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000056 55 5065          1593532661438 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593532661439 2020.06.30 20:27:41)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2d297d292f7a2c3a2d7e3f772a2b7e287b2a292b2f)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593532661442 2020.06.30 20:27:41)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3d386a386c6b6a2a393c2f67693b683b3e3b35386b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 3194          1593532663431 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593532663432 2020.06.30 20:27:43)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdf8aaadacaafdebaff8efa6a5fba9fbf8fba9fbab)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(6)))))
			(line__43(_architecture 3 0 43 (_process (_simple)(_target(5)(6))(_read(5)(6)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 45 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3208          1593532746195 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593532746196 2020.06.30 20:29:06)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4b4a18491c1c4b5d194e5910134d1f4d4e4d1f4d1d)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(6)))))
			(line__43(_architecture 3 0 43 (_process (_simple)(_target(5)(6))(_sensitivity(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 45 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 8715          1593532752401 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593532752402 2020.06.30 20:29:12)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8688d388d6d1879182808182c0dc84808580d080d38182)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000056 55 5065          1593532752983 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593532752984 2020.06.30 20:29:12)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8c7ca9d969fc9dfc89bda92cfce9bcd9ecfccceca)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593532752987 2020.06.30 20:29:12)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d8d6dd8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 3208          1593532871846 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593532871847 2020.06.30 20:31:11)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2323752725742335712231787b2577252625772575)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(6)))))
			(line__45(_architecture 3 0 45 (_process (_simple)(_target(5)(6))(_sensitivity(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3211          1593534307302 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593534307303 2020.06.30 20:55:07)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 60623d60653760763262723b386634666566346636)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(6)))))
			(line__45(_architecture 3 0 45 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3367          1593534400957 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593534400958 2020.06.30 20:56:40)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 396d6a3c356e392f6b392b62613f6d3f3c3f6d3f6f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 46 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 46 (_process 3 )))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(6)))))
			(line__45(_architecture 3 0 45 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 48 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3374          1593534406555 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593534406556 2020.06.30 20:56:46)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1247121515451204401200494a1446141714461444)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 46 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 46 (_process 3 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(6)))))
			(line__45(_architecture 3 0 45 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 48 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3390          1593534481621 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593534481622 2020.06.30 20:58:01)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 49191f4b451e495f1b495b12114f1d4f4c4f1d4f1f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 46 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 46 (_process 3 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(6)))))
			(line__45(_architecture 3 0 45 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 4 0 48 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3223          1593534496338 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593534496339 2020.06.30 20:58:16)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8ccce9dc59fc8de9ac9da9390ce9ccecdce9cce9e)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 45 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 45 (_process 2 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 3552          1593535341373 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593535341374 2020.06.30 21:12:21)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afa8fbf8fcf8afb9faa0bdf4f7a9fba9aaa9fba9f9)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5(0))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(5(1))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(5(2))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(5(3))))))
			(line__50(_architecture 6 0 50 (_assignment (_simple)(_target(5(4))))))
			(line__51(_architecture 7 0 51 (_assignment (_simple)(_target(5(5))))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(5(6))))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(5(7))))))
			(line__54(_architecture 10 0 54 (_assignment (_simple)(_target(5(8))))))
			(line__55(_architecture 11 0 55 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(50529026 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 3552          1593535368928 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593535368929 2020.06.30 21:12:48)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 59585e5a550e594f0c564b02015f0d5f5c5f0d5f0f)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5(0))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(5(1))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(5(2))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(5(3))))))
			(line__50(_architecture 6 0 50 (_assignment (_simple)(_target(5(4))))))
			(line__51(_architecture 7 0 51 (_assignment (_simple)(_target(5(5))))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(5(6))))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(5(7))))))
			(line__54(_architecture 10 0 54 (_assignment (_simple)(_target(5(8))))))
			(line__55(_architecture 11 0 55 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000050 55 8719          1593535466537 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593535466538 2020.06.30 21:14:26)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a3f3a9f4f6f4a2b4a7a5a4a7e5f9a1a5a0a5f5a5f6a4a7)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(18)(20))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8723          1593535703346 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593535703347 2020.06.30 21:18:23)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afa0aaf8aff8aeb8aba9a8abe9f5ada9aca9f9a9faa8ab)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8723          1593535913995 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593535913996 2020.06.30 21:21:53)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 80d5d78ed6d7819784868784c6da82868386d686d58784)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1313 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 27 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal i ~INTEGER~range~0~to~15~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~131 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~131 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~133 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~137 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~1310 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8719          1593535964339 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593535964340 2020.06.30 21:22:44)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2827292c767f293f2c2e2f2c6e722a2e2b2e7e2e7d2f2c)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 27 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal i ~INTEGER~range~0~to~10~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 8719          1593536005321 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593536005322 2020.06.30 21:23:25)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 404541421617415744464744061a424643461646154744)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 27 (_scalar (_to (i 0)(i 10)))))
		(_signal (_internal i ~INTEGER~range~0~to~10~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000056 55 5065          1593536005916 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593536005917 2020.06.30 21:23:25)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9297959dc6c5938592c180c89594c197c495969490)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463490 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593536005920 2020.06.30 21:23:25)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9296929d95c4c585969380c8c694c79491949a97c4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8719          1593536082433 behaviour
(_unit VHDL (control 0 5 (behaviour 0 22 ))
	(_version v80)
	(_time 1593536082434 2020.06.30 21:24:42)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 757620742622746271737275332f777376732373207271)
	(_entity
		(_time 1593211722686)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal states 0 24 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 25 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni ((i 10))))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_man ~STD_LOGIC_VECTOR{7~downto~4}~139 0 44 (_architecture (3(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 240 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 240 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 241 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 241 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27)(28))(_read(12)(13)))))
			(line__213(_architecture 3 0 213 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__239(_architecture 4 0 239 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)(28)))))
			(line__298(_architecture 5 0 298 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__314(_architecture 6 0 314 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__326(_architecture 7 0 326 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 3223          1593536130522 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593536130523 2020.06.30 21:25:30)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5354555055045345015241080b5507555655075505)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 45 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 45 (_process 2 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 3253          1593537058695 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593537058696 2020.06.30 21:40:58)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fffdafafaca8ffe9adfeeda4a7f9abf9faf9abf9a9)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni (_string \"00000000000000000000000000000001"\)))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 45 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 45 (_process 2 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000056 55 5065          1593537662866 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593537662867 2020.06.30 21:51:02)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0b0a5c0d0f5c0a1c0b5819510c0d580e5d0c0f0d09)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 654 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593537662874 2020.06.30 21:51:02)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0b0b5b0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
	)
)
I 000050 55 8592          1593538311339 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593538311340 2020.06.30 22:01:51)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 202021247677213724262721667a222623267626752724)
	(_entity
		(_time 1593538283616)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 8 \10\ (_entity ((i 10)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 28 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 29 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 29 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27))(_read(12)(13)))))
			(line__214(_architecture 3 0 214 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__315(_architecture 6 0 315 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__327(_architecture 7 0 327 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__340(_architecture 8 0 340 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8592          1593538326010 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593538326011 2020.06.30 22:02:06)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f603e6f6f386e786b69686e29356d696c6939693a686b)
	(_entity
		(_time 1593538283616)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 63 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 8 \10\ (_entity ((i 10)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 28 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 29 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 29 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42 (_architecture (23(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 43 (_architecture (23(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 44 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 241 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 241 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 242 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 242 (_process 4 )))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__70(_architecture 1 0 70 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__87(_architecture 2 0 87 (_process (_simple)(_target(5)(7)(8)(10)(11)(19))(_sensitivity(2)(4)(9)(18)(19)(20)(21)(25)(26)(27))(_read(12)(13)))))
			(line__214(_architecture 3 0 214 (_process (_simple)(_target(18))(_sensitivity(19)(21))(_read(15)(17)(25)(27)))))
			(line__240(_architecture 4 0 240 (_process (_simple)(_target(16)(20)(21))(_sensitivity(0)(9))(_read(4)(17)(20)(21)(26)))))
			(line__299(_architecture 5 0 299 (_process (_simple)(_target(12))(_sensitivity(4)(19)(20)(21))(_read(12)(15)))))
			(line__315(_architecture 6 0 315 (_process (_simple)(_target(15))(_sensitivity(4)(20))(_read(21)(27)))))
			(line__327(_architecture 7 0 327 (_process (_simple)(_target(17))(_sensitivity(12)(13)(16)(20))(_read(21)))))
			(line__340(_architecture 8 0 340 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000056 55 5065          1593538326594 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593538326595 2020.06.30 22:02:06)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b2bde5e6e6e5b3a5b2e1a0e8b5b4e1b7e4b5b6b4b0)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593538326598 2020.06.30 22:02:06)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c1cf9194c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
I 000050 55 8497          1593544222716 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593544222717 2020.06.30 23:40:22)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f60696f6f386e786b69686b29356d696c6939693a686b)
	(_entity
		(_time 1593538283616)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 8 \10\ (_entity ((i 10)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 236 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 236 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 237 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 237 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__209(_architecture 3 0 209 (_process (_simple)(_target(17))(_sensitivity(18)(20))(_read(14)(16)(24)(26)))))
			(line__235(_architecture 4 0 235 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__294(_architecture 5 0 294 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8497          1593544239327 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593544239328 2020.06.30 23:40:39)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 500255530607514754565754160a525653560656055754)
	(_entity
		(_time 1593538283616)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 8 \10\ (_entity ((i 10)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 236 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 236 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 237 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 237 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__209(_architecture 3 0 209 (_process (_simple)(_target(17))(_sensitivity(18)(20))(_read(14)(16)(24)(26)))))
			(line__235(_architecture 4 0 235 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__294(_architecture 5 0 294 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8497          1593544249169 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593544249170 2020.06.30 23:40:49)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c49494919693c5d3c0c2c3c0829ec6c2c7c292c291c3c0)
	(_entity
		(_time 1593544249084)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 236 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 236 (_process 4 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 237 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 237 (_process 4 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__209(_architecture 3 0 209 (_process (_simple)(_target(17))(_sensitivity(18)(20))(_read(14)(16)(24)(26)))))
			(line__235(_architecture 4 0 235 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__294(_architecture 5 0 294 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__310(_architecture 6 0 310 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__322(_architecture 7 0 322 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__335(_architecture 8 0 335 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8497          1593558736803 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593558736804 2020.07.01 03:42:16)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c1a4b1b194b1d0b181a1b1c5a461e1a1f1a4a1a491b18)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__274(_architecture 4 0 274 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__290(_architecture 5 0 290 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(18)(20))(_read(14)(16)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8497          1593558760229 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593558760230 2020.07.01 03:42:40)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9a9a91959dcd9b8d9e9c9d9adcc0989c999ccc9ccf9d9e)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__274(_architecture 4 0 274 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__290(_architecture 5 0 290 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(18)(20))(_read(14)(16)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8486          1593559948440 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593559948441 2020.07.01 04:02:28)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 151b47124642140211131215534f171316134313401211)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__271(_architecture 4 0 271 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__285(_architecture 5 0 285 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(14)(16)(20)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000050 55 8486          1593559956469 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1593559956470 2020.07.01 04:02:36)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74237e752623756370727374322e767277722272217370)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__271(_architecture 4 0 271 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__285(_architecture 5 0 285 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(14)(16)(20)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000056 55 5065          1593559957037 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1593559957038 2020.07.01 04:02:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a7f0f6f0f6f0a6b0a7f4b5fda0a1f4a2f1a0a3a1a5)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1593559957044 2020.07.01 04:02:37)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a7f1f1f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
I 000050 55 3253          1593562578999 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1593562579000 2020.07.01 04:46:18)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a8ffa8ffa5ffa8befaa9baf3f0aefcaeadaefcaefe)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni (_string \"00000000000000000000000000000001"\)))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 45 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 45 (_process 2 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 8486          1595679848113 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1595679848114 2020.07.25 16:54:08)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2d237d292f7a2c3a292b2a2d6b772f2b2e2b7b2b782a29)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__271(_architecture 4 0 271 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__285(_architecture 5 0 285 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(14)(16)(20)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000056 55 5065          1595679849108 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1595679849109 2020.07.25 16:54:09)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 050a0603565204120556175f020356005302010307)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1595679849120 2020.07.25 16:54:09)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 151b1112154342021114074f4113401316131d1043)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
I 000050 55 8486          1595680022706 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1595680022707 2020.07.25 16:57:02)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2f2a2a2b2f782e382b29282f69752d292c2979297a282b)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__271(_architecture 4 0 271 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__285(_architecture 5 0 285 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(14)(16)(20)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
V 000050 55 8486          1595680066473 behaviour
(_unit VHDL (control 0 5 (behaviour 0 23 ))
	(_version v80)
	(_time 1595680066474 2020.07.25 16:57:46)
	(_source (\./src/Controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 247726207673253320222324627e262227227222712320)
	(_entity
		(_time 1593544249083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Memory
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~139 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation MEMUNIT 0 62 (_component Memory )
		(_generic
			((DATA_WIDTH)(_code 12))
			((ADDR_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clock))
			((WE)(MemRead))
			((Addr)(MemDataAddr))
			((DataOut)(MemData))
			((DataIn)(MemDataIN))
		)
		(_use (_entity . Memory)
			(_generic
				((DATA_WIDTH)(_code 14))
				((ADDR_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((WE)(WE))
				((Addr)(Addr))
				((DataOut)(DataOut))
				((DataIn)(DataIn))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_generic (_internal FLOORS_COUNT ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal states 0 25 (_enum1 resetcontrol getfloor goup godown timerwait manual (_to (i 0)(i 5)))))
		(_signal (_internal pr_state states 0 26 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~20~13 0 27 (_scalar (_to (i 0)(i 20)))))
		(_signal (_internal i ~INTEGER~range~0~to~20~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 28 (_scalar (_to (i 0)(i 15)))))
		(_signal (_internal FloorsCount ~INTEGER~range~0~to~15~13 0 28 (_architecture (_uni (_code 17)))))
		(_signal (_internal MemRead ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal ManualON ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal goToReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal ResetON ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal arrived ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Floor_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal Timer_temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal actual_floor ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal MemDataAddr ~STD_LOGIC_VECTOR{MEM_ADDR_WIDTH-1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal MemData ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MemDataIN ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_mem ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41 (_architecture (22(d_3_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias timer_mem ~STD_LOGIC_VECTOR{7~downto~4}~13 0 42 (_architecture (22(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias floor_man ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43 (_architecture (3(d_3_0)))))
		(_type (_internal ~INTEGER~range~1~to~50000000~13 0 213 (_scalar (_to (i 1)(i 50000000)))))
		(_variable (_internal timerCounter ~INTEGER~range~1~to~50000000~13 0 213 (_process 3 )))
		(_type (_internal ~INTEGER~range~1~to~25000000~13 0 214 (_scalar (_to (i 1)(i 25000000)))))
		(_variable (_internal oneSec ~INTEGER~range~1~to~25000000~13 0 214 (_process 3 )))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(21))(_sensitivity(11)))))
			(line__69(_architecture 1 0 69 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__86(_architecture 2 0 86 (_process (_simple)(_target(5)(7)(8)(10)(18))(_sensitivity(2)(4)(9)(17)(18)(19)(20)(24)(25)(26))(_read(11)(12)))))
			(line__212(_architecture 3 0 212 (_process (_simple)(_target(15)(19)(20))(_sensitivity(0)(9))(_read(4)(16)(19)(20)(25)))))
			(line__271(_architecture 4 0 271 (_process (_simple)(_target(14))(_sensitivity(4)(19))(_read(20)(26)))))
			(line__285(_architecture 5 0 285 (_process (_simple)(_target(11))(_sensitivity(4)(18)(19)(20))(_read(11)(14)))))
			(line__302(_architecture 6 0 302 (_process (_simple)(_target(16))(_sensitivity(11)(12)(15)(19))(_read(20)))))
			(line__315(_architecture 7 0 315 (_process (_simple)(_target(17))(_sensitivity(14)(16)(20)(24)(26)))))
			(line__339(_architecture 8 0 339 (_assignment (_simple)(_alias((Floor)(Floor_temp)))(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(771 )
		(50529027 )
		(770 )
		(515 )
		(50463490 )
		(514 )
	)
	(_model . behaviour 20 -1
	)
)
I 000056 55 5065          1595681357539 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1595681357540 2020.07.25 17:19:17)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5b545c585f0c5a4c5b0849015c5d085e0d5c5f5d59)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1595681357553 2020.07.25 17:19:17)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6a646a6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
I 000050 55 3253          1595682339295 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1595682339296 2020.07.25 17:35:39)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 515f5352550651470350430a095705575457055707)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni (_string \"00000000000100000000000000000001"\)))))
		(_type (_internal ~INTEGER~range~0~to~10~13 0 45 (_scalar (_to (i 0)(i 10)))))
		(_variable (_internal i ~INTEGER~range~0~to~10~13 0 45 (_process 2 ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_process (_simple)(_target(5)(6))(_sensitivity(0)(6))(_read(5)))))
		)
		(_subprogram
			(_internal lfsr32 3 0 47 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 3582          1595682538599 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1595682538600 2020.07.25 17:38:58)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1eebcb2e5b6e1f7b4e1f3bab9e7b5e7e4e7b5e7b7)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni (_string \"00000000000000000000000000000001"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__45(_architecture 2 0 45 (_assignment (_simple)(_target(5(0))))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(5(1))))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(5(2))))))
			(line__48(_architecture 5 0 48 (_assignment (_simple)(_target(5(3))))))
			(line__49(_architecture 6 0 49 (_assignment (_simple)(_target(5(4))))))
			(line__50(_architecture 7 0 50 (_assignment (_simple)(_target(5(5))))))
			(line__51(_architecture 8 0 51 (_assignment (_simple)(_target(5(6))))))
			(line__52(_architecture 9 0 52 (_assignment (_simple)(_target(5(7))))))
			(line__53(_architecture 10 0 53 (_assignment (_simple)(_target(5(8))))))
			(line__54(_architecture 11 0 54 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
I 000056 55 5065          1595682657814 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1595682657815 2020.07.25 17:40:57)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9494c59bc6c3958394c786ce9392c791c293909296)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1595682657822 2020.07.25 17:40:57)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9495c29b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
V 000050 55 3582          1595682662270 behaviour
(_unit VHDL (memory 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1595682662271 2020.07.25 17:41:02)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9f8fea9f5aef9efacf8eba2a1ffadfffcffadffaf)
	(_entity
		(_time 1593209114869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal MyMem 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal Mem MyMem 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal psuedo_rand ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_architecture (_uni (_string \"00000000000000000000000000000001"\)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(5)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(5(0))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(5(1))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_target(5(2))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_target(5(3))))))
			(line__48(_architecture 6 0 48 (_assignment (_simple)(_target(5(4))))))
			(line__49(_architecture 7 0 49 (_assignment (_simple)(_target(5(5))))))
			(line__50(_architecture 8 0 50 (_assignment (_simple)(_target(5(6))))))
			(line__51(_architecture 9 0 51 (_assignment (_simple)(_target(5(7))))))
			(line__52(_architecture 10 0 52 (_assignment (_simple)(_target(5(8))))))
			(line__53(_architecture 11 0 53 (_assignment (_simple)(_target(5(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33751554 )
		(50463490 50528770 )
		(33751810 33751554 )
		(33686019 50463490 )
		(33751811 33751554 )
		(50528770 50528770 )
		(50463490 33686018 )
		(50529026 33751810 )
		(50528771 50463234 )
		(33751811 50529026 )
	)
	(_model . behaviour 17 -1
	)
)
V 000056 55 5065          1595682706296 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1595682706297 2020.07.25 17:41:46)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e9ede2bab6bee8fee9bafbb3eeefbaecbfeeedefeb)
	(_entity
		(_time 1593209597234)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(Control
			(_object
				(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_out ))))
				(_port (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_entity (_out ))))
				(_port (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component Control )
		(_generic
			((MEM_DATA_WIDTH)(_code 5))
			((MEM_ADDR_WIDTH)(_code 6))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((ManualDataIn)(ManualDataIn))
			((ManualEn)(ManualEn))
			((Timer)(Timer))
			((Floor)(Floor))
			((LiftDir)(LiftDir))
			((LiftDoor)(LiftDoor))
		)
		(_use (_entity . Control)
			(_generic
				((MEM_DATA_WIDTH)(_code 7))
				((MEM_ADDR_WIDTH)(_code 8))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((ManualDataIn)(ManualDataIn))
				((ManualEn)(ManualEn))
				((Timer)(Timer))
				((Floor)(Floor))
				((LiftDir)(LiftDir))
				((LiftDoor)(LiftDoor))
			)
		)
	)
	(_object
		(_generic (_internal MEM_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal MEM_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal ManualDataIn ~STD_LOGIC_VECTOR{MEM_DATA_WIDTH-1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal ManualEn ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Timer ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal Floor ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal LiftDir ~STD_LOGIC_VECTOR{1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal LiftDoor ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 50463491 )
		(50528770 33686274 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
V 000040 55 789 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 80 (control_tb))
	(_version v80)
	(_time 1595682706304 2020.07.25 17:41:46)
	(_source (\./src/TestBench/control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f8fdf4a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Control behaviour
				(_generic
					((MEM_DATA_WIDTH)(_code 0))
					((MEM_ADDR_WIDTH)(_code 1))
				)
				(_port
					((clock)(clock))
					((reset)(reset))
					((start)(start))
					((ManualDataIn)(ManualDataIn))
					((ManualEn)(ManualEn))
					((Timer)(Timer))
					((Floor)(Floor))
					((LiftDir)(LiftDir))
					((LiftDoor)(LiftDoor))
				)
			)
		)
		(_model . TESTBENCH_FOR_control 2 -1
		)
	)
)
