<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 269</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page269-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a269.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 1&#160;11-15</p>
<p style="position:absolute;top:47px;left:401px;white-space:nowrap" class="ft01">PROGRAMMING&#160;WITH INTEL® STREAMING SIMD EXTENSIONS 2&#160;(INTEL® SSE2)</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft05">Normally, when one&#160;or more of&#160;the source&#160;operands are&#160;QNaNs&#160;(and&#160;neither is&#160;an SNaN or&#160;in&#160;an unsupported&#160;<br/>format), an invalid-operation exception is not generated. The following instructions are exceptions to this rule: the&#160;<br/>COMISS&#160;and&#160;COMISD&#160;instructions; and&#160;the CMPPS,&#160;CMPSS,&#160;CMPPD,&#160;and&#160;CMPSD&#160;instructions (when the&#160;predicate&#160;<br/>is less than,&#160;less-than or&#160;equal, not less-than,&#160;or&#160;not less-than or&#160;equal). With&#160;these instructions, a&#160;QNaN&#160;source&#160;<br/>operand will generate&#160;an invalid-operation exception.<br/>The&#160;invalid-operation exception&#160;is not affected by the&#160;flush-to-zero mode&#160;or by&#160;the denormals-are-zeros mode.</p>
<p style="position:absolute;top:235px;left:69px;white-space:nowrap" class="ft03">11.5.2.2 &#160;&#160;Denormal-Operand&#160;Exception (#D)</p>
<p style="position:absolute;top:263px;left:69px;white-space:nowrap" class="ft04">The processor signals&#160;the&#160;denormal-operand exception&#160;if&#160;an&#160;arithmetic instruction&#160;attempts to&#160;operate on&#160;a&#160;<br/>denormal operand.&#160;The flag (DE)&#160;and&#160;mask (DM) bits for&#160;the denormal-operand exception are bits 1 and&#160;8,&#160;respec-<br/>tively, in&#160;the MXCSR&#160;register.<br/>The CVTPI2PD, CVTPD2PI, CVTTPD2PI, CVTDQ2PD, CVTPD2DQ,&#160;CVTTPD2DQ,&#160;CVTSI2SD, CVTSD2SI, CVTTSD2SI,&#160;<br/>CVTPI2PS,&#160;CVTPS2PI, CVTTPS2PI, CVTSS2SI,&#160;CVTTSS2SI, CVTSI2SS,&#160;CVTDQ2PS, CVTPS2DQ,&#160;and&#160;CVTTPS2DQ&#160;<br/>conversion&#160;instructions do&#160;not&#160;signal&#160;denormal exceptions. The&#160;RCPSS,&#160;RCPPS,&#160;RSQRTSS,&#160;and RSQRTPS&#160;instruc-<br/>tions&#160;do not&#160;signal any&#160;kind of&#160;floating-point&#160;exception.<br/>The denormals-are-zero&#160;flag (bit&#160;6)&#160;of&#160;the MXCSR register provides an&#160;additional&#160;option for handling denormal-<br/>operand&#160;exceptions.&#160;When this flag&#160;is set,&#160;denormal source&#160;operands are automatically converted to zeros with the&#160;<br/>sign of the source&#160;operand (see&#160;<a href="o_7281d5ea06a5b67a-241.html">Section 10.2.3.4,&#160;“Denormals-Are-Zeros”). The de</a>normal operand exception is not&#160;<br/>affected by the&#160;flush-to-zero&#160;mode.<br/>Se<a href="o_7281d5ea06a5b67a-104.html">e Section 4.9.1.2,&#160;“Denormal Operand&#160;Exception&#160;(#D),”</a>&#160;for more information&#160;about&#160;the denormal&#160;exception.&#160;<br/>Se<a href="o_7281d5ea06a5b67a-272.html">e Section&#160;11.5.4,&#160;“Handling&#160;SIMD&#160;Floating-Point&#160;Exceptions&#160;in Software,”&#160;for information</a>&#160;on handling&#160;unmasked&#160;<br/>exceptions.</p>
<p style="position:absolute;top:544px;left:69px;white-space:nowrap" class="ft03">11.5.2.3 &#160;&#160;Divide-By-Zero&#160;Exception&#160;(#Z)</p>
<p style="position:absolute;top:573px;left:69px;white-space:nowrap" class="ft04">The processor reports a&#160;divide-by-zero exception&#160;when&#160;a&#160;DIVPS,&#160;DIVSS,&#160;DIVPD or&#160;DIVSD instruction attempts to&#160;<br/>divide a finite&#160;non-zero operand&#160;by 0. The flag (ZE)&#160;and&#160;mask&#160;(ZM)&#160;bits for the&#160;divide-by-zero exception&#160;are&#160;bits&#160;2&#160;<br/>and&#160;9,&#160;respectively, in&#160;the&#160;MXCSR&#160;register.<br/>Se<a href="o_7281d5ea06a5b67a-104.html">e Section 4.9.1.3,&#160;“Divide-By-Zero&#160;Exception (#Z),”&#160;</a>for more information&#160;about the divide-by-zero&#160;exception.&#160;<br/>Se<a href="o_7281d5ea06a5b67a-272.html">e Section&#160;11.5.4,&#160;“Handling&#160;SIMD&#160;Floating-Point&#160;Exceptions&#160;in Software,”&#160;for information</a>&#160;on handling&#160;unmasked&#160;<br/>exceptions.<br/>The divide-by-zero&#160;exception is&#160;not affected&#160;by the&#160;flush-to-zero&#160;mode at&#160;a single-instruction&#160;boundary.<br/>While DAZ does not affect&#160;the rules&#160;for&#160;signaling&#160;IEEE&#160;exceptions, operations on&#160;denormal inputs&#160;might have&#160;<br/>different results when DAZ=1. As a&#160;consequence, DAZ can&#160;have&#160;an&#160;effect&#160;on the&#160;floating-point exceptions&#160;-&#160;<br/>including the&#160;divide-by-zero exception&#160;- when observed&#160;for&#160;a given operation involving denormal inputs.</p>
<p style="position:absolute;top:788px;left:69px;white-space:nowrap" class="ft03">11.5.2.4 &#160;&#160;Numeric Overflow&#160;Exception (#O)</p>
<p style="position:absolute;top:817px;left:69px;white-space:nowrap" class="ft05">The processor reports a&#160;numeric&#160;overflow&#160;exception whenever the&#160;rounded result&#160;of&#160;an arithmetic instruction&#160;<br/>exceeds the&#160;largest allowable&#160;finite value that fits in&#160;the&#160;destination operand.&#160;This exception&#160;can be generated&#160;with&#160;<br/>the&#160;ADDPS,&#160;ADDSS,&#160;ADDPD,&#160;ADDSD,&#160;SUBPS,&#160;SUBSS,&#160;SUBPD,&#160;SUBSD,&#160;MULPS,&#160;MULSS,&#160;MULPD,&#160;MULSD,&#160;DIVPS,&#160;<br/>DIVSS,&#160;DIVPD,&#160;DIVSD,&#160;CVTPD2PS,&#160;CVTSD2SS,&#160;ADDSUBPD, ADDSUBPS, HADDPD,&#160;HADDPS,&#160;HSUBPD&#160;and HSUBPS&#160;<br/>instructions. The&#160;flag (OE) and mask (OM)&#160;bits for the&#160;numeric overflow exception&#160;are bits&#160;3 and&#160;10,&#160;respectively,&#160;<br/>in the&#160;MXCSR register.<br/>Se<a href="o_7281d5ea06a5b67a-104.html">e Section 4.9.1.4,&#160;“Numeric Overflow Exception (#O),”&#160;</a>for more information&#160;about the numeric-overflow excep-<br/>tion.&#160;<a href="o_7281d5ea06a5b67a-272.html">See Section 11.5.4, “Handling SIMD Floating-Point&#160;Exceptions in&#160;Software,”&#160;for information&#160;</a>on handling&#160;<br/>unmasked&#160;exceptions.<br/>The numeric overflow exception&#160;is not&#160;affected&#160;by&#160;the&#160;flush-to-zero mode or&#160;by&#160;the denormals-are-zeros&#160;mode.</p>
</div>
</body>
</html>
