// Seed: 3580201072
module module_0;
  initial id_1 <= 1 / -1;
  wire id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1,
    output supply0 id_2
);
  always
    if (id_0) begin : LABEL_0
      id_1 <= id_0;
    end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  supply0 id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4;
  assign id_3[-1] = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
