TimeQuest Timing Analyzer report for OV5640_SDRAM
Fri Jun 01 20:08:38 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'clk'
 48. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; OV5640_SDRAM                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.3%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; OV5640_SDRAM.sdc ; OK     ; Fri Jun 01 20:08:34 2018 ;
+------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 31.250 ; 32.0 MHz  ; 0.000  ; 15.625 ; 50.00      ; 25        ; 16          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 98.86 MHz  ; 98.86 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 117.83 MHz ; 117.83 MHz      ; clk                                             ;      ;
; 142.98 MHz ; 142.98 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532  ; 0.000         ;
; clk                                             ; 11.513 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 21.135 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk                                             ; 0.409 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -5.563 ; -432.056      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.213  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 4.581 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.877 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.695  ; 0.000         ;
; clk                                             ; 9.517  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.320 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.532 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 5.341      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 5.104      ;
; 1.795 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.088     ; 5.058      ;
; 2.042 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.831      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.295 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.068     ; 4.578      ;
; 2.467 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.088     ; 4.386      ;
; 2.467 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.088     ; 4.386      ;
; 2.467 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.088     ; 4.386      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 2.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.069     ; 4.202      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.006 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.928      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.234 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.674      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.612      ;
; 3.352 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.556      ;
; 3.352 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.556      ;
; 3.352 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.556      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
; 3.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.508      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.513 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.484     ; 8.004      ;
; 11.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.484     ; 7.724      ;
; 12.762 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.139      ; 7.378      ;
; 12.810 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.049      ; 7.240      ;
; 12.967 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.059     ; 6.975      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 7.070      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 7.049      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 7.006      ;
; 13.162 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.081     ; 6.758      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 6.860      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.204 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 6.841      ;
; 13.230 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.081     ; 6.690      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.339 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.044      ; 6.706      ;
; 13.380 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.097     ; 6.524      ;
; 13.390 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.444      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.393 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.653      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.414 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.632      ;
; 13.420 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.179     ; 6.402      ;
; 13.427 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.179     ; 6.395      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.589      ;
; 13.491 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.179     ; 6.331      ;
; 13.511 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.323      ;
; 13.511 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.323      ;
; 13.511 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.323      ;
; 13.511 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.323      ;
; 13.520 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.314      ;
; 13.520 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.314      ;
; 13.520 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.314      ;
; 13.548 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.484     ; 5.969      ;
; 13.584 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.250      ;
; 13.584 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.250      ;
; 13.584 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.250      ;
; 13.584 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.250      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.167     ; 6.249      ;
; 13.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.179     ; 6.229      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.603 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.443      ;
; 13.618 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.161     ; 6.222      ;
; 13.618 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.167     ; 6.216      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.045      ; 6.424      ;
; 13.623 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.082     ; 6.296      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 21.135 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 10.050     ;
; 21.136 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 10.049     ;
; 21.349 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.836      ;
; 21.350 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.835      ;
; 21.558 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.627      ;
; 21.559 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.626      ;
; 21.704 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.481      ;
; 21.705 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.480      ;
; 21.769 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.416      ;
; 21.796 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.389      ;
; 21.797 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.388      ;
; 21.973 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.212      ;
; 21.974 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.211      ;
; 21.983 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.202      ;
; 22.097 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.088      ;
; 22.098 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 9.087      ;
; 22.192 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.993      ;
; 22.287 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.898      ;
; 22.288 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.897      ;
; 22.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.874      ;
; 22.312 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.873      ;
; 22.338 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.847      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.399 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.786      ;
; 22.430 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.755      ;
; 22.465 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.720      ;
; 22.520 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.665      ;
; 22.521 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.664      ;
; 22.540 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.645      ;
; 22.541 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.644      ;
; 22.548 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.637      ;
; 22.548 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.637      ;
; 22.585 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.600      ;
; 22.607 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.578      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.613 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.572      ;
; 22.666 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.519      ;
; 22.667 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.518      ;
; 22.679 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.506      ;
; 22.758 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.427      ;
; 22.759 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.426      ;
; 22.762 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.423      ;
; 22.762 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.423      ;
; 22.799 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.386      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.822 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.363      ;
; 22.888 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.297      ;
; 22.914 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.271      ;
; 22.915 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.270      ;
; 22.921 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.264      ;
; 22.924 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.261      ;
; 22.925 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.260      ;
; 22.925 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.260      ;
; 22.926 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.259      ;
; 22.935 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.250      ;
; 22.936 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.066     ; 8.249      ;
; 22.944 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.068     ; 8.239      ;
; 22.944 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.068     ; 8.239      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
; 22.951 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.245      ; 8.460      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.409 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[1]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 0.974      ;
; 0.411 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[2]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 0.976      ;
; 0.411 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 0.976      ;
; 0.413 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[7]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 0.978      ;
; 0.436 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[4]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 1.001      ;
; 0.438 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[6]                                               ; clk          ; clk         ; 0.000        ; 0.353      ; 1.003      ;
; 0.473 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[5]                                               ; clk          ; clk         ; 0.000        ; 0.109      ; 0.794      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.758      ;
; 0.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.056      ; 0.795      ;
; 0.533 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.056      ; 0.801      ;
; 0.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.822      ;
; 0.572 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.055      ; 0.839      ;
; 0.598 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; clk          ; clk         ; 0.000        ; 0.024      ; 0.834      ;
; 0.599 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.024      ; 0.835      ;
; 0.602 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.024      ; 0.838      ;
; 0.624 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.349      ; 1.185      ;
; 0.670 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; clk          ; clk         ; 0.000        ; 0.109      ; 0.991      ;
; 0.702 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.349      ; 1.263      ;
; 0.725 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r0                                               ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; clk          ; clk         ; 0.000        ; 0.057      ; 0.994      ;
; 0.730 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r0                                                ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r1                                                ; clk          ; clk         ; 0.000        ; 0.057      ; 0.999      ;
; 0.769 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.030      ;
; 0.774 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 1.090      ;
; 0.778 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.310      ; 1.300      ;
; 0.779 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.310      ; 1.301      ;
; 0.787 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 1.103      ;
; 0.790 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.059      ;
; 0.790 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.310      ; 1.312      ;
; 0.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.062      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.065      ;
; 0.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.067      ;
; 0.798 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.067      ;
; 0.800 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.069      ;
; 0.811 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.072      ;
; 0.812 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 1.128      ;
; 0.814 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.075      ;
; 0.820 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.081      ;
; 0.823 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.055      ; 1.090      ;
; 0.827 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.088      ;
; 0.828 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.089      ;
; 0.830 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.091      ;
; 0.830 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 1.146      ;
; 0.831 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.092      ;
; 0.832 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.055      ; 1.099      ;
; 0.841 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.024      ; 1.077      ;
; 0.843 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.104      ;
; 0.850 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.349      ; 1.411      ;
; 0.858 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.126      ;
; 0.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.124      ;
; 0.870 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; -0.287     ; 0.795      ;
; 0.880 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.349      ; 1.441      ;
; 0.890 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.349      ; 1.451      ;
; 0.908 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.198      ;
; 0.913 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 1.181      ;
; 0.917 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 1.167      ;
; 0.920 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; -0.082     ; 1.050      ;
; 0.935 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 1.185      ;
; 0.946 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.214      ;
; 0.947 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.215      ;
; 0.952 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r0                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.221      ;
; 0.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.258      ;
; 1.013 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.274      ;
; 1.027 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.288      ;
; 1.033 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.294      ;
; 1.057 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.057      ; 1.326      ;
; 1.061 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.057      ; 1.330      ;
; 1.062 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 1.312      ;
; 1.065 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 1.315      ;
; 1.072 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.340      ;
; 1.085 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.354      ;
; 1.087 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 1.355      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.482 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.795      ;
; 0.483 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.796      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.242      ;
; 0.508 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.516 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.808      ;
; 0.517 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.172      ;
; 0.526 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.530 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.184      ;
; 0.533 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.187      ;
; 0.534 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.287      ;
; 0.534 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.509 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.526 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.570 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.218      ;
; 0.626 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.633 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.926      ;
; 0.684 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.977      ;
; 0.698 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.992      ;
; 0.704 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.997      ;
; 0.721 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.014      ;
; 0.735 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.390      ;
; 0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.748 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.754 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.048      ;
; 0.761 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.768 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.417      ;
; 0.769 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.422      ;
; 0.774 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.068      ;
; 0.779 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.072      ;
; 0.786 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.435      ;
; 0.789 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.082      ;
; 0.792 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.441      ;
; 0.812 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.460      ;
; 0.874 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.167      ;
; 0.976 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.269      ;
; 0.978 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.271      ;
; 0.978 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.271      ;
; 1.011 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.305      ;
; 1.017 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.311      ;
; 1.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.314      ;
; 1.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.314      ;
; 1.028 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.676      ;
; 1.034 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.326      ;
; 1.036 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.329      ;
; 1.047 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.695      ;
; 1.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.344      ;
; 1.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.344      ;
; 1.053 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.346      ;
; 1.108 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.116 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.122 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.415      ;
; 1.123 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.416      ;
; 1.125 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.358     ; 0.979      ;
; 1.125 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.418      ;
; 1.132 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.427      ;
; 1.140 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.436      ;
; 1.146 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.358     ; 1.000      ;
; 1.147 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.440      ;
; 1.148 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.358     ; 1.002      ;
; 1.148 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.441      ;
; 1.149 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.358     ; 1.003      ;
; 1.149 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.443      ;
; 1.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.835      ;
; 1.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.492      ;
; 1.204 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.497      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.563 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.756     ; 3.913      ;
; -5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.749     ; 3.977      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.069     ; 3.378      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -5.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.067     ; 3.380      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.816 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.629     ; 3.378      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.764 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.867      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.568      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
; -4.460 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.088     ; 2.563      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.213 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.766     ; 3.877      ;
; 3.288 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.759     ; 3.941      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.379      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.379      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.379      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.379      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.379      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.506 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.065     ; 3.370      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.076     ; 3.358      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.076     ; 3.358      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.076     ; 3.358      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.372      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.352      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.056     ; 3.378      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.508 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.351      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.358      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.062     ; 3.358      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.079     ; 3.341      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.082     ; 3.338      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.083     ; 3.337      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.083     ; 3.337      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.083     ; 3.337      ;
; 3.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.083     ; 3.337      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.581 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.344      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.356      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.549     ; 2.601      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 4.939 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.072     ; 3.179      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.395 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.529     ; 3.178      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.527     ; 3.181      ;
; 5.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.528     ; 3.180      ;
; 5.499 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.215     ; 3.638      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
; 5.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.220     ; 3.636      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.046     ; 3.143      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 3.137      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 3.137      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 3.137      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 3.137      ;
; 4.932 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.071     ; 3.173      ;
; 5.365 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.155      ;
; 5.365 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.155      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.543     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 3.138      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.544     ; 3.139      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.539     ; 3.144      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.539     ; 3.144      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.539     ; 3.144      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.539     ; 3.144      ;
; 5.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.540     ; 3.143      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.522     ; 3.173      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.179      ;
; 5.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.180      ;
; 5.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.180      ;
; 5.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.180      ;
; 5.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.180      ;
; 5.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.516     ; 3.180      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.537     ; 3.160      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.537     ; 3.160      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.537     ; 3.160      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
; 5.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.525     ; 3.172      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
Worst Case Available Settling Time: 9.037 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 105.05 MHz ; 105.05 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 124.7 MHz  ; 124.7 MHz       ; clk                                             ;      ;
; 153.37 MHz ; 153.37 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.166  ; 0.000         ;
; clk                                             ; 11.981 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 21.731 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk                                             ; 0.360 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -4.839 ; -375.387      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.935  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 4.063 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.308 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.671  ; 0.000         ;
; clk                                             ; 9.417  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.299 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 5.092      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.862      ;
; 2.424 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 4.815      ;
; 2.632 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.626      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 2.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.684     ; 4.368      ;
; 3.060 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 4.179      ;
; 3.060 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 4.179      ;
; 3.060 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 4.179      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.357 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.685     ; 3.900      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.461      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.291      ;
; 3.685 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.232      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.153      ;
; 3.800 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.117      ;
; 3.800 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.117      ;
; 3.800 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.117      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
; 3.842 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.099      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.981 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.424     ; 7.597      ;
; 12.358 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.424     ; 7.220      ;
; 13.119 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.123      ; 7.006      ;
; 13.173 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.050      ; 6.879      ;
; 13.370 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.052     ; 6.580      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.571      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.535      ;
; 13.561 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.078     ; 6.363      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.585 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.468      ;
; 13.604 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.078     ; 6.320      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.404      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.675 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.378      ;
; 13.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.086     ; 6.120      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.051      ; 6.256      ;
; 13.805 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 6.055      ;
; 13.811 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.146     ; 6.045      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.838 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.216      ;
; 13.847 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.146     ; 6.009      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.874 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.180      ;
; 13.883 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.977      ;
; 13.885 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.975      ;
; 13.885 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.975      ;
; 13.885 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 5.975      ;
; 13.885 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 5.975      ;
; 13.896 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.964      ;
; 13.914 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.146     ; 5.942      ;
; 13.917 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.424     ; 5.661      ;
; 13.921 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.140     ; 5.941      ;
; 13.921 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.939      ;
; 13.921 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 5.939      ;
; 13.929 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.079     ; 5.994      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.941 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.113      ;
; 13.959 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.901      ;
; 13.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.146     ; 5.878      ;
; 13.988 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.872      ;
; 13.988 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.142     ; 5.872      ;
; 13.988 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 5.872      ;
; 13.988 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.142     ; 5.872      ;
; 14.004 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.146     ; 5.852      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.005 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.049      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
; 14.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.052      ; 6.023      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 21.731 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.463      ;
; 21.732 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.462      ;
; 21.940 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.254      ;
; 21.941 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.253      ;
; 22.142 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.052      ;
; 22.143 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 9.051      ;
; 22.277 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.917      ;
; 22.278 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.916      ;
; 22.344 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.851      ;
; 22.353 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.841      ;
; 22.354 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.840      ;
; 22.513 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.681      ;
; 22.514 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.680      ;
; 22.553 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.642      ;
; 22.650 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.545      ;
; 22.650 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.545      ;
; 22.755 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.440      ;
; 22.758 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.436      ;
; 22.759 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.435      ;
; 22.859 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.336      ;
; 22.859 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.336      ;
; 22.890 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.305      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.928 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.266      ;
; 22.966 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.229      ;
; 23.005 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.190      ;
; 23.022 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.173      ;
; 23.023 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.172      ;
; 23.061 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.134      ;
; 23.061 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.134      ;
; 23.073 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.122      ;
; 23.073 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.122      ;
; 23.102 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.092      ;
; 23.126 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 8.069      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.137 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 8.057      ;
; 23.196 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.999      ;
; 23.196 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.999      ;
; 23.214 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.981      ;
; 23.272 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.923      ;
; 23.272 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.923      ;
; 23.282 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.913      ;
; 23.282 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.913      ;
; 23.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.883      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.339 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.855      ;
; 23.344 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.851      ;
; 23.345 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.850      ;
; 23.371 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.824      ;
; 23.416 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.779      ;
; 23.428 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.767      ;
; 23.428 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.767      ;
; 23.429 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.766      ;
; 23.429 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.766      ;
; 23.432 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.763      ;
; 23.432 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.763      ;
; 23.452 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.743      ;
; 23.453 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.057     ; 7.742      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
; 23.474 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.058     ; 7.720      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[1]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.871      ;
; 0.362 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[2]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.873      ;
; 0.362 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.873      ;
; 0.364 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[7]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.875      ;
; 0.381 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[4]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.892      ;
; 0.384 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[6]                                               ; clk          ; clk         ; 0.000        ; 0.316      ; 0.895      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[5]                                               ; clk          ; clk         ; 0.000        ; 0.097      ; 0.738      ;
; 0.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.733      ;
; 0.492 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.051      ; 0.738      ;
; 0.515 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.051      ; 0.761      ;
; 0.528 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.772      ;
; 0.558 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.775      ;
; 0.560 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.777      ;
; 0.563 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.780      ;
; 0.585 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.312      ; 1.092      ;
; 0.621 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; clk          ; clk         ; 0.000        ; 0.097      ; 0.913      ;
; 0.639 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.312      ; 1.146      ;
; 0.671 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r0                                               ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; clk          ; clk         ; 0.000        ; 0.050      ; 0.916      ;
; 0.677 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r0                                                ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r1                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.922      ;
; 0.687 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.278      ; 1.160      ;
; 0.689 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.278      ; 1.162      ;
; 0.693 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.278      ; 1.166      ;
; 0.702 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.947      ;
; 0.705 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.950      ;
; 0.708 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.953      ;
; 0.710 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.955      ;
; 0.710 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.955      ;
; 0.712 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.957      ;
; 0.714 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.953      ;
; 0.726 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.091      ; 1.012      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.091      ; 1.020      ;
; 0.735 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.976      ;
; 0.739 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.980      ;
; 0.751 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.990      ;
; 0.755 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.994      ;
; 0.758 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.091      ; 1.044      ;
; 0.760 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.999      ;
; 0.765 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.004      ;
; 0.768 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.012      ;
; 0.769 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.312      ; 1.276      ;
; 0.770 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.009      ;
; 0.771 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.091      ; 1.057      ;
; 0.772 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.016      ;
; 0.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.013      ;
; 0.775 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.014      ;
; 0.781 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.998      ;
; 0.786 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.025      ;
; 0.789 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.312      ; 1.296      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; -0.256     ; 0.733      ;
; 0.801 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.040      ;
; 0.804 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.050      ;
; 0.821 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 0.941      ;
; 0.829 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.312      ; 1.336      ;
; 0.833 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.079      ;
; 0.834 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.098      ;
; 0.850 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.080      ;
; 0.873 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.103      ;
; 0.876 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.122      ;
; 0.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.123      ;
; 0.879 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r0                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.124      ;
; 0.908 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.147      ;
; 0.920 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.159      ;
; 0.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.172      ;
; 0.940 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.179      ;
; 0.964 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.194      ;
; 0.968 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.198      ;
; 0.974 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.051      ; 1.220      ;
; 0.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.051      ; 1.222      ;
; 1.002 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.248      ;
; 1.016 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.051      ; 1.262      ;
; 1.025 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.271      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.739      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.740      ;
; 0.455 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.463 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.730      ;
; 0.464 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.733      ;
; 0.468 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.481 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.136      ;
; 0.484 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.067      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.494 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.496 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.079      ;
; 0.499 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.083      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.491 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.539 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.343      ; 1.112      ;
; 0.580 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.586 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.854      ;
; 0.615 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.646 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.914      ;
; 0.651 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.920      ;
; 0.664 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.932      ;
; 0.685 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.257      ;
; 0.685 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.954      ;
; 0.690 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.694 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.703 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.710 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.713 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.290      ;
; 0.718 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.293      ;
; 0.725 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.343      ; 1.299      ;
; 0.732 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.304      ;
; 0.733 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.736 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.004      ;
; 0.738 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.006      ;
; 0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.323      ;
; 0.797 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.065      ;
; 0.888 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.155      ;
; 0.894 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.161      ;
; 0.898 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.165      ;
; 0.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.170      ;
; 0.920 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.187      ;
; 0.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.188      ;
; 0.931 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.198      ;
; 0.951 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.220      ;
; 0.954 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.222      ;
; 0.957 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.224      ;
; 0.959 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.227      ;
; 0.964 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.233      ;
; 0.983 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 1.555      ;
; 0.983 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.343      ; 1.556      ;
; 1.019 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.338     ; 0.876      ;
; 1.024 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.292      ;
; 1.025 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.292      ;
; 1.027 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.035 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.338     ; 0.892      ;
; 1.035 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.338     ; 0.894      ;
; 1.037 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.338     ; 0.895      ;
; 1.038 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.306      ;
; 1.044 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.311      ;
; 1.048 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.315      ;
; 1.050 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.321      ;
; 1.059 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.326      ;
; 1.068 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.335      ;
; 1.103 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.370      ;
; 1.115 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.382      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.839 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.410     ; 3.543      ;
; -4.779 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.404     ; 3.604      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.555 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.683     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.554 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.682     ; 3.064      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.685     ; 3.059      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.195 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.684      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -4.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.274     ; 3.062      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.892 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.381      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
; -3.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.703     ; 2.376      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 3.512      ;
; 3.995 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.411     ; 3.573      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.672     ; 3.063      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.672     ; 3.063      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.672     ; 3.063      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.672     ; 3.063      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.054      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.672     ; 3.063      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.682     ; 3.053      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.673     ; 3.062      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.693     ; 3.041      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.693     ; 3.041      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.693     ; 3.041      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.696     ; 3.038      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.208 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.698     ; 3.036      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.042      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.681     ; 3.042      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
; 4.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.699     ; 3.024      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.128      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.229     ; 2.136      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.230     ; 2.351      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.783     ; 2.879      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.208     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.211     ; 2.878      ;
; 4.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.209     ; 2.880      ;
; 4.904 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.939     ; 3.295      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.946     ; 3.292      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.308 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.755     ; 2.848      ;
; 4.311 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.842      ;
; 4.311 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.842      ;
; 4.311 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.842      ;
; 4.311 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.842      ;
; 4.361 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.871      ;
; 4.770 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.858      ;
; 4.770 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.858      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.772 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.219     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.220     ; 2.848      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.843      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.774 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.844      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.782 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.879      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.208     ; 2.870      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
; 4.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 2.871      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
Worst Case Available Settling Time: 9.133 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.023  ; 0.000         ;
; clk                                             ; 16.200 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 26.784 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk                                             ; 0.122 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.177 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -2.010 ; -153.281      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.753  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.178 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.347 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; clk                                             ; 9.275  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.361 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.023 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.338      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.113 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 2.247      ;
; 6.145 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 2.206      ;
; 6.225 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 2.136      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.442 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.566     ; 1.919      ;
; 6.461 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.890      ;
; 6.461 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.890      ;
; 6.461 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.890      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 6.591 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.769      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.943      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.922      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.105 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.858      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.110 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.852      ;
; 7.127 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.822      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.200 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.231     ; 3.556      ;
; 16.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.231     ; 3.352      ;
; 16.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.069      ; 3.262      ;
; 16.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.030      ; 3.211      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 3.158      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 3.137      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.911 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 3.116      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.978 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 3.049      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 16.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 3.030      ;
; 17.015 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.900      ;
; 17.021 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.048     ; 2.918      ;
; 17.022 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.027     ; 2.938      ;
; 17.028 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.887      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.032 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.996      ;
; 17.036 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.879      ;
; 17.045 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.870      ;
; 17.045 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.870      ;
; 17.045 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.870      ;
; 17.045 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.048     ; 2.894      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.053 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.975      ;
; 17.057 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.858      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; 0.040      ; 2.969      ;
; 17.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.849      ;
; 17.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.849      ;
; 17.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.849      ;
; 17.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.849      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.954      ;
; 17.078 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.231     ; 2.678      ;
; 17.087 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.828      ;
; 17.087 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.828      ;
; 17.087 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.828      ;
; 17.087 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.828      ;
; 17.091 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.047     ; 2.849      ;
; 17.123 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.069     ; 2.795      ;
; 17.124 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.791      ;
; 17.139 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.776      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                            ; clk          ; clk         ; 20.000       ; 0.041      ; 2.887      ;
; 17.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.772      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.761      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.072     ; 2.761      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.761      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                            ; clk          ; clk         ; 20.000       ; -0.072     ; 2.761      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; 0.038      ; 2.871      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[22]                            ; clk          ; clk         ; 20.000       ; 0.038      ; 2.871      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; 0.038      ; 2.871      ;
; 17.154 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                            ; clk          ; clk         ; 20.000       ; 0.038      ; 2.871      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 26.784 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.422      ;
; 26.785 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.421      ;
; 26.861 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.345      ;
; 26.862 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.344      ;
; 26.952 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.254      ;
; 26.953 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.253      ;
; 27.004 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.202      ;
; 27.005 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.201      ;
; 27.024 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.182      ;
; 27.025 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.181      ;
; 27.042 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 4.165      ;
; 27.119 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 4.088      ;
; 27.122 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.084      ;
; 27.123 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 4.083      ;
; 27.190 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 4.017      ;
; 27.191 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 4.016      ;
; 27.210 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.997      ;
; 27.235 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.971      ;
; 27.236 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.970      ;
; 27.262 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.945      ;
; 27.267 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.940      ;
; 27.268 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.939      ;
; 27.282 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.925      ;
; 27.319 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.887      ;
; 27.320 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.886      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.324 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.882      ;
; 27.358 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.849      ;
; 27.359 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.848      ;
; 27.359 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.848      ;
; 27.379 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.828      ;
; 27.379 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.828      ;
; 27.380 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.827      ;
; 27.393 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.813      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.401 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.805      ;
; 27.410 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.797      ;
; 27.411 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.796      ;
; 27.430 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.777      ;
; 27.431 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.776      ;
; 27.436 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.771      ;
; 27.456 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.751      ;
; 27.456 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.751      ;
; 27.470 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.736      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.492 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.714      ;
; 27.493 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.714      ;
; 27.527 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.680      ;
; 27.528 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.679      ;
; 27.529 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.678      ;
; 27.538 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.668      ;
; 27.539 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.667      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.544 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.662      ;
; 27.546 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 3.658      ;
; 27.546 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 3.658      ;
; 27.547 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.660      ;
; 27.547 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.030     ; 3.660      ;
; 27.561 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.645      ;
; 27.564 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.031     ; 3.642      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.122 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[2]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.379      ;
; 0.122 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[1]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.379      ;
; 0.123 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.380      ;
; 0.124 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[7]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.381      ;
; 0.130 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[4]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.387      ;
; 0.131 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[6]                                               ; clk          ; clk         ; 0.000        ; 0.173      ; 0.388      ;
; 0.177 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[5]                                               ; clk          ; clk         ; 0.000        ; 0.053      ; 0.314      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.314      ;
; 0.216 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.172      ; 0.472      ;
; 0.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.025      ; 0.329      ;
; 0.220 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.329      ;
; 0.235 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.344      ;
; 0.243 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.172      ; 0.499      ;
; 0.243 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[3]                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.335      ;
; 0.245 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.337      ;
; 0.247 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.339      ;
; 0.250 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; clk          ; clk         ; 0.000        ; 0.053      ; 0.387      ;
; 0.275 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.151      ; 0.510      ;
; 0.276 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.151      ; 0.511      ;
; 0.281 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r0                                               ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; clk          ; clk         ; 0.000        ; 0.025      ; 0.390      ;
; 0.284 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r0                                                ; cext:cext_inst|SPIslaver:SPIslaver1|spi_sck_r1                                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.393      ;
; 0.302 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.411      ;
; 0.303 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.151      ; 0.538      ;
; 0.304 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.413      ;
; 0.307 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[7]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.416      ;
; 0.308 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.417      ;
; 0.309 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.418      ;
; 0.311 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_mosi_r1                                               ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.025      ; 0.420      ;
; 0.313 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[4]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.447      ;
; 0.314 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[5]                                             ; clk          ; clk         ; 0.000        ; 0.172      ; 0.570      ;
; 0.318 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.454      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.328 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.434      ;
; 0.330 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.436      ;
; 0.332 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.438      ;
; 0.333 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[6]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.467      ;
; 0.333 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[3]                                             ; clk          ; clk         ; 0.000        ; 0.172      ; 0.589      ;
; 0.337 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.443      ;
; 0.338 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.444      ;
; 0.338 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.447      ;
; 0.340 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.446      ;
; 0.340 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.446      ;
; 0.340 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[1]                                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.449      ;
; 0.342 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.050      ; 0.476      ;
; 0.349 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.455      ;
; 0.349 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[2]                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.441      ;
; 0.350 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.456      ;
; 0.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.461      ;
; 0.353 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.476      ;
; 0.355 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_flag                                                  ; clk          ; clk         ; 0.000        ; 0.172      ; 0.611      ;
; 0.357 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r0                                                 ; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                 ; clk          ; clk         ; 0.000        ; 0.025      ; 0.466      ;
; 0.367 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; -0.044     ; 0.407      ;
; 0.368 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.015      ; 0.467      ;
; 0.373 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[0]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.015      ; 0.472      ;
; 0.381 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.490      ;
; 0.382 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.491      ;
; 0.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.494      ;
; 0.390 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.496      ;
; 0.391 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; -0.151     ; 0.324      ;
; 0.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.506      ;
; 0.402 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.508      ;
; 0.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.513      ;
; 0.423 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.027      ; 0.534      ;
; 0.424 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.015      ; 0.523      ;
; 0.426 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.535      ;
; 0.428 ; cext:cext_inst|SPIslaver:SPIslaver1|rxd_data[3]                                               ; cext:cext_inst|yuzhi_temp[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.015      ; 0.527      ;
; 0.431 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.540      ;
; 0.434 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.025      ; 0.543      ;
; 0.435 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.025      ; 0.544      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.177 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.481      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.486      ;
; 0.202 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.490      ;
; 0.203 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.545      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.494      ;
; 0.206 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.496      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.227 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.507      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.258 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.381      ;
; 0.267 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.279 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.284 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.292 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.295 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.579      ;
; 0.300 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.592      ;
; 0.313 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.597      ;
; 0.319 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.600      ;
; 0.320 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.599      ;
; 0.332 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.611      ;
; 0.339 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.460      ;
; 0.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.485      ;
; 0.380 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.502      ;
; 0.392 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.512      ;
; 0.399 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.520      ;
; 0.403 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.524      ;
; 0.405 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.526      ;
; 0.412 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.532      ;
; 0.419 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.538      ;
; 0.419 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.539      ;
; 0.438 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.718      ;
; 0.442 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.721      ;
; 0.442 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.144     ; 0.382      ;
; 0.446 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.144     ; 0.386      ;
; 0.447 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.144     ; 0.387      ;
; 0.448 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.144     ; 0.388      ;
; 0.452 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.457 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.758      ;
; 0.479 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.599      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -2.010 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.728      ;
; -1.961 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.427     ; 1.733      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.569     ; 1.503      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.566     ; 1.506      ;
; -1.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.567     ; 1.505      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.388     ; 1.504      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.627 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.228      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.507 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.108      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
; -1.503 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.576     ; 1.104      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.713      ;
; 6.802 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.429     ; 1.718      ;
; 6.861 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.505      ;
; 6.861 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.505      ;
; 6.861 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.505      ;
; 6.861 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.505      ;
; 6.861 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.505      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.490      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.490      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.490      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.497      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.485      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.862 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.561     ; 1.504      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.578     ; 1.486      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.863 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.569     ; 1.495      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.484      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.577     ; 1.482      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.577     ; 1.482      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.483      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.483      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.483      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.483      ;
; 6.868 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.576     ; 1.483      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.044      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.045      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.276 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.318     ; 1.142      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.122     ; 1.434      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.310     ; 1.433      ;
; 2.559 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.435      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.308     ; 1.436      ;
; 2.579 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.169     ; 1.614      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
; 2.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.615      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.347 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 1.411      ;
; 2.347 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 1.411      ;
; 2.347 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 1.411      ;
; 2.347 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 1.411      ;
; 2.348 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.418      ;
; 2.368 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.125     ; 1.427      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.420      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.420      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.412      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.312     ; 1.418      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.312     ; 1.418      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.312     ; 1.418      ;
; 2.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.312     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.413      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.317     ; 1.414      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.547 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.313     ; 1.418      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.552 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.434      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.435      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.435      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.435      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.426      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.320     ; 1.417      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.302     ; 1.435      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.310     ; 1.427      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
Worst Case Available Settling Time: 9.575 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 1.532  ; 0.122 ; -5.563   ; 2.178   ; 4.671               ;
;  clk                                             ; 11.513 ; 0.122 ; N/A      ; N/A     ; 9.275               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532  ; 0.177 ; 3.213    ; 2.347   ; 4.671               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 21.135 ; 0.186 ; -5.563   ; 2.178   ; 15.299              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; -432.056 ; 0.0     ; 0.0                 ;
;  clk                                             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; -432.056 ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sdat               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_pclk               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_vsync              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_href               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spi_cs                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_sck                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_mosi                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2986     ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 11298    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 10       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2844     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2986     ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 11298    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 10       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2844     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; pll|altpll_component|auto_generated|pll1|clk[0] ; 151      ; 0        ; 0        ; 0        ;
; clk        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 85       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; pll|altpll_component|auto_generated|pll1|clk[0] ; 151      ; 0        ; 0        ; 0        ;
; clk        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 85       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 866   ; 866  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 486   ; 486  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                          ; Clock                                           ; Type      ; Status        ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; clk                                             ; clk                                             ; Base      ; Constrained   ;
; cmos_pclk                                       ;                                                 ; Base      ; Unconstrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; clk          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; TFT_DE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sdat      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; clk          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; TFT_DE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sdat      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Fri Jun 01 20:08:32 2018
Info: Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_peq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'OV5640_SDRAM.sdc'
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(41): altera_reserved_tck could not be matched with a port File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 41
Warning (332049): Ignored create_clock at OV5640_SDRAM.sdc(41): Argument <targets> is an empty collection File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 41
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 41
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(64): altera_reserved_tck could not be matched with a clock File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 64
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020   File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 65
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020   File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 66
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020   File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 67
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020   File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 67
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 67
Warning (332049): Ignored set_clock_groups at OV5640_SDRAM.sdc(122): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 122
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 122
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 129
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 129
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 129
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* could not be matched with a keeper File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 130
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 130
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe9|dffe10a*}] File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 130
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* could not be matched with a keeper File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 131
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 131
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_re9:dffpipe6|dffe7a*}] File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc Line: 131
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] is being clocked by cmos_pclk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.532               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.513               0.000 clk 
    Info (332119):    21.135               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.409               0.000 clk 
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -5.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.563            -432.056 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.213               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.581               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.877               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.695               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.517               0.000 clk 
    Info (332119):    15.320               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
    Info (332114): Worst Case Available Settling Time: 9.037 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] is being clocked by cmos_pclk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 2.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.166               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.981               0.000 clk 
    Info (332119):    21.731               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 clk 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -4.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.839            -375.387 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.935               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.063               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.308               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.671               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.417               0.000 clk 
    Info (332119):    15.299               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
    Info (332114): Worst Case Available Settling Time: 9.133 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] is being clocked by cmos_pclk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 6.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.023               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.200               0.000 clk 
    Info (332119):    26.784               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 clk 
    Info (332119):     0.177               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -2.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.010            -153.281 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.753               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.178               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.347               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.275               0.000 clk 
    Info (332119):    15.361               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.464
    Info (332114): Worst Case Available Settling Time: 9.575 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Fri Jun 01 20:08:38 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


