// Seed: 3528057238
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    input wire id_4,
    input tri1 id_5
);
  uwire id_7 = 1'b0;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wand id_8,
    output tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wor id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20,
    input supply1 id_21
);
  assign id_15 = id_5 ? id_10 : 1'b0;
  assign id_8  = 1;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_2,
      id_19,
      id_14,
      id_11
  );
endmodule
