
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of  universal shift register
---

## âœ… Day 21 - universal shift register 

 

![universal shift register](./images/usr_schematic.png)

**Description:**  
  the scematic of universal shift register

 

### ðŸ”¬ Simulation Result

 **Description:**  - <br>
 in this simulation  we see that 4:1 mux with 2 select line <br>
 4th line - parallel load <br>
 3rd line - shift right <br>
 2nd line - shift left <br>
 1st line - hold value <br>
 
![Simulation Waveform](./images/usr_sim.png)

**Description:**  
simulation results.
simualtion results of universal shift register 
 
