
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001532                       # Number of seconds simulated (Second)
simTicks                                   1531864500                       # Number of ticks simulated (Tick)
finalTick                                  2528090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     18.71                       # Real time elapsed on the host (Second)
hostTickRate                                 81890633                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                      6858364                       # Number of instructions simulated (Count)
simOps                                        7313179                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   366633                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     390946                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          3063729                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5426504                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5462612                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    128                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                40089                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             30812                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3058435                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.786081                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.726491                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1899595     62.11%     62.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    143646      4.70%     66.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    141988      4.64%     71.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    141948      4.64%     76.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     88572      2.90%     78.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    163755      5.35%     84.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    135524      4.43%     88.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    124317      4.06%     92.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    219090      7.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3058435                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3779      6.76%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                 16      0.03%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      6.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  50559     90.39%     97.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1582      2.83%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2375382     43.48%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     43.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       107977      1.98%     45.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        97367      1.78%     47.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     47.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     47.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        54043      0.99%     48.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult        55218      1.01%     49.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      1295446     23.71%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1095693     20.06%     93.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       381485      6.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5462612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.782995                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               55936                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010240                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8617417                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2803754                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2770440                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5422305                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2662885                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2644023                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2782559                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2735989                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           5460121                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1095646                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2490                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   8                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1477087                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          14571                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       381441                       # Number of stores executed (Count)
system.cpu.numRate                           1.782181                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5294                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5200567                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5386285                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.589114                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.589114                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.697463                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.697463                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4971898                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2517720                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    6997689                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1346532                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1347390                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5385944                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1053036                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        382230                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        28928                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        23232                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   14649                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             14580                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               482                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                14098                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   10                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   14089                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999362                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              53                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               53                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           33261                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               480                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3053815                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.763791                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.223251                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2282366     74.74%     74.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           46918      1.54%     76.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           22737      0.74%     77.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           32282      1.06%     78.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           21560      0.71%     78.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            6510      0.21%     79.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           19064      0.62%     79.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           15146      0.50%     80.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          607232     19.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3053815                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5200572                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5386290                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1425859                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1046042                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      14395                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2635390                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3821655                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2356369     43.75%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       107648      2.00%     45.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        96989      1.80%     47.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     47.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     47.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        53824      1.00%     48.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        53824      1.00%     49.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      1291776     23.98%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1046042     19.42%     92.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       379817      7.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5386290                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        607232                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1327443                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1327443                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1327443                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1327443                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        67101                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           67101                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        67101                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          67101                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5383371042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5383371042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5383371042                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5383371042                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1394544                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1394544                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1394544                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1394544                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.048117                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.048117                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.048117                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.048117                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 80227.880985                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 80227.880985                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 80227.880985                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 80227.880985                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        95124                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2296                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.430314                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        26635                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             26635                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        26697                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         26697                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        26697                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        26697                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        40404                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        40404                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        40404                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        40404                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3606757998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3606757998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3606757998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3606757998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.028973                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.028973                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.028973                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.028973                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 89267.349718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 89267.349718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 89267.349718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 89267.349718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  40401                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1000958                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1000958                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        13769                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         13769                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1210602000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1210602000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1014727                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1014727                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013569                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013569                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 87922.289200                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 87922.289200                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          278                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          278                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        13491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        13491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1180680000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1180680000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.013295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.013295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 87516.121859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 87516.121859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       326485                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         326485                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        53332                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        53332                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4172769042                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4172769042                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       379817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       379817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.140415                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.140415                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 78241.375572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 78241.375572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        26419                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        26419                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        26913                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        26913                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2426077998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2426077998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.070858                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.070858                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90145.208561                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90145.208561                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               489887                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              40401                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.125616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          270                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          738                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5618577                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5618577                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   251382                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2038679                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    717705                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 49999                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    670                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                14090                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5433477                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             345878                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        5252650                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       14649                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              14091                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2711885                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1344                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    344034                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    27                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3058435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.778823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.239821                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2272059     74.29%     74.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    28820      0.94%     75.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    94521      3.09%     78.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2185      0.07%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2299      0.08%     78.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    14574      0.48%     78.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3127      0.10%     79.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    11631      0.38%     79.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   629219     20.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3058435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004781                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.714463                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         343982                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            343982                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        343982                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           343982                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           52                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              52                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           52                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             52                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4551500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4551500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4551500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4551500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       344034                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        344034                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       344034                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       344034                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000151                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000151                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000151                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000151                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 87528.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 87528.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 87528.846154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 87528.846154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                43                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           10                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           42                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3435000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3435000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3435000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3435000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     43                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       343982                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          343982                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           52                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            52                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4551500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4551500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       344034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       344034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000151                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000151                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 87528.846154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 87528.846154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 3142                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 43                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              73.069767                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1376179                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1376179                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       670                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5214                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    35236                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5426514                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1053036                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  382230                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    35184                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            472                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            9                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  481                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5415737                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5414463                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3486611                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5468673                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.767279                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.637561                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       37200                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6967                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  45                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2392                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                37998                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1996                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1046042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.249654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            23.591604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1006576     96.23%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                23653      2.26%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   53      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   60      0.01%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   66      0.01%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   28      0.00%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  558      0.05%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  385      0.04%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   22      0.00%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  102      0.01%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 29      0.00%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.00%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  8      0.00%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 49      0.00%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11161      1.07%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                392      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 79      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                549      0.05%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 33      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 22      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 63      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 23      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 22      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 30      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 28      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 67      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 45      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                125      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 68      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 83      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1658      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1046042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    670                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   278838                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1053079                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    734434                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                991414                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5432067                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 47928                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    923                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  50916                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 866540                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6389933                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16298094                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4942884                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4616358                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               6327053                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    62805                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    323943                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          7864093                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10843860                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5200567                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5386285                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                   42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                40404                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   40446                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               40404                       # number of overall misses (Count)
system.l2.overallMisses::total                  40446                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3370500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3545380000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3548750500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3370500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3545380000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3548750500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              40404                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 40446                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             40404                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                40446                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        80250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 87748.242748                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87740.456411                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        80250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 87748.242748                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87740.456411                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                24656                       # number of writebacks (Count)
system.l2.writebacks::total                     24656                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            40404                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               40446                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           40404                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              40446                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2940500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3141360000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3144300500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2940500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3141360000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3144300500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70011.904762                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77748.737749                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77740.703654                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70011.904762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77748.737749                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77740.703654                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          40510                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3370500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3370500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        80250                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        80250                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2940500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2940500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70011.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70011.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data            26913                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               26913                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2384946500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2384946500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          26913                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             26913                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88616.895181                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88616.895181                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        26913                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           26913                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2115816500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2115816500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78616.895181                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78616.895181                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data        13491                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           13491                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1160433500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1160433500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        13491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         13491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86015.380624                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86015.380624                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        13491                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        13491                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1025543500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1025543500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76016.863094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76016.863094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           43                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               43                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           43                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        26635                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            26635                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        26635                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        26635                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        84346                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      40510                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.082103                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      10.945722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        40.703197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4044.351082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.009937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.987390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  271                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2305                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1520                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     687630                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    687630                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     24656.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        43.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     40404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000101612500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1539                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1539                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              100125                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              23156                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       40447                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      24656                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     40447                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    24656                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 40447                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                24656                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   14739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   18009                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    7499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.335283                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     22.780715                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.701485                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            366     23.78%     23.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31           912     59.26%     83.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           114      7.41%     90.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           117      7.60%     98.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             2      0.13%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             3      0.19%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            8      0.52%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.06%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            3      0.19%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            2      0.13%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.06%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      0.13%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.06%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.06%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            2      0.13%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.06%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.021442                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.019962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.231314                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1521     98.83%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               10      0.65%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3      0.19%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      0.26%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2588608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1577984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1689841366.51773071                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1030106775.10967851                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1531926000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23530.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2585856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1578048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1796503.541925542522                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1688044862.975805044174                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1030148554.261816263199                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           43                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        40404                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        24656                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1175250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1478610750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  38624169750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27331.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36595.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1566522.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2585792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2588544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1577984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1577984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        40403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           40446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        24656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          24656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1796504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1688003084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1689799587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1796504                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1796504                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1030106775                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1030106775                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1030106775                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1796504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1688003084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2719906362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                40447                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               24657                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               721404750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             202235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1479786000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17835.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36585.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               36983                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              22566                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   749.525180                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   614.676216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   338.697163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          216      3.88%      3.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          488      8.78%     12.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          384      6.91%     19.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          359      6.46%     26.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          285      5.13%     31.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          409      7.36%     38.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          298      5.36%     43.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          377      6.78%     50.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2744     49.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2588608                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1578048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1689.841367                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1030.148554                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               13.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        19763520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        10477995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      142949940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      63391680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 121084080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    464415480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    199869600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1021952295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   667.129694                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    510041750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     51220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    977687250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        20113380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        10690515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      146427120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      65317860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 121084080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    479137440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    187410240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1030180635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   672.501148                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    478531250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     51220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1009036250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13532                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         24656                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             15581                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              26913                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             26913                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13534                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       121129                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  121129                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      4166464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4166464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              40447                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    40447    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                40447                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           191948000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          211232500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          80684                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        40237                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              13531                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        51291                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           43                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            29620                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             26913                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            26913                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             42                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         13491                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          128                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       121206                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 121334                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4290304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 4295808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           40510                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1577984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             80956                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003829                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.061763                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   80646     99.62%     99.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     310      0.38%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               80956                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2528090500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           67123000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             64500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          60601500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         80890                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        40444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             310                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     28178500                       # Number of ticks simulated (Tick)
finalTick                                  2556269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                277983336                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682184                       # Number of bytes of host memory used (Byte)
simInsts                                      6868448                       # Number of instructions simulated (Count)
simOps                                        7325195                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 67677635                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   72169589                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            56357                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20116                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      250                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17759                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     50                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8503                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4925                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  95                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36043                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.492717                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.349551                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29731     82.49%     82.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2214      6.14%     88.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1397      3.88%     92.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       752      2.09%     94.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       648      1.80%     96.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       488      1.35%     97.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       419      1.16%     98.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       203      0.56%     99.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       191      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36043                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     107     22.62%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     22.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    224     47.36%     69.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   142     30.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          493      2.78%      2.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11173     62.91%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           33      0.19%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4172     23.49%     89.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1861     10.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17759                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.315116                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 473                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026634                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    71524                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   28584                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16143                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      561                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     298                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             254                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17433                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         306                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17449                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4066                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       311                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5906                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3042                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1840                       # Number of stores executed (Count)
system.cpu.numRate                           0.309615                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             166                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20314                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10084                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12016                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.588754                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.588754                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.178931                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.178931                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      17888                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11526                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        254                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2772                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2832                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2217                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4495                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2083                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          573                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          134                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5116                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3522                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1854                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  232                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1548                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.834951                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     415                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             630                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              611                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           85                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8578                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               699                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34241                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.351304                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.325601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30638     89.48%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1347      3.93%     93.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             580      1.69%     95.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             289      0.84%     95.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             389      1.14%     97.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             175      0.51%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             127      0.37%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             106      0.31%     98.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             590      1.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34241                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10097                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12029                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4190                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2641                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11222                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7711     64.10%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2641     21.96%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12029                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           590                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4448                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4448                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4448                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4448                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          769                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             769                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          769                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            769                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     70098993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     70098993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     70098993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     70098993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5217                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5217                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5217                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5217                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.147403                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.147403                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.147403                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.147403                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 91156.037711                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91156.037711                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 91156.037711                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 91156.037711                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3519                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           25                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      70.380000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          215                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               215                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          439                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          439                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          330                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          330                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33618499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33618499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33618499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33618499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101874.239394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101874.239394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101874.239394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101874.239394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    336                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3042                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3042                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          702                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           702                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     65285000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     65285000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.187500                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.187500                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 92998.575499                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 92998.575499                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          391                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          391                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          311                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          311                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     31853500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     31853500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 102422.829582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 102422.829582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       397000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       397000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 132333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 132333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       394000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       394000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 131333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 131333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1406                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1406                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           67                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           67                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4813993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4813993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.045485                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.045485                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71850.641791                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71850.641791                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           48                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           48                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1764999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1764999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012899                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012899                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92894.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92894.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               939161                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             690.559559                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          914                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21508                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21508                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8506                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22623                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3782                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   407                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    725                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1442                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    90                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  22521                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   307                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8150                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          21986                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5116                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1982                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23922                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1620                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  416                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2745                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2900                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   219                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.700191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.027804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31365     87.02%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      403      1.12%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      473      1.31%     89.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      442      1.23%     90.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      452      1.25%     91.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      556      1.54%     93.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      286      0.79%     94.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      270      0.75%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1796      4.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090778                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.390120                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2612                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2612                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2612                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2612                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          288                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             288                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          288                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            288                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24540500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24540500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24540500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24540500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2900                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2900                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2900                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2900                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099310                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099310                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099310                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099310                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 85210.069444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 85210.069444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 85210.069444                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 85210.069444                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          452                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     150.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          225                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               225                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          226                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          226                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          226                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          226                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19386000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19386000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19386000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19386000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.077931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.077931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.077931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.077931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85778.761062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85778.761062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85778.761062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85778.761062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    225                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2612                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2612                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24540500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24540500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 85210.069444                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 85210.069444                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          226                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          226                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.077931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.077931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85778.761062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85778.761062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               428992                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                481                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             891.875260                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11825                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11825                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       725                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7411                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1599                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  20437                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   87                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4495                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2083                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   250                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1497                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          704                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  788                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    16954                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16397                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8645                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14481                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.290949                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596989                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         146                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1882                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    555                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             36.361227                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            78.950391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2175     82.36%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   20      0.76%     83.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.04%     83.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.11%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.15%     83.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.30%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 78      2.95%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 26      0.98%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.38%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 18      0.68%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.34%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 32      1.21%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                155      5.87%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 33      1.25%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.11%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.08%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 14      0.53%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.19%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.19%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.08%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.11%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               27      1.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    725                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8773                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   10297                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10252                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3840                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2156                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  21607                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    528                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1232                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    318                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               19787                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       28607                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    22351                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      213                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11178                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8716                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1839                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54050                       # The number of ROB reads (Count)
system.cpu.rob.writes                           42870                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10084                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12016                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     21                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        21                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    21                       # number of overall hits (Count)
system.l2.overallHits::total                       21                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  205                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  333                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     538                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 205                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 333                       # number of overall misses (Count)
system.l2.overallMisses::total                    538                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18805000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        33405000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52210000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18805000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       33405000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52210000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                226                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                333                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   559                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               226                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               333                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  559                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.907080                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.962433                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.907080                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.962433                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 91731.707317                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 100315.315315                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    97044.609665                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 91731.707317                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 100315.315315                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   97044.609665                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  507                       # number of writebacks (Count)
system.l2.writebacks::total                       507                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              205                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              333                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 538                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             205                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             333                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                538                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16765000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     30055000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       46820000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16765000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     30055000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      46820000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.907080                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.962433                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.907080                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.962433                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 81780.487805                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 90255.255255                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87026.022305                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 81780.487805                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 90255.255255                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87026.022305                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            723                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           205                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              205                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18805000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18805000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          226                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            226                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.907080                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.907080                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 91731.707317                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 91731.707317                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          205                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          205                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16765000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16765000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.907080                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.907080                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 81780.487805                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 81780.487805                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2122500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2122500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96477.272727                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96477.272727                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1902500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1902500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86477.272727                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86477.272727                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data          311                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             311                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     31282500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     31282500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 100586.816720                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 100586.816720                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          311                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          311                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     28152500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     28152500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 90522.508039                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 90522.508039                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          225                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              225                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          225                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          225                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          215                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              215                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          215                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          215                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8303                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4819                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.722972                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      95.370285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        94.193520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3906.436194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.953720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  221                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2349                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1526                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9683                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9683                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       507.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       204.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       333.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000008396250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1403                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                473                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         537                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        507                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       537                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      507                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   537                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  507                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.800000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.308032                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.278253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      3.33%      3.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                1      3.33%      6.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                4     13.33%     20.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                1      3.33%     23.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                7     23.33%     46.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3     10.00%     56.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                2      6.67%     63.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      3.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                3     10.00%     76.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      3.33%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                2      6.67%     86.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                1      3.33%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25                1      3.33%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                2      6.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.766667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.710115                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.454679                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               23     76.67%     76.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      3.33%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3     10.00%     90.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3     10.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                32448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1219653281.75736809                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1151516226.91058779                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28166000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      26978.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        32192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 463331972.958106338978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 756321308.799261808395                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1142431286.264350414276                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          204                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          333                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          507                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8296750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16069250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    690318250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     40670.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     48256.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1361574.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        32448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        32448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          204                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            507                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      463331973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      758592544                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1221924517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    463331973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     463331973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1151516227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1151516227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1151516227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     463331973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     758592544                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2373440744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  537                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 503                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14297250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24366000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26624.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45374.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 311                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                397                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          326                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   202.797546                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   138.318230                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   208.753256                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          144     44.17%     44.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           91     27.91%     72.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           38     11.66%     83.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           18      5.52%     89.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           16      4.91%     94.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      2.15%     96.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.92%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.92%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            6      1.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          326                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              32192                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1219.653282                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1142.431286                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1113840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          595815                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1813560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1195380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12595290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       214080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      19986525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   709.282787                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       446250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     26692250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1256640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          641355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2027760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1430280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12777120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        60960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      20652675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   732.923151                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        48500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27090000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 517                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           507                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               214                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            515                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1797                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1797                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        66944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    66944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                537                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      537    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  537                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3411000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2893500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1258                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                539                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          722                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          225                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              337                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            226                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           311                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          676                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1005                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1681                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        35264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   64064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             723                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     32448                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1282                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003120                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055793                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1278     99.69%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       4      0.31%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1282                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28178500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1000000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            337500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            504000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1120                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          561                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               4                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
