/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [38:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_66z = !(celloutsig_0_28z[1] ? celloutsig_0_61z : celloutsig_0_17z[1]);
  assign celloutsig_1_5z = !(in_data[155] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_8z[8] : celloutsig_1_2z[18]);
  assign celloutsig_0_61z = ~(celloutsig_0_38z | celloutsig_0_31z);
  assign celloutsig_0_64z = ~(celloutsig_0_1z | celloutsig_0_48z);
  assign celloutsig_1_14z = ~celloutsig_1_10z;
  assign celloutsig_0_13z = ~celloutsig_0_5z;
  assign celloutsig_0_52z = ~((celloutsig_0_14z[0] | celloutsig_0_31z) & (celloutsig_0_36z | celloutsig_0_31z));
  assign celloutsig_0_27z = ~((celloutsig_0_5z | celloutsig_0_6z) & (celloutsig_0_14z[2] | celloutsig_0_14z[0]));
  assign celloutsig_0_29z = ~((celloutsig_0_27z | in_data[27]) & (celloutsig_0_22z[11] | celloutsig_0_19z));
  assign celloutsig_1_0z = in_data[148] | ~(in_data[106]);
  assign celloutsig_0_7z = celloutsig_0_1z | celloutsig_0_3z[1];
  assign celloutsig_0_67z = { celloutsig_0_64z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_52z } + celloutsig_0_8z[7:4];
  assign celloutsig_1_6z = { celloutsig_1_2z[10:8], celloutsig_1_3z, celloutsig_1_5z } / { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_7z } === celloutsig_0_8z[3:0];
  assign celloutsig_0_34z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_15z } === celloutsig_0_22z[11:4];
  assign celloutsig_0_48z = { in_data[89:85], celloutsig_0_3z } >= { in_data[84], celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_7z = { celloutsig_1_4z[20:13], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } <= celloutsig_1_2z[18:8];
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z } <= celloutsig_1_11z[18:6];
  assign celloutsig_1_18z = { celloutsig_1_8z[10:6], celloutsig_1_3z } <= celloutsig_1_4z[11:6];
  assign celloutsig_0_85z = ! { celloutsig_0_67z[1:0], celloutsig_0_47z, celloutsig_0_66z, celloutsig_0_48z };
  assign celloutsig_1_3z = ! { in_data[110:102], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = ! { celloutsig_1_11z[14:12], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_38z = { celloutsig_0_2z[4:3], celloutsig_0_29z, celloutsig_0_23z } || { celloutsig_0_14z[1:0], celloutsig_0_11z, celloutsig_0_27z };
  assign celloutsig_0_15z = { in_data[35:18], celloutsig_0_6z } || { celloutsig_0_2z[8:7], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z } || { celloutsig_0_17z[0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_27z } || { celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z } < in_data[42:37];
  assign celloutsig_1_9z = { celloutsig_1_4z[6:0], celloutsig_1_7z } < celloutsig_1_2z[36:29];
  assign celloutsig_0_1z = in_data[64:61] < in_data[58:55];
  assign celloutsig_0_86z = celloutsig_0_12z[2] & ~(celloutsig_0_43z[2]);
  assign celloutsig_0_22z = celloutsig_0_3z[4] ? { celloutsig_0_2z[5:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_1z } : { celloutsig_0_2z[10:1], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_43z = - { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_8z = - { celloutsig_0_2z[12:1], celloutsig_0_1z };
  assign celloutsig_0_9z = - celloutsig_0_8z[3:1];
  assign celloutsig_0_10z = - celloutsig_0_3z[3:1];
  assign celloutsig_0_12z = - { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_35z = - { celloutsig_0_3z[3:1], celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_22z[7:1], celloutsig_0_16z, celloutsig_0_16z } !== { celloutsig_0_35z[3:0], celloutsig_0_3z };
  assign celloutsig_0_47z = celloutsig_0_3z !== celloutsig_0_35z[4:0];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_4z } !== { celloutsig_0_10z[2], celloutsig_0_10z };
  assign celloutsig_1_2z = ~ in_data[172:134];
  assign celloutsig_1_8z = ~ celloutsig_1_2z[33:21];
  assign celloutsig_1_11z = ~ { celloutsig_1_2z[7:3], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_4z = { celloutsig_1_2z[33:7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } | { celloutsig_1_2z[37:9], celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_12z[2:0] | celloutsig_0_8z[9:7];
  assign celloutsig_0_17z = { in_data[21:20], celloutsig_0_7z } | { celloutsig_0_12z[1], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_0z = & in_data[86:84];
  assign celloutsig_0_16z = & { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_19z = & { celloutsig_0_8z[2:0], in_data[86:84] };
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_1z, in_data[6:5] };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[168:166] };
  assign celloutsig_1_10z = | { celloutsig_1_6z[2:0], celloutsig_1_0z, in_data[168:166] };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z[11:9], celloutsig_0_1z };
  assign celloutsig_0_18z = ^ { in_data[51:46], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_21z = ^ { celloutsig_0_2z[6:4], celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_2z[10:9], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_12z } << { in_data[163:162], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[48:47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_13z = { celloutsig_1_6z[4:3], celloutsig_1_3z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[83:71];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_28z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_28z = { in_data[94:92], celloutsig_0_11z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
