

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Thu Jun 18 07:31:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.767|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15617|  15617|  15617|  15617|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- pool_layer2_label18         |  15616|  15616|       976|          -|          -|    16|    no    |
        | + pool_layer2_label181       |    169|    169|         1|          -|          -|   169|    no    |
        | + pool_layer2_label13        |    804|    804|       134|          -|          -|     6|    no    |
        |  ++ pool_layer2_label14      |    132|    132|        22|          -|          -|     6|    no    |
        |   +++ pool_layer2_label6     |     20|     20|        10|          -|          -|     2|    no    |
        |    ++++ pool_layer2_label15  |      8|      8|         4|          -|          -|     2|    no    |
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    280|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     66|    239|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    164|
|Register         |        -|      -|    154|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|    220|    683|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U25  |lenet_hls_fcmp_32ns_32ns_1_1_1  |        0|      0|  66|  239|
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |Total                               |                                |        0|      0|  66|  239|
    +------------------------------------+--------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |pool_buff_U  |pool2_pool_buff  |        1|  0|   0|   169|   32|     1|         5408|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total        |                 |        1|  0|   0|   169|   32|     1|         5408|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_299_p2         |     *    |      0|  0|  13|           4|           4|
    |array_access_fu_347_p2  |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_263_p2           |     +    |      0|  0|  13|           4|           2|
    |j_1_fu_311_p2           |     +    |      0|  0|  13|           4|           2|
    |k_1_fu_228_p2           |     +    |      0|  0|  15|           5|           1|
    |l_1_fu_283_p2           |     +    |      0|  0|  10|           1|           2|
    |m_1_fu_331_p2           |     +    |      0|  0|  10|           1|           2|
    |p_1_fu_240_p2           |     +    |      0|  0|  15|           8|           1|
    |tmp4_fu_337_p2          |     +    |      0|  0|  13|           4|           4|
    |tmp_9_fu_289_p2         |     +    |      0|  0|  13|           4|           4|
    |ap_block_state10        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_368_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_377_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_222_p2     |   icmp   |      0|  0|  11|           5|           6|
    |exitcond8_fu_277_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond9_fu_234_p2     |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_325_p2      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_13_fu_362_p2        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_305_p2         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_251_p2         |   icmp   |      0|  0|   9|           4|           4|
    |tmp_6_fu_257_p2         |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_352_p2         |    or    |      0|  0|   2|           1|           1|
    |value_1_fu_382_p3       |  select  |      0|  0|  32|           1|          32|
    |value_3_fu_389_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 280|          80|         130|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  50|         11|    1|         11|
    |ap_done             |   9|          2|    1|          2|
    |i_reg_167           |   9|          2|    4|          8|
    |in_V_blk_n          |   9|          2|    1|          2|
    |j_reg_179           |   9|          2|    4|          8|
    |k_reg_145           |   9|          2|    5|         10|
    |l_reg_191           |   9|          2|    2|          4|
    |m_reg_202           |   9|          2|    2|          4|
    |out_V_blk_n         |   9|          2|    1|          2|
    |p_reg_156           |   9|          2|    8|         16|
    |pool_buff_address0  |  15|          3|    8|         24|
    |real_start          |   9|          2|    1|          2|
    |tmp_1_fu_104        |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 164|         36|   70|        157|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  10|   0|   10|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_reg_167        |   4|   0|    4|          0|
    |j_reg_179        |   4|   0|    4|          0|
    |k_1_reg_409      |   5|   0|    5|          0|
    |k_reg_145        |   5|   0|    5|          0|
    |l_1_reg_441      |   2|   0|    2|          0|
    |l_reg_191        |   2|   0|    2|          0|
    |m_1_reg_464      |   2|   0|    2|          0|
    |m_reg_202        |   2|   0|    2|          0|
    |or_cond_reg_480  |   1|   0|    1|          0|
    |p_reg_156        |   8|   0|    8|          0|
    |start_once_reg   |   1|   0|    1|          0|
    |tmp_15_reg_433   |   1|   0|    1|          0|
    |tmp_1_fu_104     |  32|   0|   32|          0|
    |tmp_2_reg_451    |   1|   0|    1|          0|
    |tmp_5_reg_469    |   1|   0|    1|          0|
    |tmp_s_reg_446    |   8|   0|    8|          0|
    |value_3_reg_491  |  32|   0|   32|          0|
    |value_reg_484    |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 154|   0|  154|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     pool2    | return value |
|start_full_n  |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_out     | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_write   | out |    1| ap_ctrl_hs |     pool2    | return value |
|out_V_din     | out |   32|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|in_V_dout     |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

