// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtaiga_sim.h for the primary calling header

#include "verilated.h"

#include "Vtaiga_sim__Syms.h"
#include "Vtaiga_sim___024root.h"

VL_INLINE_OPT void Vtaiga_sim___024root___sequent__TOP__0(Vtaiga_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtaiga_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtaiga_sim___024root___sequent__TOP__0\n"); );
    // Init
    CData/*4:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*5:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index;
    CData/*3:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*3:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running;
    VlWide<4>/*108:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count;
    CData/*0:0*/ TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo__DOT____Vdly__valid;
    CData/*0:0*/ TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo__DOT____Vdly__valid;
    // Body
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U];
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U];
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U];
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U];
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__done 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.done;
    __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index;
    __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__begin_read_counter 
        = vlSelf->taiga_sim__DOT__begin_read_counter;
    vlSelf->__Vdly__taiga_sim__DOT__read_counter = vlSelf->taiga_sim__DOT__read_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__arready 
        = vlSymsp->TOP__taiga_sim__DOT__m_axi.arready;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid 
        = vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid;
    vlSelf->__Vdly__taiga_sim__DOT__begin_write_counter 
        = vlSelf->taiga_sim__DOT__begin_write_counter;
    vlSelf->__Vdly__taiga_sim__DOT__write_counter = vlSelf->taiga_sim__DOT__write_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__awready 
        = vlSymsp->TOP__taiga_sim__DOT__m_axi.awready;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready 
        = vlSymsp->TOP__taiga_sim__DOT__m_axi.wready;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__write_burst_count 
        = vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_burst_count;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
        = vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
    __Vdly__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running 
        = vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index;
    __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count;
    vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__burst_count 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__burst_count;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
    vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__read_count 
        = vlSelf->taiga_sim__DOT__l2_to_mem__DOT__read_count;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 = 0U;
    __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 = 0U;
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result;
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result;
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result;
    vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__axi_arvalid = vlSelf->taiga_sim__DOT__axi_arvalid;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0 = 0U;
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0 = 0U;
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index;
    TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo__DOT____Vdly__valid 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1 = 0U;
    TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo__DOT____Vdly__valid 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2 = 0U;
    __Vdly__taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy 
        = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v0 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v1 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v2 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__quotient 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.__Vdly__quotient 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.quotient;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 = 0U;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fetch_id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
    vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__pc_id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__pc_id;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v0 = 0U;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0 = 0U;
    vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.ras_block.read_index_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.branch_fetched)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.ras_block.read_index_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.branch_fetched)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.ras_block.read_index_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.inv_ack)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[0].inv_response_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ (1U | (IData)(vlSelf->rst)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[1].inv_response_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.rd_data_ack)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[0].returndata_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ (1U | (IData)(vlSelf->rst)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[1].returndata_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__1__KET__.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk2[1].input_data_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.renamer_block.inuse_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.fp_renamer_block.inuse_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ (1U | (IData)(vlSelf->rst)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.mem_returndata.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__0__KET__.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk2[0].input_data_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__0__KET__.push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.inv_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[0].inv_response_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__.push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                         >> 4U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[1].inv_response_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.rd_data_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[0].returndata_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.rd_data_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[0].returndata_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ (1U | ((IData)(vlSelf->rst) 
                                      | (~ ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push) 
                                            >> 1U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[1].returndata_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ (1U | ((IData)(vlSelf->rst) 
                                      | (~ ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push) 
                                            >> 1U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk5[1].returndata_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.wr_data_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__0__KET__.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk2[0].input_data_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.wr_data_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__0__KET__.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk2[0].input_data_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->ddr_axi_rvalid)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count) 
                                         >> 4U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.mem_returndata.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->ddr_axi_rvalid)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count) 
                                         >> 4U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.mem_returndata.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.renamer_block.inuse_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.renamer_block.inuse_list_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rename_valid)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:92: Assertion failed in %Ntaiga_sim.cpu.fp_renamer_block.free_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_free_list.sv", 92, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:92: Assertion failed in %Ntaiga_sim.cpu.renamer_block.free_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_free_list.sv", 92, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rename_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:90: Assertion failed in %Ntaiga_sim.cpu.fp_renamer_block.free_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_free_list.sv", 90, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:90: Assertion failed in %Ntaiga_sim.cpu.renamer_block.free_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_free_list.sv", 90, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.data_attributes_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__data_attributes.push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.data_attributes_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__advance)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_addr_fifo.full)) 
                                      | (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__advance)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_addr_fifo.full)) 
                                      | (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.fp_renamer_block.inuse_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.fp_renamer_block.inuse_list_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__mem.wr_data_read)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.mem_data.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__mem.wr_data_read)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.mem_data.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ ((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                                         >> 5U) & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full))) 
                                       & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out)))) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__mem.wr_data_read)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.mem_data.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.id_block.genblk1.fp_inst_id_management.fp_issued_id_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__flush_or_rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.fetch_block.attributes_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.id_block.genblk1.fp_inst_id_management.fp_issued_id_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo.potential_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.id_block.genblk1.fp_inst_id_management.fp_issued_id_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__1__KET__.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk1[1].input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__0__KET__.pop)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.l2_arb.genblk1[0].input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.request_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__0__KET__.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.l2_arb.genblk1[0].input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.request_push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__0__KET__.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk1[0].input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__flush_or_rst) 
                                | ((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
                                       | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__itlb.is_fault))) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid)) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.fetch_block.attributes_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__flush_or_rst) 
                                | ((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
                                       | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__itlb.is_fault))) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid)) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.fetch_block.attributes_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
                                        & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store)) 
                                       & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id_v)))) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.inv_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[0].inv_response_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
}

extern const VlWide<9>/*287:0*/ Vtaiga_sim__ConstPool__CONST_h5285fb67_0;
extern const VlUnpacked<QData/*63:0*/, 256> Vtaiga_sim__ConstPool__TABLE_h95de7929_0;
extern const VlUnpacked<CData/*0:0*/, 256> Vtaiga_sim__ConstPool__TABLE_hbdb5e6c2_0;

VL_INLINE_OPT void Vtaiga_sim___024root___sequent__TOP__1(Vtaiga_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtaiga_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtaiga_sim___024root___sequent__TOP__1\n"); );
    // Init
    CData/*0:0*/ taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    CData/*0:0*/ taiga_sim__DOT____Vlvbound_hb000006e__0;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected;
    IData/*31:0*/ taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment;
    QData/*42:0*/ taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow;
    SData/*10:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalize_shift_amt_swapped;
    SData/*10:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt_swapped;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap;
    QData/*51:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__residual_bits;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__invalid_operation;
    QData/*55:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__subtraction;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_by_zero;
    IData/*31:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__special_case_result;
    QData/*63:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_if_overflow;
    SData/*10:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shift_amt;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift;
    VlWide<5>/*158:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in;
    VlWide<5>/*158:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result;
    VlWide<5>/*158:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed;
    QData/*51:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__hidden_norm;
    VlWide<4>/*103:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT____Vcellout__round__roundup;
    SData/*10:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_overflow_norm;
    SData/*11:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_right_shift;
    SData/*11:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_left_shift;
    CData/*0:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_less_than_left_shift_amt;
    VlWide<5>/*158:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left;
    VlWide<5>/*158:0*/ taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right;
    CData/*0:0*/ __Vfunc_address_range_check__1__Vfuncout;
    IData/*31:0*/ __Vfunc_address_range_check__1__addr;
    IData/*16:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__Vfuncout;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__pc;
    IData/*16:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__Vfuncout;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__pc;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__8__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__9__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__10__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__11__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__12__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__13__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__14__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__15__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__16__Vfuncout;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__17__Vfuncout;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__Vfuncout;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__a;
    CData/*0:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__b;
    VlWide<5>/*158:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i;
    VlWide<5>/*158:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in;
    IData/*31:0*/ __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i;
    CData/*7:0*/ __Vtableidx3;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0;
    CData/*4:0*/ __Vdlyvval__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*3:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    QData/*43:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0;
    IData/*29:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0;
    CData/*5:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count;
    CData/*3:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*3:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    QData/*34:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*3:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    QData/*42:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*3:0*/ __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    CData/*5:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0;
    CData/*5:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*3:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    CData/*4:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    SData/*8:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    IData/*22:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    IData/*22:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*5:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    IData/*17:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*4:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*5:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    IData/*17:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*4:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v2;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*3:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    QData/*43:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    CData/*1:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0;
    QData/*42:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0;
    CData/*3:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3;
    CData/*1:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0;
    IData/*31:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3;
    CData/*1:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v3;
    CData/*0:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1;
    CData/*6:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3;
    CData/*3:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0;
    CData/*3:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1;
    QData/*52:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0;
    QData/*52:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2;
    SData/*11:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1;
    QData/*52:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0;
    QData/*52:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3;
    QData/*51:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0;
    QData/*53:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0;
    VlWide<4>/*103:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3;
    SData/*11:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0;
    SData/*11:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2;
    QData/*54:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v1;
    QData/*53:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0;
    QData/*53:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v1;
    QData/*53:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0;
    SData/*10:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v1;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v1;
    QData/*53:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0;
    VlWide<4>/*103:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0;
    QData/*52:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac__v0;
    CData/*2:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0;
    SData/*12:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0;
    CData/*0:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0;
    QData/*63:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0;
    VlWide<4>/*108:0*/ __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0;
    CData/*4:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0;
    CData/*2:0*/ __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0;
    CData/*4:0*/ __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0;
    IData/*31:0*/ TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v0;
    IData/*31:0*/ TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v1;
    QData/*63:0*/ TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v0;
    QData/*63:0*/ TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v1;
    QData/*63:0*/ TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v2;
    IData/*31:0*/ TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET____DOT__rd;
    CData/*0:0*/ TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo__DOT____Vdly__valid;
    CData/*0:0*/ TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo__DOT____Vdly__valid;
    VlWide<4>/*127:0*/ __Vtemp_h1c5727c1__0;
    VlWide<4>/*127:0*/ __Vtemp_h1c2052ba__0;
    VlWide<4>/*127:0*/ __Vtemp_h6f630389__0;
    VlWide<4>/*127:0*/ __Vtemp_h2f45771b__0;
    VlWide<5>/*159:0*/ __Vtemp_hfa3ab7a8__0;
    VlWide<3>/*95:0*/ __Vtemp_h041f2230__0;
    VlWide<7>/*223:0*/ __Vtemp_ha7602ea7__0;
    VlWide<7>/*223:0*/ __Vtemp_hf5cbfb1a__0;
    VlWide<10>/*319:0*/ __Vtemp_heeb462dd__0;
    VlWide<5>/*159:0*/ __Vtemp_hf725ef03__0;
    VlWide<3>/*95:0*/ __Vtemp_h94d9bf51__0;
    VlWide<3>/*95:0*/ __Vtemp_hf7c80da1__0;
    VlWide<3>/*95:0*/ __Vtemp_hef1d8ee0__0;
    VlWide<5>/*159:0*/ __Vtemp_hfa356fe8__0;
    // Body
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
                                        & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store)) 
                                       & (~ ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id_v) 
                                             >> 1U)))) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                                         >> 4U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.genblk4[1].inv_response_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued)) 
                                   | (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
                                         & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: decode_and_issue.sv:736: Assertion failed in %Ntaiga_sim.cpu.decode_and_issue_block.instruction_issued_with_rd_assertion: both instruction_issued_with_rd set\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/decode_and_issue.sv", 736, "");
            }
        }
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite 
            = (IData)(((0ULL == (0x300000000000ULL 
                                 & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)) 
                       & (3U != (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                               >> 0x2eU))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr 
            = ((1U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                     >> 0x22U)))) ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)
                : ((2U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                         >> 0x22U))))
                    ? (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr 
                       | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r))
                    : ((3U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                             >> 0x22U))))
                        ? (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr 
                           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)))
                        : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r))));
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite = 0U;
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
                                        & (~ (IData)(
                                                     (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                                      >> 8U)))) 
                                       & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT____Vcellout__reserv__abort)))) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.l2_arb.data_attributes_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack)) 
                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.lsq_block.lq_block.load_queue_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_fifo.push)) 
                                   | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.lsq_block.lq_block.load_queue_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                                       >> 4U)) | ((~ 
                                                   (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                                                     >> 3U) 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (7U 
                                                                   & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count))))))) 
                                                  | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.lsq_block.lq_block.load_queue_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.genblk5.div_unit_block.div_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                       >> 4U)) | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid)) 
                                                  | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.genblk5.div_unit_block.div_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.pop)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.fp_madd_inst.add_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.fp_madd_inst.add_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.fp_madd_inst.add_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.pop)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.div.fp_div_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop)) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.sqrt.sqrt_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.div.fp_div_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.div.fp_div_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.sqrt.sqrt_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.div_sqrt_inst.sqrt.sqrt_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
                                       & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                             >> 0xeU)))) 
                                   | (0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: load_store_unit.sv:449: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.invalid_ls_address_assertion: invalid L/S address\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/load_store_unit.sv", 449, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                               [0U] 
                                               >> 0x26U))) 
                                   | (0U != (0x3fU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                        [0U] 
                                                        >> 0x20U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_file.sv:141: Assertion failed in %Ntaiga_sim.cpu.register_file_block.write_to_rd_zero_assertion[0]: write to register zero\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_file.sv", 141, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                               [1U] 
                                               >> 0x26U))) 
                                   | (0U != (0x3fU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                        [1U] 
                                                        >> 0x20U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_file.sv:141: Assertion failed in %Ntaiga_sim.cpu.register_file_block.write_to_rd_zero_assertion[1]: write to register zero\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_file.sv", 141, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.push)) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)) 
                                      | (0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:135: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.attributes_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)((0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid)))) 
                                   | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:139: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.attributes_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 139, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
                                       & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                                          >> 0xdU))) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)) 
                                      | (0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.attributes_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)((0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid)))) 
                                   | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid) 
                                      & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid) 
                                         >> (1U & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out) 
                                                   >> 1U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: load_store_unit.sv:444: Assertion failed in %Ntaiga_sim.cpu.load_store_unit_block.spurious_load_complete_assertion: Spurious load complete detected!\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/load_store_unit.sv", 444, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_UNLIKELY((1U & (~ ((~ ((0x1ffU == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__frac_overflow_parallel_ANDs)) 
                                      | (IData)((1ULL 
                                                 & (((((QData)((IData)(
                                                                       (1U 
                                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                                                           >> 7U)))) 
                                                       << 0x34U) 
                                                      | (0xfffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[3U])) 
                                                             << 0x17U) 
                                                            | ((QData)((IData)(
                                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U])) 
                                                               >> 9U)))) 
                                                     + (QData)((IData)(
                                                                       (1U 
                                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                                                           >> 6U))))) 
                                                    >> 0x35U))))) 
                                  | ((1U & (IData)(
                                                   (1ULL 
                                                    & (((((QData)((IData)(
                                                                          (1U 
                                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                                                              >> 7U)))) 
                                                          << 0x34U) 
                                                         | (0xfffffffffffffULL 
                                                            & (((QData)((IData)(
                                                                                vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[3U])) 
                                                                << 0x17U) 
                                                               | ((QData)((IData)(
                                                                                vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U])) 
                                                                  >> 9U)))) 
                                                        + (QData)((IData)(
                                                                          (1U 
                                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                                                              >> 6U))))) 
                                                       >> 0x35U)))) 
                                     == (0x1ffU == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__frac_overflow_parallel_ANDs)))))))) {
            VL_WRITEF("[%0t] %%Error: fp_normalize_rounding_top.sv:270: Assertion failed in %Ntaiga_sim.cpu.fpu_block.fpu_block.norm_round_inst: 'assert' failed.\n",
                      64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
            VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/fpu/fp_normalize_rounding_top.sv", 270, "");
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | (~ ((~ (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                          >> 0xbU)) 
                                      & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: instruction_metadata_and_id_management.sv:398: Assertion failed in %Ntaiga_sim.cpu.id_block.decode_advanced_without_id_assertion: Decode advanced without ID\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/instruction_metadata_and_id_management.sv", 398, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance)) 
                                   | (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd) 
                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                            >> 3U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: decode_and_issue.sv:740: Assertion failed in %Ntaiga_sim.cpu.decode_and_issue_block.decode_uses_rd_assertion: both decode uses rd are asserted\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/decode_and_issue.sv", 740, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | (IData)(((0U != (0xf80000U 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                           | (0U == (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:211: Assertion failed in %Ntaiga_sim.cpu.renamer_block.rename_rd_zero_assertion: rd zero renamed\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/renamer.sv", 211, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((0U != (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                           >> 0x1bU)) 
                                   | (0U == (0x3fU 
                                             & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:214: Assertion failed in %Ntaiga_sim.cpu.renamer_block.rename_rs_zero_assertion[0]: rs zero renamed\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/renamer.sv", 214, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((0U != (0x1fU & 
                                           vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U])) 
                                   | (0U == (0x3fU 
                                             & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr) 
                                                >> 6U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:214: Assertion failed in %Ntaiga_sim.cpu.renamer_block.rename_rs_zero_assertion[1]: rs zero renamed\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/renamer.sv", 214, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | (~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__inflight_count) 
                                       >> 3U) & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__pc_id_assigned)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: instruction_metadata_and_id_management.sv:394: Assertion failed in %Ntaiga_sim.cpu.id_block.pc_id_assigned_without_pc_id_available_assertion: ID assigned without any ID available\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/instruction_metadata_and_id_management.sv", 394, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram.data_valid)) 
                                   | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid) 
                                      & ((0U >= (1U 
                                                 & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out))) 
                                         & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram.data_valid) 
                                            >> (1U 
                                                & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: fetch.sv:286: Assertion failed in %Ntaiga_sim.cpu.fetch_block.spurious_fetch_complete_assertion: Spurious fetch complete detected!\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/fetch.sv", 286, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | (~ (((IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                [0U] 
                                                >> 0x26U)) 
                                       & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                             >> 0xdU))) 
                                      & (0U == (0x3fU 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                           [0U] 
                                                           >> 0x20U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_bank.sv:67: Assertion failed in %Ntaiga_sim.cpu.register_file_block.register_file_gen[0].reg_group.write_to_zero_reg_assertion: Write to zero reg occured!\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_bank.sv", 67, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | (~ (((IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                [1U] 
                                                >> 0x26U)) 
                                       & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                             >> 0xdU))) 
                                      & (0U == (0x3fU 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                           [1U] 
                                                           >> 0x20U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_bank.sv:67: Assertion failed in %Ntaiga_sim.cpu.register_file_block.register_file_gen[1].reg_group.write_to_zero_reg_assertion: Write to zero reg occured!\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/register_bank.sv", 67, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                        & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                           >> 1U)) 
                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                          >> 0xfU))) 
                                   | (~ ((vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                          >> 0xaU) 
                                         | (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                            >> 0x13U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: decode_and_issue.sv:440: Assertion failed in %Ntaiga_sim.cpu.decode_and_issue_block.ls_input_assertion: store issued with uses_rd\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/decode_and_issue.sv", 440, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->rst) 
                                | ((~ (((vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                         >> 0xcU) & 
                                        ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                         >> 4U)) & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__.ready))) 
                                   | ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: taiga_fifo.sv:137: Assertion failed in %Ntaiga_sim.cpu.genblk5.div_unit_block.div_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1),-12,
                          vlSymsp->name());
                VL_STOP_MT("/localhdd/yuhuig/Research/Tests/compliance-level-data-collection/subnormal-master/taiga-project/../core/taiga_fifo.sv", 137, "");
            }
        }
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr;
    }
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U] 
            << 1U) | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.start));
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U] 
            >> 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U] 
                         << 1U));
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U] 
            >> 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U] 
                         << 1U));
    __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U] 
            >> 0x1fU) | (0x1ffeU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U] 
                                    << 1U)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__1__KET__.new_request 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__new_request
        [1U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.new_request 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__new_request
        [0U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__1__KET__.id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__id
        [1U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.new_request 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__new_request
        [3U];
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst)
            ? 0U : (0xfU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__inflight_count) 
                             + (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)) 
                            - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.branch_fetched))));
    if (vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.wr_data_push) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.wr_data;
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index.value;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite = 0U;
    if (vlSelf->ddr_axi_rvalid) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = (((QData)((IData)((7U & (IData)(vlSelf->ddr_axi_rid)))) 
                << 0x20U) | (QData)((IData)(vlSelf->ddr_axi_rdata)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_write_index.value;
    }
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__.valid 
        = (1U & ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push) 
                                             | ((IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__.valid) 
                                                & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.rd_data_ack))))));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__.valid 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__return_push) 
                                              >> 1U) 
                                             | ((IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__.valid) 
                                                & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__.pop))))));
    if ((0x100U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__unit_fflag_wb_packet))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0 
            = (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__unit_fflag_wb_packet));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0 
            = (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__unit_fflag_wb_packet) 
                     >> 5U));
    }
    if ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst))) {
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index = 0U;
    } else {
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.branch_fetched) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__read_data 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram
            [(0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc 
                        >> 2U))];
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__read_data 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram
            [(0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc 
                        >> 2U))];
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram
            [(0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc 
                        >> 2U))];
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram
            [(0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc 
                        >> 2U))];
    }
    if (((IData)(vlSelf->rst) | (3U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))) {
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter = 0U;
    } else if (((2U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
                | (4U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))) {
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter)));
    }
    __Vdly__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running) 
                                        & (~ (1U & 
                                              (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining) 
                                                - (IData)(1U)) 
                                               >> 4U)))) 
                                       | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.start) 
                                          & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__first_cycle_abort)))));
    if (((IData)(vlSelf->ddr_axi_rvalid) & ((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__read_count) 
                                            == (3U 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                           >> 0xeU)))))) {
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_result_r 
            = vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_result;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.branch_fetched) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__retire = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next;
    if ((1U & (IData)(vlSelf->rst))) {
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index = 0U;
    } else {
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_fifo.push) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__data_attributes.push) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo.potential_push) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
        if ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next))) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
        if (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index 
                = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
                = ((0x1eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                             << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback));
        }
    }
    vlSelf->uart_byte = (0xffU & vlSymsp->TOP__taiga_sim__DOT__m_axi.wdata);
    vlSelf->write_uart = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result) 
                           & (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.wready)) 
                          & (0x1000U == (0x3fffU & vlSymsp->TOP__taiga_sim__DOT__m_axi.awaddr)));
    if (vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.request_push) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__l2_arb__DOT__requests_in
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index.value;
    }
    if ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                << 0x1cU) | (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[0U] 
                             >> 4U));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 
            = (0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                         >> 6U));
    }
    if ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                << 0x1cU) | (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[0U] 
                             >> 4U));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 
            = (0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                         >> 6U));
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse
            [2U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_wb2_float)
                ? (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.data_out)
                : (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 
            = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd) 
                & (0U != (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                   >> 0x13U)))) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_wb2_float));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__pc_id_assigned) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_if;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__pc_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__pc_id;
    }
    if ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = (0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                         >> 6U));
    }
    if ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = (0x1ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__br_results[1U] 
                         >> 6U));
    }
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.new_request) 
                                        & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                                           >> 0xcU)) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.awready)))));
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.new_request) 
                                        & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                                           >> 0xdU)) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.arready)))));
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.new_request) 
                                        & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                                           >> 0xcU)) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.wready)))));
    if ((IData)(((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                   >> 5U) & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full))) 
                 & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out))))) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__l2_arb__DOT__input_data
            [(1U & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out) 
                    >> 6U))];
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_write_index.value;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit_in_progress 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit_in_progress) 
                                        & (~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 2U))) 
                                       | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit)));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__flush_or_rst) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending = 0U;
    } else if (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__itlb.is_fault) 
                | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
                   & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit_address_match))))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending = 1U;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid 
        = ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__flush_or_rst)) 
           & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
               | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__itlb.is_fault)) 
              | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid) 
                 & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)))));
    if (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
         & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_lr))) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0 
            = (0x3fffffffU & (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                      >> 0xdU)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0 
            = vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id;
    }
    if ((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
          & (~ (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                        >> 8U)))) & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT____Vcellout__reserv__abort)))) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id) 
                << 6U) | ((0x3eU & ((IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                             >> 2U)) 
                                    << 1U)) | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT____Vcellout__reserv__abort)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_sq_request) 
         & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
               >> 1U)))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U])) 
                << 0x3fU) | (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[1U])) 
                              << 0x1fU) | ((QData)((IData)(
                                                           vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[0U])) 
                                           >> 1U)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
    }
    __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
            | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__newly_released)) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_stall 
        = ((~ (IData)(vlSelf->rst)) & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
                                         & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match) 
                                            != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__last_unit))) 
                                        | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_stall)) 
                                       & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)));
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_sq_request) 
         & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
               >> 8U)))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                << 0x14U) | (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                             >> 0xcU));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT__ready 
        = ((IData)(vlSelf->rst) | ((((IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid) 
                                     | (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.bvalid)) 
                                    | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT__ready)) 
                                   & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.new_request))));
    __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next
        [1U];
    if ((0x10U & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U])) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[4U] 
                                  << 0xbU) | (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                                              >> 0x15U)))) 
                << 0xcU) | (QData)((IData)(((0xe00U 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                                                >> 3U)) 
                                            | ((0x1c0U 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                                                   >> 3U)) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts) 
                                                   << 2U) 
                                                  | ((2U 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                                                         >> 1U)) 
                                                     | (1U 
                                                        & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[0U]))))))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index;
    }
    TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo__DOT____Vdly__valid 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 4U) 
                                             | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid) 
                                                & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop))))));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__advance_stage
        [1U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1 = 1U;
        VL_EXTEND_WQ(106,53, __Vtemp_h1c2052ba__0, vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__mantissa_mul__DOT__rs1_r);
        VL_EXTEND_WQ(106,53, __Vtemp_h6f630389__0, vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__mantissa_mul__DOT__rs2_r);
        VL_MUL_W(4, __Vtemp_h2f45771b__0, __Vtemp_h1c2052ba__0, __Vtemp_h6f630389__0);
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[0U] 
            = __Vtemp_h2f45771b__0[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[1U] 
            = __Vtemp_h2f45771b__0[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[2U] 
            = __Vtemp_h2f45771b__0[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[3U] 
            = (0x3ffU & __Vtemp_h2f45771b__0[3U]);
    }
    TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo__DOT____Vdly__valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push) 
                                       | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.pop)))));
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__rad 
            = (0xfffffffffffffcULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__normalized_radicand 
                                      << 2U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__current_subtractend 
            = (QData)((IData)((3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__normalized_radicand 
                                             >> 0x36U)))));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.remainder = 0ULL;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient = 0ULL;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress_attr 
            = (7U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
                     >> 0x11U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rs1_expo_r 
            = ((0x800U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
                          << 0xbU)) | (0x7ffU & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U] 
                                                 >> 8U)));
    } else if (((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__terminate)) 
                & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__rad 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__next_rad;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__current_subtractend 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__next_subtractend;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.remainder 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__next_subtractend;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__new_Q;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__advance_stage
        [2U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done
               [1U] & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction
               [2U]);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction
            [2U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0 = 1U;
    }
    __Vdly__taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy) 
                                              & (~ 
                                                 (vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                                  [1U] 
                                                  >> 1U))) 
                                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                >> 2U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold) 
                                              & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_idle))) 
                                             | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                 >> 1U) 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                                   >> 0xeU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT____Vcellinp__in_progress_m__set) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_wb.ack)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__running 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT____Vcellinp__in_progress_m__set) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__running) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_wb.ack)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress) 
                                          & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                                [1U] 
                                                >> 3U)))));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request) 
                                       | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop)))));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request) 
                                       | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid) 
                                          & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.pop)))));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__advance) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.id 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.id;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rm 
            = (7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U]);
        if ((4U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                          >> 3U)))) {
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rd 
                = (((QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                           >> 9U)))) 
                    << 0x3fU) | (((QData)((IData)((0x433U 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ 
                                                                    (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                                     >> 0xaU)))))))) 
                                  << 0x34U) | (QData)((IData)(
                                                              ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                                                                << 0x15U) 
                                                               | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                                  >> 0xbU))))));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.hidden 
                = (1U & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.hidden));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.fflags 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.fflags;
            __Vtemp_h1c5727c1__0[1U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.grs[1U];
            __Vtemp_h1c5727c1__0[2U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.grs[2U];
            __Vtemp_h1c5727c1__0[3U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.grs[3U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[0U] 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.grs[0U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.carry 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.carry;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.safe 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb.safe;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.clz 
                = (0x7ffU & ((IData)(0x34U) - ((IData)(0x1fU) 
                                               - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz))));
        } else if ((2U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                                 >> 3U)))) {
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rd 
                = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U])) 
                    << 0x37U) | (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[3U])) 
                                  << 0x17U) | ((QData)((IData)(
                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U])) 
                                               >> 9U)));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.hidden 
                = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U] 
                         >> 7U));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.fflags 
                = (0x10U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U] 
                            >> 4U));
            __Vtemp_h1c5727c1__0[1U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.grs[1U];
            __Vtemp_h1c5727c1__0[2U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.grs[2U];
            __Vtemp_h1c5727c1__0[3U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.grs[3U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[0U] 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.grs[0U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.carry 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.carry;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.safe 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.safe;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.clz 
                = (0x7ffU & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb.clz));
        } else {
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rd 
                = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U])) 
                    << 0x39U) | (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[1U])) 
                                  << 0x19U) | ((QData)((IData)(
                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U])) 
                                               >> 7U)));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.hidden 
                = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                         >> 6U));
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.fflags 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.fflags;
            __Vtemp_h1c5727c1__0[1U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.grs[1U];
            __Vtemp_h1c5727c1__0[2U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.grs[2U];
            __Vtemp_h1c5727c1__0[3U] = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.grs[3U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[0U] 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.grs[0U];
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.carry 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.carry;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.safe 
                = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.safe;
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.clz 
                = (0x7ffU & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb.clz));
        }
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[1U] 
            = __Vtemp_h1c5727c1__0[1U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[2U] 
            = __Vtemp_h1c5727c1__0[2U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[3U] 
            = __Vtemp_h1c5727c1__0[3U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.done 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.new_request;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__advance_norm) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[3U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[4U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[5U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[5U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet[6U];
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__advance_stage
        [3U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3 = 1U;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__advance_shift) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[3U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[4U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[6U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[6U];
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_wb.ack) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__done_r = 0U;
    } else if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.done) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__done_r = 1U;
    }
    if (vlSelf->taiga_sim__DOT__l2_arb__DOT__advance) {
        __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = ((0xffffffffff8ULL & (vlSelf->taiga_sim__DOT__l2_arb__DOT__arb_request 
                                    << 1U)) | (QData)((IData)(
                                                              (((IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i) 
                                                                << 2U) 
                                                               | (3U 
                                                                  & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__arb_request))))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index.value;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id_v 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_v;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id 
            = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
            = vlSelf->taiga_sim__DOT__l2_arb__DOT__requests
            [vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i];
    }
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac
        [0U];
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__advance_stage
        [1U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__r_adder_carry_out 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__adder_carry_out;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs[0U] 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_intermediate[0U] 
               ^ (- (IData)(((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__adder_carry_out)) 
                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
                             [1U]))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs[1U] 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_intermediate[1U] 
               ^ (- (IData)(((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__adder_carry_out)) 
                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
                             [1U]))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs[2U] 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_intermediate[2U] 
               ^ (- (IData)(((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__adder_carry_out)) 
                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
                             [1U]))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs[3U] 
            = (0xffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_intermediate[3U] 
                        ^ (- (IData)(((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__adder_carry_out)) 
                                      & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
                                      [1U])))));
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1 = 1U;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__advance_stage
        [2U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id
            [1U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2 = 1U;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__advance_stage
        [3U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done
            [2U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation
            [3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3 = 1U;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.start) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__divisor_r 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_hidden_bit)) 
                << 0x36U) | (0x3ffffffffffffcULL & 
                             (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2 
                              << 2U)));
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
            = (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_hidden_bit));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__quotient 
            = (0x7ffffffffffff8ULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1 
                                      << 3U));
    } else if ((1U & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__terminate)))) {
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
            = ((1U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__new_PR 
                              >> 0x37U))) ? ((0xfffffffffffffeULL 
                                              & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
                                                 << 1U)) 
                                             | (QData)((IData)(
                                                               (1U 
                                                                & (IData)(
                                                                          (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient 
                                                                           >> 0x36U))))))
                : ((0xfffffffffffffeULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__new_PR 
                                           << 1U)) 
                   | (QData)((IData)((1U & (IData)(
                                                   (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient 
                                                    >> 0x36U)))))));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__quotient 
            = ((0x7ffffffffffffeULL & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient 
                                       << 1U)) | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(
                                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__new_PR 
                                                                                >> 0x37U)))))));
    }
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [3U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [3U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [2U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [1U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [0U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fadd 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_fadd;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fmul 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_fmul;
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__advance) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__early_terminate;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0 
            = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__early_terminate) 
                & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__start_algorithm_r)) 
               | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.done));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__start_algorithm_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__start_algorithm;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_expo_diff 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__expo_diff;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_pre_normalize_shift_amt 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalize_shift_amt;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_pre_normalize_shift_amt 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_hidden_bit_pre_normalized 
        = (1U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT____Vcellout__pre_normalize_rs2__frac_normalized 
                         >> 0x34U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_hidden_bit_pre_normalized 
        = (1U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT____Vcellout__pre_normalize_rs1__frac_normalized 
                         >> 0x34U)));
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rm 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[0U] 
                     >> 0xcU));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__fifo_inputs[0U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__fifo_inputs[1U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__fifo_inputs[2U];
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_frac_pre_normalized 
        = (0xfffffffffffffULL & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT____Vcellout__pre_normalize_rs2__frac_normalized);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_frac_pre_normalized 
        = (0xfffffffffffffULL & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT____Vcellout__pre_normalize_rs1__frac_normalized);
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_zero 
        = (1U & (~ (IData)((0U != vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0U]))));
    if (((vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0U] 
          >> 0x1fU) & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[9U] 
                          >> 0x12U)))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_int_rs1 
            = (- vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0U]);
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_sign = 1U;
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_int_rs1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_sign = 0U;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_sign_inj 
        = (1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U]);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_i2f 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U] 
                 >> 5U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_minmax 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U] 
                 >> 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_class 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U] 
                 >> 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_f2i 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U] 
                 >> 4U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fcmp 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[7U] 
                 >> 2U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed 
        = (1U & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[9U] 
                    >> 0x12U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased 
        = (0x7ffU & (((vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                       << 0xcU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                                   >> 0x14U)) - (IData)(0x3ffU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1 
        = (1U & (((0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                             >> 0x14U)) - (IData)(0x3ffU)) 
                 >> 0xbU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased 
        = (0x7ffU & (- (((vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                          << 0xcU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                                      >> 0x14U)) - (IData)(0x3ffU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31 
        = (0x41eU < (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                               >> 0x14U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30 
        = (0x41dU < (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                               >> 0x14U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_issue_id 
        = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[8U] 
                 >> 0xfU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_opcode 
        = (0x7fU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0xaU] 
                     << 4U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[9U] 
                               >> 0x1cU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fma 
        = (4U == (7U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0xaU]));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[2U])) 
            << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[1U])));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__start_algorithm) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rm 
            = (7U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 0xcU));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__id_in_progress 
            = (7U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 9U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_QNaN 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 1U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_SNaN 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 2U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_SNaN 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 6U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_QNaN 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 5U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_inf 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 3U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_zero 
            = (1U & vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U]);
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_zero 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 4U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_inf 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 7U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_left_shift_amt 
            = (0x7ffU & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U] 
                         >> 3U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_left_shift_amt 
            = (0x7ffU & ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U] 
                          << 8U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                                    >> 0x18U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_normal 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 0x17U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_normal 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
                     >> 0x16U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_hidden_bit 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U] 
                     >> 0xeU));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2 
            = (((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[3U])) 
                << 0x30U) | (((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[2U])) 
                              << 0x10U) | ((QData)((IData)(
                                                           vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U])) 
                                           >> 0x10U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_hidden_bit 
            = (1U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U] 
                     >> 0xfU));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1 
            = (((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[5U])) 
                << 0x30U) | (((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[4U])) 
                              << 0x10U) | ((QData)((IData)(
                                                           vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[3U])) 
                                           >> 0x10U)));
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__advance_stage
        [0U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.id;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v0 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__mul_issue.new_request;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__mantissa_mul__DOT__rs1_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__mantissa_mul__DOT__rs2_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac
            [0U];
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_add 
        = (1U == (0x7fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0xaU] 
                           >> 3U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_fn7 
        = (0x7fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0xaU] 
                    >> 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm 
        = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[0xcU] 
                 >> 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[4U])) 
            << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[3U])));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U])) 
            << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[5U])));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_expo_diff_negate 
        = (0xfffU & (((0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[4U] 
                                 >> 0x14U)) + (1U & 
                                               (~ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__hidden_bit
                                                [1U]))) 
                     - ((0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U] 
                                   >> 0x14U)) + (1U 
                                                 & (~ 
                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__hidden_bit
                                                    [0U])))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap 
        = ((0x800U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__expo_diff))
            ? 1U : ((0U != (0x7ffU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__expo_diff)))
                     ? 0U : (1U & ((0xfffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[6U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[5U])))) 
                                   < (0xfffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[4U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->taiga_sim__DOT__cpu__DOT__fp_pre_processing_packet[3U]))))))));
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__hidden_bit
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v1 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__hidden_bit
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v2 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__hidden_bit
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [3U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [3U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [2U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [1U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [0U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [0U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [3U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [3U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [2U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [2U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [1U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [1U];
    __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [0U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [0U];
    if ((0x40U & vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
         [0U][2U])) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                [0U][1U])) << 0x20U) 
               | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                 [0U][0U])));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (0x3fU & vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
               [0U][2U]);
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.inuse
         [0U])) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__bypass
               [0U] ? (((QData)((IData)(((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                          [0U]) ? vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                         [vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                         [0U]][1U] : 0U))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((0U 
                                                      >= 
                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                      [0U])
                                                      ? 
                                                     vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                                     [
                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                     [0U]][0U]
                                                      : 0U))))
                : vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_data_set
               [((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                  [0U]) & vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                 [0U])][0U]);
        TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v0 = 1U;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.inuse
         [1U])) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__bypass
               [1U] ? (((QData)((IData)(((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                          [1U]) ? vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                         [vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                         [1U]][1U] : 0U))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((0U 
                                                      >= 
                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                      [1U])
                                                      ? 
                                                     vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                                     [
                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                     [1U]][0U]
                                                      : 0U))))
                : vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_data_set
               [((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                  [1U]) & vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                 [1U])][1U]);
        TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v1 = 1U;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.inuse
         [2U])) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__bypass
               [2U] ? (((QData)((IData)(((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                          [2U]) ? vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                         [vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                         [2U]][1U] : 0U))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((0U 
                                                      >= 
                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                      [2U])
                                                      ? 
                                                     vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__fp_register_file_block__commit
                                                     [
                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                                                     [2U]][0U]
                                                      : 0U))))
                : vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_data_set
               [((0U >= vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                  [2U]) & vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__rs_wb_group
                 [2U])][2U]);
        TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v2 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT____Vlvbound_h8712ac2e__0;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v2 = 1U;
    }
    if ((0x100U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_unit_fflag_wb_packet))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0 
            = (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_unit_fflag_wb_packet));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0 
            = (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_unit_fflag_wb_packet) 
                     >> 5U));
    }
    if ((((8U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                 << 3U)) | (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                                  >> 1U))) == (8U | 
                                               ((0x10U 
                                                 & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                                                    << 4U)) 
                                                | (7U 
                                                   & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[0U])));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0 = 1U;
    }
    if ((((8U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                 << 3U)) | (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                                  >> 1U))) == (8U | 
                                               ((0x10U 
                                                 & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                                                    << 3U)) 
                                                | (7U 
                                                   & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                                      >> 3U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[0U])));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1 = 1U;
    }
    if ((((8U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                 << 3U)) | (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                                  >> 1U))) == (8U | 
                                               ((0x10U 
                                                 & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                                                    << 2U)) 
                                                | (7U 
                                                   & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                                      >> 6U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[0U])));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2 = 1U;
    }
    if ((((8U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                 << 3U)) | (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
                                  >> 1U))) == (8U | 
                                               ((0x10U 
                                                 & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                                                    << 1U)) 
                                                | (7U 
                                                   & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                                      >> 9U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3 
            = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[0U])));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3 = 1U;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__stage2_advance) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__result 
            = VL_MULS_QQQ(64, VL_EXTENDS_QQ(64,33, vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__rs1_r), 
                          VL_EXTENDS_QQ(64,33, vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__rs2_r));
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1 = 1U;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.start) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.__Vdly__quotient = 0U;
    } else if (vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.__Vdly__quotient 
            = ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.quotient 
                << 2U) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits));
    }
    if ((((8U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x21U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 4U)) | (7U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x21U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 3U)) | (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 3U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x21U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 2U)) | (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 6U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x21U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 1U)) | (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 9U)))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 = 1U;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_sq_request) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index) 
                                              << 2U)))) 
                & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes)) 
               | (0xffffU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                             << (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index) 
                                         << 2U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h0412e4c3__0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                     >> 9U));
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0 
            = (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[4U] 
                                  << 0xbU) | (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                                              >> 0x15U)))) 
                << 0xbU) | (QData)((IData)(((0x780U 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                                                >> 8U)) 
                                            | ((0x70U 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[3U] 
                                                   >> 8U)) 
                                               | ((8U 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                                                      >> 5U)) 
                                                  | ((4U 
                                                      & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U]) 
                                                     | ((2U 
                                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[0U] 
                                                            << 1U)) 
                                                        | (1U 
                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                                                              >> 1U))))))))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hc604ed0f__0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lsq_entry[2U] 
                     >> 5U));
        if ((0xbU >= (0xfU & ((IData)(3U) * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) {
            vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids 
                = (((~ ((IData)(7U) << (0xfU & ((IData)(3U) 
                                                * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) 
                    & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids)) 
                   | (0xfffU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h0412e4c3__0) 
                                << (0xfU & ((IData)(3U) 
                                            * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))));
            vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed 
                = (((~ ((IData)(7U) << (0xfU & ((IData)(3U) 
                                                * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) 
                    & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed)) 
                   | (0xfffU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hc604ed0f__0) 
                                << (0xfU & ((IData)(3U) 
                                            * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))));
        }
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__stage1_advance) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0 
            = (0U != (3U & vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U]));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                     >> 0xfU));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__rs1_r 
            = (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[2U] 
                                  >> 1U) & ((1U == 
                                             (3U & 
                                              vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U])) 
                                            | (2U == 
                                               (3U 
                                                & vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U])))))) 
                << 0x20U) | (QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[2U] 
                                              << 0x1eU) 
                                             | (vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[1U] 
                                                >> 2U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__rs2_r 
            = (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[1U] 
                                  >> 1U) & ((0U == 
                                             (3U & 
                                              vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U])) 
                                            | (1U == 
                                               (3U 
                                                & vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U])))))) 
                << 0x20U) | (QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[1U] 
                                              << 0x1eU) 
                                             | (vlSelf->taiga_sim__DOT__cpu__DOT__mul_inputs[0U] 
                                                >> 2U)))));
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done) 
                                        & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                              [1U] 
                                              >> 1U))) 
                                       | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.push) 
                                       | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid) 
                                          & (~ (IData)(
                                                       (0U 
                                                        != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid)))))));
    if (vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellout__genblk4__DOT__genblk1__DOT__axi_bus__data_out 
            = vlSymsp->TOP__taiga_sim__DOT__m_axi.rdata;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__advance_stage
        [0U]) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__add_issue.new_request;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs
            [0U][0U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs
            [0U][1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs
            [0U][2U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs
            [0U][3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_in[0U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_in[1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_in[2U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__grs_in[3U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
            [0U];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v1 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract
            [1U];
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0 
            = (7U & ((0x80000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U])
                      ? ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                          << 0x10U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                                       >> 0x10U)) : 
                     vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[0U]));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0 = 1U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[3U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[4U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[5U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[5U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[6U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[7U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[7U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs[8U];
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.data_valid 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bram.data_valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bram.new_request) 
                                       & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                                          >> 0xdU)));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0 
            = (((((((((0x2007U == (0x707fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction)) 
                      | (0x2027U == (0x707fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                     | (0xd0000053U == (0xfff0007fU 
                                        & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                    | (0xd0100053U == (0xfff0007fU 
                                       & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                   | (0xe0000053U == (0xfff0707fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                  | (0x3007U == (0x707fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                 | (0x3027U == (0x707fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
                | (0xd2000053U == (0xfff0007fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction))) 
               | (0xd2100053U == (0xfff0007fU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fetch_wb2_int;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fetch_is_float;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fetch_accu_fcsr;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 
            = (1U | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result) 
                     << 5U));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0 
            = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fetch_is_float) 
                & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fetch_wb2_int))) 
               & (9U != (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_instruction 
                                  >> 2U))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_hold 
        = (((1U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
            | (2U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
           | (5U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_init_clear 
        = (2U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state);
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_issue_hold 
        = (1U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy) 
                  | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                     >> 2U)) | (((((1U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
                                   | (2U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                  | (4U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                 | (5U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                | (6U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))));
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__ras.push) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 
            = ((IData)(4U) + vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__new_index;
    }
    if ((1U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                        [1U] >> 0x26U)) & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 0xdU))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                      [1U]);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (0x3fU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                [1U] >> 0x20U)));
    }
    if ((1U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                        [0U] >> 0x26U)) & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 0xdU))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                      [0U]);
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (0x3fU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                [0U] >> 0x20U)));
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = (0x3fU & ((0x40000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])
                         ? (0x20U | (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index)))
                         : ((0x2000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])
                             ? (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                >> 7U) : (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                          >> 1U))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.potential_push) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = (0x3fU & ((0x40000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])
                         ? (0x20U | (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index)))
                         : ((0x2000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])
                             ? (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                >> 7U) : (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                          >> 1U))));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index;
    }
    if ((0x40000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index 
            = ((6U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                      << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback));
        vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback));
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback));
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback));
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback));
        vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc = 0x80000000U;
    } else if (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc 
            = (0xfffffffcU & vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc);
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc 
        = ((1U & ((vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                   >> 9U) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__interrupt_taken)))
            ? vlSelf->taiga_sim__DOT__cpu__DOT__exception_target_pc
            : ((IData)((0ULL != (0xc0ULL & vlSelf->taiga_sim__DOT__cpu__DOT__gc_inputs)))
                ? vlSelf->taiga_sim__DOT__cpu__DOT__epc
                : (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__gc_inputs 
                           >> 9U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc_override 
        = (1U & (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                    >> 6U) | (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                              >> 9U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__interrupt_taken)) 
                 | (2U == vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 5U) 
                                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r) 
                                                & (~ 
                                                   ((vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                                                     >> 0x1aU) 
                                                    | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid)))))));
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.inuse
         [0U])) {
        TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v0 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__bypass
               [0U] ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                              [vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_wb_group
                              [0U]]) : vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
               [vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_wb_group
               [0U]][0U]);
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v0 = 1U;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.inuse
         [1U])) {
        TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v1 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__bypass
               [1U] ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                              [vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_wb_group
                              [1U]]) : vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
               [vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__rs_wb_group
               [1U]][1U]);
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v1 = 1U;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd) 
         & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            >> 8U))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                     >> 0xfU));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (0x1fU & ((vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
                         << 4U) | (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                   >> 0x1cU)));
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
         | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd) 
            & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                  >> 8U))))) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                     >> 0xfU));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (0x1fU & ((vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
                         << 4U) | (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                   >> 0x1cU)));
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo.potential_push) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = ((0xeU & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                        >> 0xeU)) | (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                           >> 8U)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index;
    }
    if ((4U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.id 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                     >> 0xfU));
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__csr_inputs;
    }
    if (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.start) 
         | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running) 
            & (0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits))))) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder 
            = ((0U == ((2U & ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running)) 
                              << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x_overflow)))
                ? vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x
                : ((1U == ((2U & ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running)) 
                                  << 1U)) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x_overflow)))
                    ? vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x
                    : ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[2U] 
                        << 0xeU) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[1U] 
                                    >> 0x12U))));
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.pop) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr 
            = (0xffU & vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U]);
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done) 
                                        & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                              [1U] 
                                              >> 3U))) 
                                       | ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running) 
                                            & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining) 
                                                - (IData)(1U)) 
                                               >> 4U)) 
                                           | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.start) 
                                              & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__first_cycle_abort))) 
                                          | (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid) 
                                              & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div_ready)) 
                                             & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                                >> 3U)))));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
            = (vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
               >> 2U);
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining 
            = (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining_next));
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
            = (((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[1U] 
                 << 0xeU) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                             >> 0x12U)) << (0x1eU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta)));
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining 
            = (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta) 
                       >> 1U));
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = ((0x3ff80U & ((vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
                             << 0x11U) | (0x1ff80U 
                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                             >> 0xfU)))) 
               | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = ((0x3ff80U & ((vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
                             << 0x11U) | (0x1ff80U 
                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                             >> 0xfU)))) 
               | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_previous_r));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
        __Vdlyvval__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0 
            = ((0x10U & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                           << 3U) & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                     >> 3U)) & (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                                >> 0xcU))) 
               | (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                          >> 7U)));
        vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0 
            = (0x3fU & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                        >> 0xeU));
    }
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1ffffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1e0000U 
                                            & ((0xfff00000U 
                                                & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                    << 0x14U) 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                      << 0xdU))) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_operand_stall) 
                                                   << 0x13U) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_unit_stall) 
                                                      << 0x12U) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_no_id_stall) 
                                                        << 0x11U))))));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_update) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_sel];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index;
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_data
            [0U];
    }
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1e1fffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1fe000U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_no_instruction_stall) 
                                                << 0x10U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_other_stall) 
                                                   << 0xfU) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fls_operand_stall) 
                                                      << 0xeU) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmadd_operand_stall) 
                                                        << 0xdU))))));
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1fe1ffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1ffe00U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fadd_operand_stall) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmul_operand_stall) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fdiv_operand_stall) 
                                                      << 0xaU) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fsqrt_operand_stall) 
                                                        << 9U))))));
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1ffe1fU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1fffe0U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fcmp_operand_stall) 
                                                << 8U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fsign_inject_operand_stall) 
                                                   << 7U) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fclass_operand_stall) 
                                                      << 6U) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fcvt_operand_stall) 
                                                        << 5U))))));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_update) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_sel];
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_write_index;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_previous_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_read_data
            [0U];
    }
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1fffe1U 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1ffffeU 
                                            & ((0x10U 
                                                & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                     << 3U) 
                                                    & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                       >> 3U)) 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                                      >> 0xcU))) 
                                               | ((8U 
                                                   & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                        << 2U) 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                          >> 4U)) 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[2U] 
                                                         >> 0xcU))) 
                                                  | ((0x7fffcU 
                                                      & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__mul_issue.new_request) 
                                                          << 2U) 
                                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                                                            >> 0xdU))) 
                                                     | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push) 
                                                        << 1U))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0x1fffffffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xe0000000U 
                                            & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request) 
                                                << 0x1fU) 
                                               | (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request) 
                                                   << 0x1eU) 
                                                  | ((0xe0000000U 
                                                      & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.new_request) 
                                                          << 0x1dU) 
                                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                                                            << 0x18U))) 
                                                     | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__f2i_issue.new_request) 
                                                        << 0x1dU))))));
    vlSelf->taiga_sim__DOT__fp_tr[2U] = ((0x1ffffeU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[2U]) 
                                         | (0x1fffffU 
                                            & ((0x7ffffU 
                                                & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__mul_issue.new_request) 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                                                      >> 0xdU))) 
                                               | ((0x1fffffffU 
                                                   & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request) 
                                                      >> 1U)) 
                                                  | ((0x1fffffffU 
                                                      & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue.new_request) 
                                                         >> 2U)) 
                                                     | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__f2i_issue.new_request) 
                                                        >> 3U))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xe1ffffffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xfe000000U 
                                            & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__cmp_issue.new_request) 
                                                << 0x1cU) 
                                               | ((0xf8000000U 
                                                   & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.new_request) 
                                                       << 0x1bU) 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                                                         << 0x17U))) 
                                                  | (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_issue.new_request) 
                                                      << 0x1aU) 
                                                     | (0xfe000000U 
                                                        & (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.new_request) 
                                                            << 0x19U) 
                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
                                                              << 0x16U))))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xfe1fffffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xffe00000U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__operand_stall_due_to_fls) 
                                                << 0x18U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__operand_stall_due_to_fmadd) 
                                                   << 0x17U) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__operand_stall_due_to_fdiv_sqrt) 
                                                      << 0x16U) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__operand_stall_due_to_wb2fp) 
                                                        << 0x15U))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xffe1ffffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xfffe0000U 
                                            & (((IData)(
                                                        (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_units_pending_wb) 
                                                          >> 1U) 
                                                         & (IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r_r))) 
                                                << 0x14U) 
                                               | (((IData)(
                                                           (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_units_pending_wb) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r_r) 
                                                               >> 1U))) 
                                                   << 0x13U) 
                                                  | (((IData)(
                                                              (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_units_pending_wb) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r_r) 
                                                                  >> 2U))) 
                                                      << 0x12U) 
                                                     | ((IData)(
                                                                (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fp_units_pending_wb) 
                                                                  >> 1U) 
                                                                 & ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r_r) 
                                                                    >> 3U))) 
                                                        << 0x11U))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xfffe1fffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xffffe000U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmadd_stall_due_to_fmadd) 
                                                << 0x10U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmadd_operand_stall_rs1) 
                                                   << 0xfU) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmadd_operand_stall_rs2) 
                                                      << 0xeU) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmadd_operand_stall_rs3) 
                                                        << 0xdU))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xffffe1ffU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xfffffe00U 
                                            & (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fadd_operand_stall_rs1) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fadd_operand_stall_rs2) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmul_operand_stall_rs1) 
                                                      << 0xaU) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__fpu_tracer__DOT__fmul_operand_stall_rs2) 
                                                        << 9U))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xfffffe1fU 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xffffffe0U 
                                            & (((((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__add_issue.new_request) 
                                                  & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.pop))) 
                                                 & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid)) 
                                                << 8U) 
                                               | ((0x3ffff80U 
                                                   & (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                         << 7U) 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                           >> 6U)) 
                                                       & ((~ 
                                                           vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__hidden_bit
                                                           [0U]) 
                                                          << 7U)) 
                                                      & ((~ 
                                                          vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_zero
                                                          [0U]) 
                                                         << 7U))) 
                                                  | ((0x3ffffc0U 
                                                      & (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                            << 6U) 
                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                              >> 6U)) 
                                                          & ((~ 
                                                              vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__hidden_bit
                                                              [1U]) 
                                                             << 6U)) 
                                                         & ((~ 
                                                             vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_zero
                                                             [1U]) 
                                                            << 6U))) 
                                                     | (0x3ffffe0U 
                                                        & (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                              << 5U) 
                                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                                >> 6U)) 
                                                            & ((~ 
                                                                vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__hidden_bit
                                                                [2U]) 
                                                               << 5U)) 
                                                           & ((~ 
                                                               vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_zero
                                                               [2U]) 
                                                              << 5U))))))));
    vlSelf->taiga_sim__DOT__fp_tr[1U] = ((0xffffffe3U 
                                          & vlSelf->taiga_sim__DOT__fp_tr[1U]) 
                                         | (0xfffffffcU 
                                            & (((((vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
                                                   [0U][2U] 
                                                   >> 6U) 
                                                  & (~ (IData)(
                                                               (0U 
                                                                != 
                                                                (0x7ffU 
                                                                 & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
                                                                    [0U][1U] 
                                                                    >> 0x14U)))))) 
                                                 & (0U 
                                                    != 
                                                    (0xfffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
                                                                         [0U][1U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
                                                                          [0U][0U])))))) 
                                                << 4U) 
                                               | ((((0x1ffU 
                                                     == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__frac_overflow_parallel_ANDs)) 
                                                    & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[4U] 
                                                       >> 9U)) 
                                                   << 3U) 
                                                  | (4U 
                                                     & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                                         >> 4U) 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[4U] 
                                                           >> 7U)))))));
    vlSelf->taiga_sim__DOT__fp_tr[0U] = ((8U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__inflight_count))
                                          ? 8U : (7U 
                                                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__inflight_count)));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xfc3fffffU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xffc00000U 
                                         & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__early_branch_flush) 
                                             << 0x19U) 
                                            | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                                << 0x18U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_unit_stall) 
                                                   << 0x17U) 
                                                  | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_no_id_stall) 
                                                     << 0x16U))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xffc3ffffU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xfffc0000U 
                                         & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_no_instruction_stall) 
                                             << 0x15U) 
                                            | ((0x100000U 
                                                & (((((~ 
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                        >> 7U)) 
                                                      << 0x14U) 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                                        << 8U)) 
                                                    & ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued)) 
                                                       << 0x14U)) 
                                                   & ((~ 
                                                       ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                                          | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_unit_stall)) 
                                                         | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_no_id_stall)) 
                                                        | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_no_instruction_stall))) 
                                                      << 0x14U))) 
                                               | ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                    & (~ 
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                        >> 7U))) 
                                                   << 0x13U) 
                                                  | (0xfffc0000U 
                                                     & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                                         << 0x12U) 
                                                        & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                                           << 0xdU))))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xfffc3fffU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xffffc000U 
                                         & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                              & (1U 
                                                 == 
                                                 (0x21U 
                                                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage)))) 
                                             << 0x11U) 
                                            | ((0xffff0000U 
                                                & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                                     << 0x10U) 
                                                    & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                                       << 0xfU)) 
                                                   & ((~ 
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
                                                        >> 7U)) 
                                                      << 0x10U))) 
                                               | ((0xffff8000U 
                                                   & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_operand_stall) 
                                                       << 0xfU) 
                                                      & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                                         << 0xbU))) 
                                                  | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_alu_op) 
                                                     << 0xeU))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xffffc3ffU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xfffffc00U 
                                         & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_branch_or_jump_op) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_load_op) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_store_op) 
                                                   << 0xbU) 
                                                  | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_mul_op) 
                                                     << 0xaU))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xfffffc3fU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xffffffc0U 
                                         & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_div_op) 
                                             << 9U) 
                                            | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_misc_op) 
                                                << 8U) 
                                               | (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                                     & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return))) 
                                                    & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_flush))) 
                                                   << 7U) 
                                                  | ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                                       & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return))) 
                                                      & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_flush)) 
                                                     << 6U))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xffffffc3U 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (0xfffffffcU 
                                         & (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                               & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return)) 
                                              & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_flush))) 
                                             << 5U) 
                                            | (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return)) 
                                                 & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__branch_flush)) 
                                                << 4U) 
                                               | ((0xfffffff8U 
                                                   & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                                                       & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict) 
                                                           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_full) 
                                                              & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_output_valid))) 
                                                          << 3U)) 
                                                      & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__ready_for_issue_from_lsq) 
                                                         << 3U))) 
                                                  | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_rs1_forwarding_needed) 
                                                     << 2U))))));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0xfffffffcU 
                                       & vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_rs2_forwarding_needed) 
                                          << 1U) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_rs1_and_rs2_forwarding_needed)));
    vlSelf->taiga_sim__DOT__tr[0U] = ((0x3ffffffU & 
                                       vlSelf->taiga_sim__DOT__tr[0U]) 
                                      | ((IData)((((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__issue[5U])) 
                                                   << 0x33U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->taiga_sim__DOT__cpu__DOT__issue[4U])) 
                                                      << 0x13U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U])) 
                                                        >> 0xdU)))) 
                                         << 0x1aU));
    vlSelf->taiga_sim__DOT__tr[1U] = (((IData)((((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__issue[5U])) 
                                                 << 0x33U) 
                                                | (((QData)((IData)(
                                                                    vlSelf->taiga_sim__DOT__cpu__DOT__issue[4U])) 
                                                    << 0x13U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U])) 
                                                      >> 0xdU)))) 
                                       >> 6U) | ((IData)(
                                                         ((((QData)((IData)(
                                                                            vlSelf->taiga_sim__DOT__cpu__DOT__issue[5U])) 
                                                            << 0x33U) 
                                                           | (((QData)((IData)(
                                                                               vlSelf->taiga_sim__DOT__cpu__DOT__issue[4U])) 
                                                               << 0x13U) 
                                                              | ((QData)((IData)(
                                                                                vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U])) 
                                                                 >> 0xdU))) 
                                                          >> 0x20U)) 
                                                 << 0x1aU));
    vlSelf->taiga_sim__DOT__tr[2U] = ((IData)(((((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__issue[5U])) 
                                                 << 0x33U) 
                                                | (((QData)((IData)(
                                                                    vlSelf->taiga_sim__DOT__cpu__DOT__issue[4U])) 
                                                    << 0x13U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U])) 
                                                      >> 0xdU))) 
                                               >> 0x20U)) 
                                      >> 6U);
    if ((0x40U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
         [0U][2U])) {
        vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1 = 1U;
        __Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1 
            = (0x3fU & vlSelf->taiga_sim__DOT__cpu__DOT__fp_commit_packet
               [0U][2U]);
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__genblk6__DOT__prev_div_result_valid 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                        & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                           >> 4U)) 
                                       | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__genblk6__DOT__prev_div_result_valid) 
                                          & (~ ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                                     >> 0x13U)) 
                                                 & (((0x3fU 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                                         >> 0x16U)) 
                                                     == 
                                                     (0x3fU 
                                                      & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__genblk6__DOT__prev_div_rs_addr) 
                                                         >> 6U))) 
                                                    | ((0x3fU 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                                                           >> 0x16U)) 
                                                       == 
                                                       (0x3fU 
                                                        & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__genblk6__DOT__prev_div_rs_addr))))) 
                                                | (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                                   >> 0xdU))))));
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__unit_fflags_table__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->rst) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__done = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index = 0U;
        __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way = 1U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__write_burst_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle = 0ULL;
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret = 0ULL;
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_transfer_complete = 0U;
        __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__burst_count = 0U;
    } else {
        if ((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U])) {
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__done = 1U;
        } else if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.done) {
            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__done = 0U;
        }
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                        + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__1__KET__.pop)));
        __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index 
            = (0x1fU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index) 
                        + (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.potential_push)));
        __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
            = (0x1fU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index) 
                        + (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)));
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.inv_ack)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__0__KET__.push)));
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__0__KET__.pop)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.wr_data_push)));
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x3fU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)));
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way 
            = ((2U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way) 
                      << 1U)) | (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way) 
                                       >> 1U)));
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__.valid)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__.push)));
        if (vlSelf->ddr_axi_bvalid) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__write_burst_count = 0U;
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_transfer_complete = 0U;
        } else {
            if ((((IData)(vlSelf->taiga_sim__DOT__axi_wvalid) 
                  & (IData)(vlSelf->ddr_axi_wready)) 
                 & ((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_reference_burst_count) 
                    != (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_burst_count)))) {
                vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__write_burst_count 
                    = (0x1fU & ((IData)(1U) + (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_burst_count)));
            }
            if (((IData)(vlSelf->taiga_sim__DOT__axi_wlast) 
                 & (IData)(vlSelf->ddr_axi_wready))) {
                vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_transfer_complete = 1U;
            }
        }
        vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__state 
            = vlSelf->taiga_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state;
        vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata_fifo.pop)) 
                        - (IData)(vlSelf->ddr_axi_rvalid)));
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x3fU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop)) 
                        - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_instruction_issued_with_rd)));
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle 
            = (0x1ffffffffULL & (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next 
                                 + (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_inc))));
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret 
            = (0x1ffffffffULL & (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next 
                                 + (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_inc))));
        __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x3fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__data_attributes.push)));
        if (vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__burst_count = 0U;
        } else if ((IData)((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
                             >> 5U) & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full))))) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__burst_count 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__burst_count)));
        }
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__burst_count 
        = vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__burst_count;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v1;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__decode_inuse_r__v2;
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count 
        = __Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->rst) {
        __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__state = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__read_count = 0U;
        __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
            = (2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
            = (1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
        vlSelf->taiga_sim__DOT__cpu__DOT__post_issue_count = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__axi_arvalid = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__on_last_burst = 0U;
    } else {
        __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__pop)) 
                        - (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__advance)));
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count 
            = (0xfU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__inflight_count) 
                        + (1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next))) 
                       - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo.potential_push)));
        if (vlSelf->taiga_sim__DOT__l2_arb__DOT__advance) {
            vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__state 
                = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i;
        }
        if (((IData)(vlSelf->ddr_axi_rvalid) & ((IData)(vlSelf->ddr_axi_rid) 
                                                == 
                                                (7U 
                                                 & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out))))) {
            vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__read_count 
                = (3U & ((IData)(1U) + (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__read_count)));
        }
        __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__mem.wr_data_read)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.push)));
        if (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) {
            if ((1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation))) {
                vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
                    = (2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
            } else if (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_lr) {
                vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
                    = (1U | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
            }
            if ((2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation))) {
                vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
                    = (1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
            } else if (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_lr) {
                vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation 
                    = (2U | (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation));
            }
        }
        vlSelf->taiga_sim__DOT__cpu__DOT__post_issue_count 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next;
        if (vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
                = (7U & ((IData)(1U) + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id)));
        }
        if (((IData)(vlSelf->taiga_sim__DOT__axi_arvalid) 
             & (IData)(vlSelf->ddr_axi_arready))) {
            vlSelf->__Vdly__taiga_sim__DOT__axi_arvalid = 0U;
        } else if ((IData)(((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                              >> 4U) & (vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                        >> 9U)) & (~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__address_phase_complete))))) {
            vlSelf->__Vdly__taiga_sim__DOT__axi_arvalid = 1U;
        }
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                        + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__1__KET__.pop)));
        vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__0__KET__.pop)) 
                        - (IData)(vlSymsp->TOP__taiga_sim__DOT__l2__BRA__0__KET__.request_push)));
        if (vlSelf->ddr_axi_bvalid) {
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__on_last_burst = 0U;
        } else if ((((~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress)) 
                     & (0U == (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_reference_burst_count))) 
                    | ((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress) 
                       & ((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_reference_burst_count) 
                          == (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_burst_count))))) {
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__on_last_burst = 1U;
        }
    }
    vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_burst_count 
        = vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__write_burst_count;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr__v0;
    }
    if (vlSelf->rst) {
        vlSelf->taiga_sim__DOT__axi_awvalid = 0U;
        __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter = 0U;
    } else {
        if ((1U & (((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                      & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count)) 
                     >> 4U) & ((~ (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                           >> 9U))) 
                               | (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_write_ready))) 
                   & (~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress))))) {
            vlSelf->taiga_sim__DOT__axi_awvalid = 1U;
        } else if (vlSelf->ddr_axi_awready) {
            vlSelf->taiga_sim__DOT__axi_awvalid = 0U;
        }
        __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count 
            = (0xfU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                        + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack)) 
                       - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_fifo.push)));
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter = 1U;
        } else if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running) 
                    & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__terminate)))) {
            vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter 
                = ((IData)(1U) + vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter);
        }
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__counter;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__special_case_results__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__special_case_results__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac__v0;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__possible_subnormal__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_special_case__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_sign__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_expo__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v1;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__rst) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest = 0U;
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next;
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next;
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest 
            = (3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest) 
                     + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_ack)));
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__inexact__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__right_shift__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo_overflow__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_expo__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__zero_result_sign__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_sign__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_special_case__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm__v3;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.done 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__done;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v1;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction__v2;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__done__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign__v1;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__.possible_issue) {
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken_ex 
            = vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken;
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_call 
            = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x16U));
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__pc_ex 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[1U] 
                << 5U) | (vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                          >> 0x1bU));
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__jal_jalr_ex 
            = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x17U));
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex 
            = ((0xfffffffeU & vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc) 
               | (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc 
                        & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                              >> 0x18U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__id_ex 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
                     >> 0xfU));
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__done__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_inf__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rm__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo__v1;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v2;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__advance) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_inexact 
            = (0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__grs));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__r_invalid_cmp 
            = (((2U != (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
                              >> 0xcU))) & (IData)(
                                                   (0U 
                                                    != 
                                                    (0x330000U 
                                                     & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U])))) 
               | (IData)(((0x2000U == (0x7000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U])) 
                          & (0U != (0x220000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U])))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__id 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.id;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__id 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.id;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_f2i_int 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__f2i_int;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_subtract 
            = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U] 
                     >> 0x1bU));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_in1 
            = ((0x8000000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U])
                ? (- (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__roundup))
                : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__roundup));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__r_result 
            = ((1U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
                             >> 0xcU))) ? ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__flt) 
                                           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__unordered)))
                : ((2U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
                                 >> 0xcU))) ? ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__feq) 
                                               & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__unordered)))
                    : (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__flt) 
                        | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__feq)) 
                       & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__unordered)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_special 
            = (1U & (((~ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U] 
                          >> 0x1cU)) & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__greater_than_largest_unsigned_int) 
                                        | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[9U] 
                                           >> 0xbU))) 
                     | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U] 
                         >> 0x1cU) & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__greater_than_largest_signed_int) 
                                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__smaller_than_smallest_signed_int)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__id_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__id;
    }
    if ((0x4000U & vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U])) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count = 0U;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__pc_id 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fetch_id 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id 
            = (7U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id));
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__inflight_count 
            = (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next));
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count 
            = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next;
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__pc_id 
            = (7U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__early_branch_flush)
                       ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id)
                       : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__pc_id)) 
                     + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__pc_id_assigned)));
        vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fetch_id 
            = (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id) 
                     + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)));
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg 
            = (0xfU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg) 
                        + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance)) 
                       - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete)));
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id 
            = (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id) 
                     + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_advance)));
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__inflight_count 
            = (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next) 
                       + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next)));
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__advance) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_greater_than_largest_signed_int 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__greater_than_largest_signed_int;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_greater_than_largest_unsigned_int 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__greater_than_largest_unsigned_int;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_smaller_than_smallest_signed_int 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__smaller_than_smallest_signed_int;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__done 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__cmp_issue.new_request;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__done 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__f2i_issue.new_request;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__done_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__done;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__instruction 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
                     >> 4U));
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_inf__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_zero__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__output_QNaN__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__invalid_operation__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__output_QNaN__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation[4U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation__v3;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit[2U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit__v2;
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__.possible_issue) {
        vlSelf->taiga_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return 
            = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x15U));
    }
    if (vlSelf->rst) {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v0 = 0U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v1 = 1U;
    } else {
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v0 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
                     [0U] + (3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next) 
                                   >> 2U))));
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v1 
            = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
                     [1U] + (3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_next) 
                                   >> 2U))));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next[0U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next[1U] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next__v1;
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v0) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.data[0U] 
            = TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v0;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v1) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.data[1U] 
            = TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v1;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.__Vdlyvset__data__v2) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.data[2U] 
            = TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue__DOT____Vdlyvval__data__v2;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.__Vdly__quotient;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__result_frac__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fflag_mux_inst__DOT__fp_unit_fflags_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs_sticky_bit__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs[1U][0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs[1U][1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs[1U][2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs[1U][3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_grs__v0[3U];
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs1_frac__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac_aligned__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs[1U][0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs[1U][1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs[1U][2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs[1U][3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_grs__v0[3U];
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__rs2_frac__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__expo_diff__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v0;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__subtract__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb__v3;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.quotient 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.__Vdly__quotient;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh__v1;
    }
    if (vlSelf->rst) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr = 0U;
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v0 = 1U;
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr 
            = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__next_fcsr;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2 
            = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__stage1_advance)
                      ? ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                         >> 3U) : vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid
                     [0U]));
        vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2 = 1U;
        __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v3 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__stage2_advance)
                ? vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid
               [0U] : vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid
               [1U]);
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid[0U] = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v2;
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v2;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id[3U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id__v3;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__need_int_data_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_int_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__is_float_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy 
        = __Vdly__taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fetch_id = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fetch_id;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
        = __Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index 
        = __Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__pc_id = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__pc_id;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v0) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data[0U] 
            = TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v0;
    }
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.__Vdlyvset__data__v1) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data[1U] 
            = TOP__taiga_sim__DOT__cpu__DOT__rf_issue__DOT____Vdlyvval__data__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__rd_to_id_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid 
        = TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo__DOT____Vdly__valid;
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index 
        = vlSelf->__Vdly__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram[__Vdlyvdim0__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram__v0;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.valid 
        = TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo__DOT____Vdly__valid;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count 
        = __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count;
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0) {
        vlSelf->taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table[__Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0] 
            = __Vdlyvval__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1) {
        vlSelf->taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table[__Vdlyvdim0__taiga_sim__DOT__fpu_tracer__DOT__register_unit_id_table__v1] = 0U;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id[0U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id__v1;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
         & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
            >> 0xdU))) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes_in;
    }
    if (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
         | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__itlb.is_fault))) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_next;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram.data_valid 
        = ((~ ((IData)(vlSelf->rst) | (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                       >> 0xeU))) & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram.new_request));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__.valid 
        = (1U & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__inflight_count) 
                 >> 4U));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__.pop 
        = vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__.valid;
    vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__predicted_pc 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__branch_table_banks__BRA__1__KET____DOT__addr_table__read_data)) 
            << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__branch_table_banks__BRA__0__KET____DOT__addr_table__read_data)));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index 
        = vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__new_index;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.pop 
        = (IData)((0x80U == (0x82U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__retire))));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list.pop 
        = (IData)((0x82U == (0x82U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__retire))));
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.new_request) {
        vlSymsp->TOP__taiga_sim__DOT__m_axi.wdata = 
            ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
              << 0x1bU) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[2U] 
                           >> 5U));
        vlSymsp->TOP__taiga_sim__DOT__m_axi.awaddr 
            = ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[4U] 
                << 0x12U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
                             >> 0xeU));
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.requests 
        = ((2U & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                  >> 3U)) | (1U & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                                   >> 4U)));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_port__DOT__ram
        [vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index];
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__advance));
    vlSelf->ddr_axi_awvalid = vlSelf->taiga_sim__DOT__axi_awvalid;
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.push) {
        vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__last_unit 
            = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match;
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_sret_r 
            = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                     >> 3U));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_mret_r 
            = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                     >> 4U));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_fcmp_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fcmp;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_minmax_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_minmax;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_sign_inj_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_sign_inj;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_class_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_class;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_f2i_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_f2i;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.rs_wb_group;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.rs_wb_group[0U] 
        = (1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.rs_wb_group[1U] 
        = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group) 
                 >> 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_ready 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_ready)) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT__ready) 
              << 1U));
    vlSelf->store_queue_empty = (1U & (~ (IData)((0U 
                                                  != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__if_entry 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data)) 
            << 0x17U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data)));
    vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_port__DOT__ram
        [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index];
    taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_attr
        [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__next_rad 
        = (0xfffffffffffffcULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__rad 
                                  << 2U));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence;
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_issue_rs_wb_group 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_decode_rename_interface.rs_wb_group;
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.rs_wb_group[0U] 
        = (1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_issue_rs_wb_group));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.rs_wb_group[1U] 
        = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_issue_rs_wb_group) 
                 >> 1U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue.rs_wb_group[2U] 
        = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_issue_rs_wb_group) 
                 >> 2U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT____Vcellinp__in_progress_m__set 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT____Vcellinp__in_progress_m__set 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__running)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.pop 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__running)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__id
        [2U];
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__advance) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__id 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.id;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[0U] 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[1U] 
                << 0x19U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
                             >> 7U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[1U] 
            = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
                << 0x19U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[1U] 
                             >> 7U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_r[2U] 
            = (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
                        >> 7U));
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__done 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_issue.new_request;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id[0U] 
        = ((0x1ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.id) 
                     << 9U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_rm[0U] 
        = ((0x1ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_rm
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rm) 
                     << 9U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_rd[0U][3U] 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.rd;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden[0U] 
        = ((7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.hidden) 
                     << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_fflags[0U][3U] 
        = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.fflags;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][9U] 
        = ((0xffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs
            [0U][9U]) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[0U] 
                         << 0x18U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][0xaU] 
        = ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[0U] 
            >> 8U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[1U] 
                      << 0x18U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][0xbU] 
        = ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[1U] 
            >> 8U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[2U] 
                      << 0x18U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][0xcU] 
        = ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[2U] 
            >> 8U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.grs[3U] 
                      << 0x18U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_carry[0U] 
        = ((7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_carry
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.carry) 
                     << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_safe[0U] 
        = ((7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_safe
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.safe) 
                     << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_clz[0U] 
        = ((0x1ffffffffULL & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_clz
            [0U]) | ((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__.clz)) 
                     << 0x21U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_right_shift 
        = (0xfffU & ((((0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                  >> 1U)) | (0x7ffU 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                >> 1U))) 
                      & (- (IData)((1U & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                             >> 0xdU)))))) 
                     + (0x7ffU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                   >> 1U) & (- (IData)(
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                            >> 0xdU)))))))));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_less_than_left_shift_amt 
        = (1U & (((((0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                               >> 1U)) | (0x7ffU & 
                                          (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                           >> 1U))) 
                   & (- (IData)((1U & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                          >> 0xdU)))))) 
                  - (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                               >> 0xeU))) >> 0xcU));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                 >> 0xbU));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shift_amt 
        = (0x7ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U]);
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in[0U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[1U] 
            << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[0U] 
                         >> 1U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in[1U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[2U] 
            << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[1U] 
                         >> 1U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in[2U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[3U] 
            << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[2U] 
                         >> 1U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in[3U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[4U] 
            << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[3U] 
                         >> 1U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in[4U] 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[4U] 
           >> 1U);
    VL_SHIFTRS_WWI(159,159,11, __Vtemp_hfa3ab7a8__0, taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shifter_in, (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__shift_amt));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[0U] 
        = __Vtemp_hfa3ab7a8__0[0U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[1U] 
        = __Vtemp_hfa3ab7a8__0[1U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[2U] 
        = __Vtemp_hfa3ab7a8__0[2U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[3U] 
        = __Vtemp_hfa3ab7a8__0[3U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[4U] 
        = (0x7fffffffU & __Vtemp_hfa3ab7a8__0[4U]);
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[0U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[0U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[1U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[1U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[2U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[2U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[3U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[3U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[4U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[4U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i = 0x9eU;
    while (VL_LTES_III(32, 0U, __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i)) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT____Vlvbound_he380f72e__0 
            = ((0x9eU >= (0xffU & ((IData)(0x9eU) - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i))) 
               & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__in[
                  (7U & (((IData)(0x9eU) - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i) 
                         >> 5U))] >> (0x1fU & ((IData)(0x9eU) 
                                               - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i))));
        if (VL_LIKELY((0x9eU >= (0xffU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i)))) {
            vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[(7U 
                                                                                & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[
                    (7U & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT____Vlvbound_he380f72e__0) 
                                        << (0x1fU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i)));
        }
        __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i 
            = (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__unnamedblk1__DOT__i 
               - (IData)(1U));
    }
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[0U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[0U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[1U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[1U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[2U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[2U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[3U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[3U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[4U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__reverse__30__Vfuncout[4U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__hidden_norm 
        = (1U & (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift)
                   ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[4U]
                   : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[4U]) 
                 >> 0x1cU));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm 
        = (0xfffffffffffffULL & (((QData)((IData)(((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift)
                                                    ? 
                                                   taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[4U]
                                                    : 
                                                   taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[4U]))) 
                                  << 0x18U) | ((QData)((IData)(
                                                               ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift)
                                                                 ? 
                                                                taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[3U]
                                                                 : 
                                                                taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[3U]))) 
                                               >> 8U)));
    if (taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__right_shift) {
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[0U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[0U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[1U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[1U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[2U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[2U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[3U] 
            = (0xffU & taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result[3U]);
    } else {
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[0U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[0U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[1U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[1U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[2U] 
            = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[2U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[3U] 
            = (0xffU & taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_reversed[3U]);
    }
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.done 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running) 
           & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__terminate));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__subtraction 
        = (0xffffffffffffffULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__current_subtractend 
                                  - (1ULL | (0xfffffffffffffcULL 
                                             & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient 
                                                << 2U)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs[0U] 
        = (7U & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac[0U] 
        = (0x1fffffffffffffULL & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient 
                                  >> 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id[0U] 
        = ((0xfc7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id
            [0U]) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__id
                     [2U] << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_rm[0U] 
        = ((0xe3fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_rm
            [0U]) | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done
                      [0U] ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rm)
                       : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rm)) 
                     << 6U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_by_zero 
        = (((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_zero)) 
            & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_inf))) 
           & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_zero));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_QNaN 
        = (((((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_zero) 
                & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_zero)) 
               | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_inf) 
                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_inf))) 
              | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_SNaN)) 
             | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_SNaN)) 
            | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_QNaN)) 
           | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_QNaN));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id[0U] 
        = ((0xe3fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id
            [0U]) | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done
                      [0U] ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__id_in_progress)
                       : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress_attr)) 
                     << 6U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__genblk2__DOT__unbiased_expo 
        = (0xfffU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rs1_expo_r) 
                      - (1U & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rs1_expo_r)))) 
                     - (IData)(0x3ffU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U] 
        = ((0xc03fffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U]) 
           | (0xffc00000U & (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                               [0U] << 0x1dU) | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                  [0U] 
                                                  << 0x1cU) 
                                                 | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                     [0U] 
                                                     << 0x1bU) 
                                                    | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                       [0U] 
                                                       << 0x1aU)))) 
                             | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                 [1U] << 0x19U) | (
                                                   (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                    [1U] 
                                                    << 0x18U) 
                                                   | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                       [1U] 
                                                       << 0x17U) 
                                                      | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                         [1U] 
                                                         << 0x16U)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
        = ((0x1ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U]) 
           | ((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_int_rs1)) 
                        << 2U) | (QData)((IData)((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_zero) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_sign)))))) 
              << 9U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
        = (0x7ffU & (((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_int_rs1)) 
                                << 2U) | (QData)((IData)(
                                                         (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_zero) 
                                                           << 1U) 
                                                          | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_sign)))))) 
                      >> 0x17U) | ((IData)(((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_int_rs1)) 
                                              << 2U) 
                                             | (QData)((IData)(
                                                               (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_zero) 
                                                                 << 1U) 
                                                                | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_int_rs1_sign))))) 
                                            >> 0x20U)) 
                                   << 9U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
        = ((0xffffffc0U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U]) 
           | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_i2f) 
               << 5U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_minmax) 
                          << 4U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_sign_inj) 
                                     << 3U) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U] 
        = ((0x3fffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_fn7) 
              << 0x1eU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U] 
        = ((0xffffff00U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U]) 
           | (0x3fffffffU & ((0x3fffffe0U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                             << 5U)) 
                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_fn7) 
                                >> 2U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
        = ((0x7fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U]) 
           | ((IData)(((1U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                        ? (((QData)((IData)((1U & (~ (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                              >> 0x3fU)))))) 
                            << 0x3fU) | (0x7fffffffffffffffULL 
                                         & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                        : ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                            ? (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                  ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                                 >> 0x3fU))) 
                                << 0x3fU) | (0x7fffffffffffffffULL 
                                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                            : (((QData)((IData)((1U 
                                                 & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                            >> 0x3fU))))) 
                                << 0x3fU) | (0x7fffffffffffffffULL 
                                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))))) 
              << 7U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[1U] 
        = (((IData)(((1U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                      ? (((QData)((IData)((1U & (~ (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                            >> 0x3fU)))))) 
                          << 0x3fU) | (0x7fffffffffffffffULL 
                                       & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                      : ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                          ? (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                               >> 0x3fU))) 
                              << 0x3fU) | (0x7fffffffffffffffULL 
                                           & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                          : (((QData)((IData)((1U & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                             >> 0x3fU))))) 
                              << 0x3fU) | (0x7fffffffffffffffULL 
                                           & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))))) 
            >> 0x19U) | ((IData)((((1U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(
                                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                                       >> 0x3fU)))))) 
                                        << 0x3fU) | 
                                       (0x7fffffffffffffffULL 
                                        & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                                    : ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                                        ? (((QData)((IData)(
                                                            ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                              ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                                             >> 0x3fU))) 
                                            << 0x3fU) 
                                           | (0x7fffffffffffffffULL 
                                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                                        : (((QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                                        >> 0x3fU))))) 
                                            << 0x3fU) 
                                           | (0x7fffffffffffffffULL 
                                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1)))) 
                                  >> 0x20U)) << 7U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U] 
        = ((0xffffff80U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U]) 
           | ((IData)((((1U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                         ? (((QData)((IData)((1U & 
                                              (~ (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                          >> 0x3fU)))))) 
                             << 0x3fU) | (0x7fffffffffffffffULL 
                                          & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                         : ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))
                             ? (((QData)((IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                   ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                                  >> 0x3fU))) 
                                 << 0x3fU) | (0x7fffffffffffffffULL 
                                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))
                             : (((QData)((IData)((1U 
                                                  & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                             >> 0x3fU))))) 
                                 << 0x3fU) | (0x7fffffffffffffffULL 
                                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1)))) 
                       >> 0x20U)) >> 0x19U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U] 
        = ((0xffffffbfU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[0U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_hidden_bit_pre_normalized) 
              << 6U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U] 
        = ((0x1fffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
              << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[5U] 
        = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
            >> 0x13U) | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                  >> 0x20U)) << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[6U] 
        = (((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                     >> 0x20U)) >> 0x13U) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                             << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[7U] 
        = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
            >> 0x13U) | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                  >> 0x20U)) << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[8U] 
        = ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                    >> 0x20U)) >> 0x13U);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U] 
        = ((0xfff000ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U]) 
           | (((0x800U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_expo_diff))
                ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_expo_diff_negate)
                : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_expo_diff)) 
              << 8U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U] 
        = ((0xffcfffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U]) 
           | (0xfff00000U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap) 
                              << 0x15U) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_add) 
                                           << 0x14U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized 
        = (((QData)((IData)((0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                               >> 0x34U))))) 
            << 0x34U) | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_frac_pre_normalized);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized 
        = (((QData)((IData)((0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                               >> 0x34U))))) 
            << 0x34U) | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_frac_pre_normalized);
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap) {
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_pre_normalize_shift_amt;
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalize_shift_amt_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_pre_normalize_shift_amt;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
            [0U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_hidden_bit_pre_normalized;
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_hidden_bit_pre_normalized;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized;
    } else {
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_pre_normalize_shift_amt;
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalize_shift_amt_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_pre_normalize_shift_amt;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
            [1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
            [0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
            [1U];
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2_hidden_bit_pre_normalized;
        taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_hidden_bit_pre_normalized;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U] 
        = ((0xffffefffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U]) 
           | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
              [0U] << 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U] 
        = ((0xfffffbffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U]) 
           | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
              [1U] << 0xaU));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__new_PR 
        = (0xffffffffffffffULL & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
                                  - vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__divisor_r));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__residual_bits 
        = (0xfffffffffffffULL & (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[0U]))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__grs[0U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__residual_bits;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac[0U] 
        = (0x3fffffffffffffULL & (((QData)((IData)(
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[3U])) 
                                   << 0x2cU) | (((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[2U])) 
                                                 << 0xcU) 
                                                | ((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac_intermediate[1U])) 
                                                   >> 0x14U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[1U];
    if (vlSelf->rst) {
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__read_index = 0U;
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__address_phase_complete = 0U;
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress = 0U;
        vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready = 0U;
        vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__awready = 1U;
        vlSelf->__Vdly__taiga_sim__DOT__write_counter = 5U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__terminate = 0U;
        vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid = 0U;
        vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__arready = 1U;
        vlSelf->__Vdly__taiga_sim__DOT__read_counter = 5U;
        vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_write_ready = 0U;
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running = 0U;
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count 
            = (0x3fU & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                          + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                         - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)) 
                        - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rollback)));
        vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index) 
                         + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                        - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__rollback)));
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count 
            = (0x3fU & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                          + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rename_valid)) 
                         - (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.potential_push)) 
                        - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rollback)));
        vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__read_index 
            = (0x1fU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list_fifo__DOT__read_index) 
                         + (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rename_valid)) 
                        - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__rollback)));
        if (vlSelf->ddr_axi_bvalid) {
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress = 0U;
        } else if ((1U & ((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                            & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count)) 
                           >> 4U) & ((~ (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                 >> 9U))) 
                                     | (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_write_ready))))) {
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress = 1U;
        }
        if (vlSelf->taiga_sim__DOT__l2_to_mem__DOT__pop) {
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__address_phase_complete = 0U;
            vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_write_ready = 0U;
        } else {
            if (((IData)(vlSelf->taiga_sim__DOT__axi_arvalid) 
                 & (IData)(vlSelf->ddr_axi_arready))) {
                vlSelf->taiga_sim__DOT__l2_to_mem__DOT__address_phase_complete = 1U;
            }
            if ((((IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                           >> 8U)) & (IData)(vlSelf->ddr_axi_rvalid)) 
                 & ((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__read_count) 
                    == (3U & (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                      >> 0xeU)))))) {
                vlSelf->taiga_sim__DOT__l2_to_mem__DOT__amo_write_ready = 1U;
            }
        }
        if (((IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.awready) 
             & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result))) {
            vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__awready = 0U;
            vlSelf->__Vdly__taiga_sim__DOT__begin_write_counter = 1U;
        }
        if (vlSelf->taiga_sim__DOT__begin_write_counter) {
            if ((0U == (IData)(vlSelf->taiga_sim__DOT__write_counter))) {
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__awready = 1U;
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready = 1U;
                vlSelf->__Vdly__taiga_sim__DOT__write_counter = 5U;
                vlSelf->__Vdly__taiga_sim__DOT__begin_write_counter = 0U;
            } else {
                vlSelf->__Vdly__taiga_sim__DOT__write_counter 
                    = (0xfU & ((IData)(vlSelf->taiga_sim__DOT__write_counter) 
                               - (IData)(1U)));
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready = 0U;
            }
        }
        vlSymsp->TOP__taiga_sim__DOT__m_axi.bvalid 
            = vlSymsp->TOP__taiga_sim__DOT__m_axi.wready;
        if (((IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.wready) 
             & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result))) {
            vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready = 0U;
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.start) {
            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__terminate = 0U;
        }
        if ((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U])) {
            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__terminate = 1U;
        }
        if (((IData)(vlSymsp->TOP__taiga_sim__DOT__m_axi.arready) 
             & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result))) {
            vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__arready = 0U;
            vlSelf->__Vdly__taiga_sim__DOT__begin_read_counter = 1U;
            vlSymsp->TOP__taiga_sim__DOT__m_axi.rdata = 0xffffff21U;
        }
        if (vlSelf->taiga_sim__DOT__begin_read_counter) {
            if ((0U == (IData)(vlSelf->taiga_sim__DOT__read_counter))) {
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid = 1U;
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__arready = 1U;
                vlSelf->__Vdly__taiga_sim__DOT__read_counter = 5U;
                vlSelf->__Vdly__taiga_sim__DOT__begin_read_counter = 0U;
            } else {
                vlSelf->__Vdly__taiga_sim__DOT__read_counter 
                    = (0xfU & ((IData)(vlSelf->taiga_sim__DOT__read_counter) 
                               - (IData)(1U)));
                vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid = 0U;
            }
        }
        if (vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid) {
            vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid = 0U;
        }
        if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop) {
            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running = 1U;
        } else if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__terminate) {
            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__running = 0U;
        }
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_wb_snoop_r[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr_r;
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__special_case_result 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_greater_than_largest_unsigned_int)
            ? 0xffffffffU : ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_greater_than_largest_signed_int)
                              ? 0x7fffffffU : ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_smaller_than_smallest_signed_int)
                                                ? 0x80000000U
                                                : 0U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_output_valid 
        = (1U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid) 
                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released)) 
                 >> (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
        = vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop;
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][2U] 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__mulh
           [1U] ? (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__result 
                           >> 0x20U)) : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__result));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op_r 
            = vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U] 
        = ((0xfffff3ffU & vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op_r) 
              << 0xaU));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x3dU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done) 
                     << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_array[1U] 
        = ((0xffffffff00000000ULL & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_array
            [1U]) | (IData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellout__genblk4__DOT__genblk1__DOT__axi_bus__data_out)));
    if ((4U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__instruction))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_fflags[1U][4U] 
            = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_special) 
                << 4U) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_inexact) 
                          & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_special))));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__.done 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__done;
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][4U] 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_special)
                ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__special_case_result
                : (IData)((0xffffffffULL & (((1ULL 
                                              | ((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_in1)) 
                                                 << 1U)) 
                                             + (((QData)((IData)(
                                                                 (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_f2i_int 
                                                                  ^ 
                                                                  (- (IData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_subtract)))))) 
                                                 << 1U) 
                                                | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__r_subtract)))) 
                                            >> 1U))));
    } else if ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__instruction))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_fflags[1U][4U] 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__r_invalid_cmp) 
               << 4U);
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__.done 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__done;
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__r_result;
    } else {
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_fflags[1U][4U] 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_wb.fflags;
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__.done 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__done_r;
        vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][4U] 
            = ((0x200U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                          << 8U)) | ((0x100U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                << 6U)) 
                                     | ((0x80U & ((
                                                   (~ 
                                                    (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                     >> 4U)) 
                                                   << 7U) 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                     << 4U))) 
                                        | ((0x40U & 
                                            (((~ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                  >> 4U)) 
                                              << 6U) 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                << 2U))) 
                                           | ((0x20U 
                                               & ((((~ 
                                                     (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                      >> 4U)) 
                                                    & (~ 
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                        >> 4U))) 
                                                   & (~ 
                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U])) 
                                                  << 5U)) 
                                              | ((0x10U 
                                                  & (((~ 
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                        >> 4U)) 
                                                      & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U]) 
                                                     << 4U)) 
                                                 | (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                         >> 4U)) 
                                                     << 3U) 
                                                    | (((((~ 
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                            >> 4U)) 
                                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                             >> 4U)) 
                                                         & (~ 
                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U])) 
                                                        << 2U) 
                                                       | ((2U 
                                                           & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                               & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U]) 
                                                              >> 3U)) 
                                                          | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[0U] 
                                                              >> 3U) 
                                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__fp_class_inputs_rr[2U] 
                                                                >> 4U)))))))))));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x38fffU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | (((4U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__instruction))
                       ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__id)
                       : ((2U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__instruction))
                           ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__id)
                           : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_class_inst__DOT__id_r))) 
                     << 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid 
        = (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus.data_valid) 
            << 1U) | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bram.data_valid));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x3bU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | (vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__valid
                     [1U] << 2U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id[0U] 
        = ((0xff8U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_instruction_id
            [0U]) | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__id
           [1U]);
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[0U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[0U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0U]) 
                << 3U) | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.id));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[1U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[0U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[1U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[1U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[2U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[1U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[1U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[2U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[2U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[3U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[2U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[2U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[3U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[3U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[4U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[3U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[3U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[4U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[4U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[5U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[4U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[4U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[5U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[5U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[6U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[5U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[5U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[6U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[6U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[7U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[6U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[6U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[7U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[7U]) 
                             << 3U));
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.data_out[8U] 
            = (((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[7U] 
                 & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[7U]) 
                >> 0x1dU) | ((Vtaiga_sim__ConstPool__CONST_h5285fb67_0[8U] 
                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U]) 
                             << 3U));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_store_r 
            = ((8U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                >> 0xeU))) | (9U == 
                                              (0x1fU 
                                               & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                  >> 0xeU))));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_load_r 
            = (((0U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                 >> 0xeU))) | (1U == 
                                               (0x1fU 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                   >> 0xeU)))) 
               | (0xbU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                    >> 0xeU))));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__ls_offset 
            = (0xfffU & ((0x20000U & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])
                          ? ((0xfe0U & vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U]) 
                             | (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                         >> 0x13U)))
                          : vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U]));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_logic_op_r 
            = ((4U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                             >> 0x18U))) ? 0U : ((6U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0x18U)))
                                                  ? 1U
                                                  : 
                                                 ((7U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                       >> 0x18U)))
                                                   ? 2U
                                                   : 3U)));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U] 
        = ((0xfffffcffU & vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_logic_op_r) 
              << 8U));
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_subtract 
            = (((3U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                              >> 0x18U))) | (2U == 
                                             (7U & 
                                              (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                               >> 0x18U)))) 
               | (IData)(((0x20000U == (0x7020000U 
                                        & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                          & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                             >> 0xaU))));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U] 
        = ((0xfffffffbU & vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U]) 
           | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_subtract) 
              << 2U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[3U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [3U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[4U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [4U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[5U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [5U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[6U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [6U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__phys_addr_table[7U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__phys_addr_table
        [7U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_id_uses_rd 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table
            [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
            [1U]] << 1U) | vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table
           [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_ids_next
           [0U]]);
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | ((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [3U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                           [3U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | (((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                             [3U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [3U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | ((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [3U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                           [3U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
           | (((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                             [3U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__TAPS
                            [3U][2U] - (IData)(1U))))) 
              << 1U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.data_out 
        = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram
        [vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index];
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__TAPS
                            [3U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__TAPS
                           [3U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__rst)
            ? 0U : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__TAPS
                             [3U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__TAPS
                            [3U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[3U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [3U]) | (0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                              << 1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux[3U] 
        = (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
           | ((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__TAPS
                            [3U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__TAPS
                           [3U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
           | (((5U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__TAPS
                             [3U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__TAPS
                            [3U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux[3U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [3U]) | (0x3eU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index) 
                              << 1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_write_index_mux[3U] 
        = (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_wb2_float 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table
        [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__decode_id];
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_imm_type 
            = (4U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                               >> 0xeU)));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__jalr 
            = (IData)((0x4000U == (0xc000U & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pc_offset_r 
            = (0x1fffffU & ((3U == (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                          >> 0xeU)))
                             ? ((0x100000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                              << 9U)) 
                                | ((0xff000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                >> 0xcU)) 
                                   | ((0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                 << 0xbU)) 
                                      | (0x7feU & vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U]))))
                             : ((1U == (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                              >> 0xeU)))
                                 ? VL_EXTENDS_II(21,12, 
                                                 (0xfffU 
                                                  & vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U]))
                                 : VL_EXTENDS_II(21,13, 
                                                 ((0x1000U 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                      << 1U)) 
                                                  | ((0x800U 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                         >> 8U)) 
                                                     | ((0x7e0U 
                                                         & vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U]) 
                                                        | (0x1eU 
                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                              >> 0x13U)))))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed 
            = (1U & (~ ((6U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                      >> 0x18U))) | 
                        (7U == (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                      >> 0x18U))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_call 
            = (((0x1bU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                    >> 0xeU))) | (0x19U 
                                                  == 
                                                  (0x1fU 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0xeU)))) 
               & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_return 
            = (IData)(((0x64000U == (0x7c000U & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                       & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link) 
                           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link))) 
                          | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link) 
                              & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link)) 
                             & ((vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                 >> 0x1bU) != (0x1fU 
                                               & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                  >> 0x13U)))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu 
            = (((0xdU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                   >> 0xeU))) ? 0U : 
                ((vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U] 
                  << 0x14U) | (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                               >> 0xcU))) + (((0xdU 
                                               == (0x1fU 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0xeU))) 
                                              | (5U 
                                                 == 
                                                 (0x1fU 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     >> 0xeU))))
                                              ? (0xfffff000U 
                                                 & ((vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                     << 0x14U) 
                                                    | (0xff000U 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                          >> 0xcU))))
                                              : 4U));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__gc_inputs = (
                                                   (0x3fULL 
                                                    & vlSelf->taiga_sim__DOT__cpu__DOT__gc_inputs) 
                                                   | (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu)) 
                                                       << 9U) 
                                                      | ((QData)((IData)(
                                                                         (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence_r) 
                                                                           << 2U) 
                                                                          | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_mret_r) 
                                                                              << 1U) 
                                                                             | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_sret_r))))) 
                                                         << 6U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[3U] 
        = (IData)((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                    [0U])) << 0x20U) 
                   | (QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                     [1U]))));
    vlSelf->taiga_sim__DOT__cpu__DOT__ls_inputs[4U] 
        = (IData)(((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                     [0U])) << 0x20U) 
                    | (QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                      [1U]))) >> 0x20U));
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U] 
        = ((0xfffU & vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[0U]) 
           | ((IData)((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                        [0U])) << 0x20U) 
                       | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu)))) 
              << 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[1U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                      [0U])) << 0x20U) 
                     | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu)))) 
            >> 0x14U) | ((IData)(((((QData)((IData)(
                                                    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                    [0U])) 
                                    << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu))) 
                                  >> 0x20U)) << 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[2U] 
        = ((0xfffff000U & vlSelf->taiga_sim__DOT__cpu__DOT__alu_inputs[2U]) 
           | ((IData)(((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                         [0U])) << 0x20U) 
                        | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu))) 
                       >> 0x20U)) >> 0x14U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index) 
                 >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [0U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((2U >= (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [0U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index) 
                  >> (3U & (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [0U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_port__DOT__ram
        [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index];
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x3ffc7U & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.id) 
                     << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x 
        = (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder 
           - (vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
              << 1U));
    taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow 
        = (1U & (IData)((1ULL & (((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder)) 
                                  - ((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor)) 
                                     << 1U)) >> 0x21U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x3f1ffU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | (0xe00U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr) 
                               << 9U)));
    if ((0x80U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr))) {
        __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__b 
            = (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr) 
                     >> 6U));
        __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__a 
            = vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder;
    } else {
        __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__b 
            = (1U & (IData)((0x20U == (0x30U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr)))));
        __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__a 
            = ((- (IData)((1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress_attr) 
                                 >> 4U)))) | vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.quotient);
    }
    __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__Vfuncout 
        = (((- (IData)((IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__b))) 
            ^ __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__a) 
           + (IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__b));
    TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET____DOT__rd 
        = __Vfunc_taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__negate_if__27__Vfuncout;
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x37U & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done) 
                     << 3U));
    if ((((vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
           >> 0xcU) & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                       >> 4U)) & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__.ready))) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__fifo_inputs[0U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__fifo_inputs[1U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__fifo_inputs[2U];
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
        = vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram
        [vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index];
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | ((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][1U] - (IData)(1U)))) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                 >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                           [2U][1U] - (IData)(1U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
           | (((4U >= (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                             [2U][2U] - (IData)(1U)))) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index) 
                  >> (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__TAPS
                            [2U][2U] - (IData)(1U))))) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_port__DOT__ram
        [vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index];
    vlSelf->LargeSigTrace[0U] = (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                 >> 0x1fU);
    vlSelf->LargeSigTrace[1U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x1eU));
    vlSelf->LargeSigTrace[2U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x1dU));
    vlSelf->LargeSigTrace[3U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x1cU));
    vlSelf->LargeSigTrace[4U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x1bU));
    vlSelf->LargeSigTrace[5U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x1aU));
    vlSelf->LargeSigTrace[6U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x19U));
    vlSelf->LargeSigTrace[7U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x18U));
    vlSelf->LargeSigTrace[8U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x17U));
    vlSelf->LargeSigTrace[9U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                       >> 0x16U));
    vlSelf->LargeSigTrace[0xaU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x15U));
    vlSelf->LargeSigTrace[0xbU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x14U));
    vlSelf->LargeSigTrace[0xcU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x13U));
    vlSelf->LargeSigTrace[0xdU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x12U));
    vlSelf->LargeSigTrace[0xeU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x11U));
    vlSelf->LargeSigTrace[0xfU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                         >> 0x10U));
    vlSelf->LargeSigTrace[0x10U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xfU));
    vlSelf->LargeSigTrace[0x11U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xeU));
    vlSelf->LargeSigTrace[0x12U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xdU));
    vlSelf->LargeSigTrace[0x13U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xcU));
    vlSelf->LargeSigTrace[0x14U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xbU));
    vlSelf->LargeSigTrace[0x15U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 0xaU));
    vlSelf->LargeSigTrace[0x16U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 9U));
    vlSelf->LargeSigTrace[0x17U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 8U));
    vlSelf->LargeSigTrace[0x18U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 7U));
    vlSelf->LargeSigTrace[0x19U] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 6U));
    vlSelf->LargeSigTrace[0x1aU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 5U));
    vlSelf->LargeSigTrace[0x1bU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 4U));
    vlSelf->LargeSigTrace[0x1cU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 3U));
    vlSelf->LargeSigTrace[0x1dU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 2U));
    vlSelf->LargeSigTrace[0x1eU] = (1U & (vlSelf->taiga_sim__DOT__fp_tr[0U] 
                                          >> 1U));
    vlSelf->LargeSigTrace[0x1fU] = (1U & vlSelf->taiga_sim__DOT__fp_tr[0U]);
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0x14U));
    vlSelf->fp_taiga_events[0U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0x13U));
    vlSelf->fp_taiga_events[1U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0x12U));
    vlSelf->fp_taiga_events[2U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0x11U));
    vlSelf->fp_taiga_events[3U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0x10U));
    vlSelf->fp_taiga_events[4U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xfU));
    vlSelf->fp_taiga_events[5U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xeU));
    vlSelf->fp_taiga_events[6U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xdU));
    vlSelf->fp_taiga_events[7U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xcU));
    vlSelf->fp_taiga_events[8U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xbU));
    vlSelf->fp_taiga_events[9U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 0xaU));
    vlSelf->fp_taiga_events[0xaU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 9U));
    vlSelf->fp_taiga_events[0xbU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 8U));
    vlSelf->fp_taiga_events[0xcU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 7U));
    vlSelf->fp_taiga_events[0xdU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 6U));
    vlSelf->fp_taiga_events[0xeU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 5U));
    vlSelf->fp_taiga_events[0xfU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 4U));
    vlSelf->fp_taiga_events[0x10U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 3U));
    vlSelf->fp_taiga_events[0x11U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 2U));
    vlSelf->fp_taiga_events[0x12U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[2U] 
                                                >> 1U));
    vlSelf->fp_taiga_events[0x13U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               vlSelf->taiga_sim__DOT__fp_tr[2U]);
    vlSelf->fp_taiga_events[0x14U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                               >> 0x1fU);
    vlSelf->fp_taiga_events[0x15U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x1eU));
    vlSelf->fp_taiga_events[0x16U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x1dU));
    vlSelf->fp_taiga_events[0x17U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x1cU));
    vlSelf->fp_taiga_events[0x18U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x1bU));
    vlSelf->fp_taiga_events[0x19U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x1aU));
    vlSelf->fp_taiga_events[0x1aU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x19U));
    vlSelf->fp_taiga_events[0x1bU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x18U));
    vlSelf->fp_taiga_events[0x1cU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x17U));
    vlSelf->fp_taiga_events[0x1dU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x16U));
    vlSelf->fp_taiga_events[0x1eU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x15U));
    vlSelf->fp_taiga_events[0x1fU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x14U));
    vlSelf->fp_taiga_events[0x20U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x13U));
    vlSelf->fp_taiga_events[0x21U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x12U));
    vlSelf->fp_taiga_events[0x22U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x11U));
    vlSelf->fp_taiga_events[0x23U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0x10U));
    vlSelf->fp_taiga_events[0x24U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xfU));
    vlSelf->fp_taiga_events[0x25U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xeU));
    vlSelf->fp_taiga_events[0x26U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xdU));
    vlSelf->fp_taiga_events[0x27U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xcU));
    vlSelf->fp_taiga_events[0x28U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xbU));
    vlSelf->fp_taiga_events[0x29U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 0xaU));
    vlSelf->fp_taiga_events[0x2aU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 9U));
    vlSelf->fp_taiga_events[0x2bU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 8U));
    vlSelf->fp_taiga_events[0x2cU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 7U));
    vlSelf->fp_taiga_events[0x2dU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 6U));
    vlSelf->fp_taiga_events[0x2eU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 5U));
    vlSelf->fp_taiga_events[0x2fU] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 4U));
    vlSelf->fp_taiga_events[0x30U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 3U));
    vlSelf->fp_taiga_events[0x31U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 2U));
    vlSelf->fp_taiga_events[0x32U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__fp_tr[1U] 
                                                >> 1U));
    vlSelf->fp_taiga_events[0x33U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    taiga_sim__DOT____Vlvbound_hb000006e__0 = (1U & 
                                               vlSelf->taiga_sim__DOT__fp_tr[1U]);
    vlSelf->fp_taiga_events[0x34U] = taiga_sim__DOT____Vlvbound_hb000006e__0;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__.new_request 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__new_request
        [2U];
    vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r_r 
        = vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r;
    if (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__advance_round) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[0U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[1U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[3U];
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[4U];
    }
    vlSelf->instruction_pc_dec = ((vlSelf->taiga_sim__DOT__tr[2U] 
                                   << 6U) | (vlSelf->taiga_sim__DOT__tr[1U] 
                                             >> 0x1aU));
    vlSelf->instruction_data_dec = ((vlSelf->taiga_sim__DOT__tr[1U] 
                                     << 6U) | (vlSelf->taiga_sim__DOT__tr[0U] 
                                               >> 0x1aU));
    vlSelf->instruction_issued = (1U & (vlSelf->taiga_sim__DOT__tr[0U] 
                                        >> 0x13U));
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x19U));
    vlSelf->taiga_events[0U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x18U));
    vlSelf->taiga_events[1U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x17U));
    vlSelf->taiga_events[2U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x16U));
    vlSelf->taiga_events[3U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x15U));
    vlSelf->taiga_events[4U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x14U));
    vlSelf->taiga_events[5U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x13U));
    vlSelf->taiga_events[6U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x12U));
    vlSelf->taiga_events[7U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x11U));
    vlSelf->taiga_events[8U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0x10U));
    vlSelf->taiga_events[9U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xfU));
    vlSelf->taiga_events[0xaU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xeU));
    vlSelf->taiga_events[0xbU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xdU));
    vlSelf->taiga_events[0xcU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xcU));
    vlSelf->taiga_events[0xdU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xbU));
    vlSelf->taiga_events[0xeU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 0xaU));
    vlSelf->taiga_events[0xfU] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 9U));
    vlSelf->taiga_events[0x10U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 8U));
    vlSelf->taiga_events[0x11U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 7U));
    vlSelf->taiga_events[0x12U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 6U));
    vlSelf->taiga_events[0x13U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 5U));
    vlSelf->taiga_events[0x14U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 4U));
    vlSelf->taiga_events[0x15U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 3U));
    vlSelf->taiga_events[0x16U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 2U));
    vlSelf->taiga_events[0x17U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               (vlSelf->taiga_sim__DOT__tr[0U] 
                                                >> 1U));
    vlSelf->taiga_events[0x18U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    taiga_sim__DOT____Vlvbound_h5f85fc50__0 = (1U & 
                                               vlSelf->taiga_sim__DOT__tr[0U]);
    vlSelf->taiga_events[0x19U] = taiga_sim__DOT____Vlvbound_h5f85fc50__0;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_full 
        = (1U & ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__rst)) 
                 & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next) 
                     >> (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next)) 
                    | (0U != ((0xbU >= (0xfU & ((IData)(3U) 
                                                * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next))))
                               ? (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next) 
                                        >> (0xfU & 
                                            ((IData)(3U) 
                                             * (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next)))))
                               : 0U)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x3fe3fU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | (vlSelf->taiga_sim__DOT__cpu__DOT__genblk4__DOT__mul_unit_block__DOT__id
                     [1U] << 6U));
    if ((0x10U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__genblk6__DOT__prev_div_rs_addr 
            = (0xfffU & (vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
                         >> 1U));
    }
    if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_misc_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & (~ ((((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_alu_op) 
                         | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_branch_or_jump_op)) 
                        | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_load_op)) 
                       | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_store_op)) 
                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_mul_op)) 
                     | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_div_op))));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_alu_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & ((((((0xcU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                         >> 0xeU))) 
                      | (4U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                         >> 0xeU)))) 
                     | (5U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                        >> 0xeU)))) 
                    | (0xdU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                         >> 0xeU)))) 
                   & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_mul_op))) 
                  & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__tr_div_op))));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_mul_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                  >> 3U));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_div_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                  >> 4U));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_branch_or_jump_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & (((0x1bU == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                       >> 0xeU))) | 
                   (0x19U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                       >> 0xeU)))) 
                  | (0x18U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                        >> 0xeU)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_load_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & ((0U == (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                   >> 0xeU))) | (0xbU 
                                                 == 
                                                 (0x1fU 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     >> 0xeU)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__tr_store_op 
            = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__instruction_issued) 
               & (0x20000U == (0x7c000U & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U] 
            = ((0x1fffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U]) 
               | ((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U])) 
                            << 0x34U) | (((QData)((IData)(
                                                          vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U])) 
                                          << 0x14U) 
                                         | ((QData)((IData)(
                                                            vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                            >> 0xcU)))) 
                  << 0xdU));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[4U] 
            = (((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U])) 
                          << 0x34U) | (((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U])) 
                                        << 0x14U) | 
                                       ((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                        >> 0xcU)))) 
                >> 0x13U) | ((IData)(((((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U])) 
                                        << 0x34U) | 
                                       (((QData)((IData)(
                                                         vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U])) 
                                         << 0x14U) 
                                        | ((QData)((IData)(
                                                           vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                           >> 0xcU))) 
                                      >> 0x20U)) << 0xdU));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[5U] 
            = ((IData)(((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U])) 
                          << 0x34U) | (((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U])) 
                                        << 0x14U) | 
                                       ((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                        >> 0xcU))) 
                        >> 0x20U)) >> 0x13U);
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xfffff03fU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0xfc0U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                            << 1U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U] 
            = ((0xffffe3ffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U]) 
               | (0x1c00U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                             >> 0xeU)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
            = ((0xfffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U]) 
               | (0xf0000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                 << 0x10U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U] 
            = ((0xfffffff8U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U]) 
               | (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                        >> 0x10U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
            = ((0xff800001U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U]) 
               | (0xfffffffeU & ((0x7c0000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                               << 0x12U)) 
                                 | ((0x3e000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                 >> 0xeU)) 
                                    | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr) 
                                       << 1U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0x3fffffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0xffc00000U & ((0xf0000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                 << 9U)) 
                                 | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr) 
                                    << 0x16U))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
            = ((0xfffffffeU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U]) 
               | (0x3fffffU & ((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                      >> 0x17U)) | 
                               ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr) 
                                >> 0xaU))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xfff87fffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0xffff8000U & ((0x40000U & ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed)) 
                                              << 0x12U)) 
                                 | (0x38000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[2U] 
                                                << 3U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xffff9fffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_exception_unit) 
                  << 0xdU));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xffc7ffffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0xfff80000U & ((0x200000U & (((((
                                                   ((((((0x19U 
                                                         == 
                                                         (0x1fU 
                                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                             >> 0xeU))) 
                                                        | (0x18U 
                                                           == 
                                                           (0x1fU 
                                                            & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                               >> 0xeU)))) 
                                                       | (0U 
                                                          == 
                                                          (0x1fU 
                                                           & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                              >> 0xeU)))) 
                                                      | (8U 
                                                         == 
                                                         (0x1fU 
                                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                             >> 0xeU)))) 
                                                     | (4U 
                                                        == 
                                                        (0x1fU 
                                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                            >> 0xeU)))) 
                                                    | (0xcU 
                                                       == 
                                                       (0x1fU 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                           >> 0xeU)))) 
                                                   | (0xbU 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                          >> 0xeU)))) 
                                                  | (1U 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                         >> 0xeU)))) 
                                                 | (9U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                        >> 0xeU)))) 
                                                << 0x15U) 
                                               | (0xffe00000U 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     << 0x14U)))) 
                                 | (((((0x18U == (0x1fU 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     >> 0xeU))) 
                                       | (0xcU == (0x1fU 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0xeU)))) 
                                      | (0xbU == (0x1fU 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     >> 0xeU)))) 
                                     << 0x14U) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd) 
                                                  << 0x13U)))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U] 
            = ((0xf07fffffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[2U]) 
               | (0xf800000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                << 0x10U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U] 
            = ((0xfffffc07U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[3U]) 
               | (0x3f8U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                            >> 2U)));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            = ((0xffffc3ffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U]) 
               | (0xfffffc00U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__uses_rs1) 
                                  << 0xdU) | ((((((
                                                   (0x10U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                        >> 0xeU))) 
                                                   | (0x11U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                          >> 0xeU)))) 
                                                  | (0x12U 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                         >> 0xeU)))) 
                                                 | (0x13U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                        >> 0xeU)))) 
                                                | (IData)(
                                                          ((0x50000U 
                                                            == 
                                                            (0x7c000U 
                                                             & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                                           & (((((((1U 
                                                                    == 
                                                                    (0x7fU 
                                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                        >> 5U))) 
                                                                   | (5U 
                                                                      == 
                                                                      (0x7fU 
                                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                          >> 5U)))) 
                                                                  | (9U 
                                                                     == 
                                                                     (0x7fU 
                                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                         >> 5U)))) 
                                                                 | (0xdU 
                                                                    == 
                                                                    (0x7fU 
                                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                        >> 5U)))) 
                                                                | (0x11U 
                                                                   == 
                                                                   (0x7fU 
                                                                    & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                       >> 5U)))) 
                                                               | (0x15U 
                                                                  == 
                                                                  (0x7fU 
                                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                      >> 5U)))) 
                                                              | (0x51U 
                                                                 == 
                                                                 (0x7fU 
                                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                                     >> 5U))))))) 
                                               << 0xcU) 
                                              | ((((((0x10U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                          >> 0xeU))) 
                                                     | (0x11U 
                                                        == 
                                                        (0x1fU 
                                                         & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                            >> 0xeU)))) 
                                                    | (0x12U 
                                                       == 
                                                       (0x1fU 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                           >> 0xeU)))) 
                                                   | (0x13U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                          >> 0xeU)))) 
                                                  << 0xbU) 
                                                 | (0x400U 
                                                    & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                       << 7U)))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            = ((0x3fffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U]) 
               | (0xffffc000U & ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_decode_rename_interface.phys_rs_addr 
                                  << 0x14U) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.data_out) 
                                               << 0xeU))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xffffffc0U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0x3fffU & ((0x3fffU & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_decode_rename_interface.phys_rs_addr 
                                         >> 0xcU)) 
                             | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list.data_out) 
                                >> 0x12U))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            = ((0xfffffc7fU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U]) 
               | (0xffffff80U & ((0x200U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                            << 7U)) 
                                 | ((0x100U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                               << 5U)) 
                                    | (0x80U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                << 3U))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            = ((0xffffff87U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U]) 
               | (0xfffffff8U & (((((((0x10U == (0x1fU 
                                                 & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                    >> 0xeU))) 
                                      | (0x11U == (0x1fU 
                                                   & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0xeU)))) 
                                     | (0x12U == (0x1fU 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                     >> 0xeU)))) 
                                    | (0x13U == (0x1fU 
                                                 & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                                                    >> 0xeU)))) 
                                   | (IData)(((0x50000U 
                                               == (0x7c000U 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U])) 
                                              & ((((9U 
                                                    == 
                                                    (0x7fU 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                        >> 5U))) 
                                                   | (0xdU 
                                                      == 
                                                      (0x7fU 
                                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                          >> 5U)))) 
                                                  | (0x2dU 
                                                     == 
                                                     (0x7fU 
                                                      & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                         >> 5U)))) 
                                                 | (0x61U 
                                                    == 
                                                    (0x7fU 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[1U] 
                                                        >> 5U))))))) 
                                  << 6U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_i2f) 
                                             << 5U) 
                                            | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_f2i) 
                                                << 4U) 
                                               | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_class) 
                                                  << 3U))))));
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U] 
            = ((0xfffffff8U & vlSelf->taiga_sim__DOT__cpu__DOT__issue[0U]) 
               | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fcmp) 
                   << 2U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_minmax) 
                              << 1U) | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__fp_decode_and_issue_block__DOT__is_sign_inj))));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__axi_arvalid = vlSelf->__Vdly__taiga_sim__DOT__axi_arvalid;
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[0U] = 0U;
    if ((1U & (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.requests))) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[0U] = 0U;
    }
    if ((2U & (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.requests))) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[0U] = 1U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[1U] = 1U;
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[1U] = 1U;
    } else {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[1U] = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.requests))) {
        vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes[1U] = 0U;
    }
    vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count 
        = __Vdly__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count;
    vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count 
        = __Vdly__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count;
    vlSelf->taiga_sim__DOT__write_counter = vlSelf->__Vdly__taiga_sim__DOT__write_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.awready = vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__awready;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result 
        = __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__awvalid_m__result;
    vlSelf->taiga_sim__DOT__begin_write_counter = vlSelf->__Vdly__taiga_sim__DOT__begin_write_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.wready = vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__wready;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result 
        = __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__wvalid_m__result;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_idle 
        = (((~ ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                >> 3U)) & (~ (IData)((0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid))))) 
           & (3U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_ready)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__ready_for_issue_from_lsq 
        = ((3U == (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_ready)) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_stall)));
    vlSelf->retire_ports_valid[0U] = vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid
        [0U];
    vlSelf->retire_ports_valid[1U] = vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_port_valid
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict 
        = (0U != ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                           >> 2U)) & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
        = ((0xfULL & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry) 
           | (0x7fffffffff0ULL & taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
        = ((0x7fffffffff9ULL & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry) 
           | ((QData)((IData)((3U & (IData)((taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr 
                                             >> 1U))))) 
              << 1U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_left_shift 
        = (0xfffU & ((((((0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                    >> 1U)) | (0x7ffU 
                                               & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                  >> 1U))) 
                        & (- (IData)((1U & (~ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                               >> 0xdU)))))) 
                       - (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                    >> 0xeU))) & (- (IData)(
                                                            (1U 
                                                             & (~ (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_less_than_left_shift_amt)))))) 
                     + (1U & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                               >> 0xdU) & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                           >> 1U)))));
    __Vtableidx3 = ((0x80U & ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm) 
                              << 7U)) | ((((6U & (taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[3U] 
                                                  >> 5U)) 
                                           | (0U != 
                                              (((taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[0U] 
                                                 | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[1U]) 
                                                | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[2U]) 
                                               | (0x3fU 
                                                  & taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[3U])))) 
                                          << 4U) | 
                                         ((8U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                 >> 0x15U)) 
                                          | (7U & (
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                   >> 0x19U)))));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_if_overflow 
        = Vtaiga_sim__ConstPool__TABLE_h95de7929_0[__Vtableidx3];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT____Vcellout__round__roundup 
        = Vtaiga_sim__ConstPool__TABLE_hbdb5e6c2_0[__Vtableidx3];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__new_Q 
        = ((0xfffffffffffffeULL & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.quotient 
                                   << 1U)) | (QData)((IData)(
                                                             (1U 
                                                              & (~ (IData)(
                                                                           (taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__subtraction 
                                                                            >> 0x37U)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__next_subtractend 
        = ((1U & (IData)((taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__subtraction 
                          >> 0x37U))) ? ((0xfffffffffffffcULL 
                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__current_subtractend 
                                             << 2U)) 
                                         | (QData)((IData)(
                                                           (3U 
                                                            & (IData)(
                                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__rad 
                                                                       >> 0x36U))))))
            : ((0xfffffffffffffcULL & (taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__subtraction 
                                       << 2U)) | (QData)((IData)(
                                                                 (3U 
                                                                  & (IData)(
                                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt_block__DOT__rad 
                                                                             >> 0x36U)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][6U] 
        = (0xffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs
           [0U][6U]);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][7U] = 0U;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][8U] = 0U;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs[0U][9U] 
        = ((0xff000000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_grs
            [0U][9U]) | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done
                          [0U] ? ((((6U & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient) 
                                           << 1U)) 
                                    | (0U != (0x7fffffffffffffULL 
                                              & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__PR 
                                                 >> 1U)))) 
                                   & (- (IData)((1U 
                                                 & (~ 
                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_special_case
                                                    [0U]))))) 
                                  << 5U) : ((0xc0U 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs
                                                [0U] 
                                                << 5U)) 
                                            | (0x20U 
                                               & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs
                                                   [0U] 
                                                   | (0U 
                                                      != vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.remainder)) 
                                                  << 5U)))) 
                         << 0x10U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden[0U] 
        = ((0xbU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden
            [0U]) | (4U & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done
                            [0U] ? (IData)((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.quotient 
                                            >> 0x36U))
                             : (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__result_frac
                                        [0U] >> 0x34U))) 
                           << 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_inf 
        = ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_QNaN)) 
           & ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_by_zero) 
              | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_inf)));
    vlSelf->retire_ports_pc[0U] = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table
        [vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [0U]];
    vlSelf->retire_ports_instruction[0U] = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table
        [vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [0U]];
    vlSelf->retire_ports_pc[1U] = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__pc_table
        [vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [1U]];
    vlSelf->retire_ports_instruction[1U] = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__instruction_table
        [vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [1U]];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__csr_unit_block__retire_ids[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__csr_unit_block__retire_ids[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__retire_ids
        [1U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap 
        = (1U & (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                   [1U] | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                           [1U] ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                           [0U])) | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                  [0U]) | (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                             [1U] | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                     [1U] & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                     [0U])) | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                            [0U]) | (((~ (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
                                                  >> 0x3fU))) 
                                      & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))) 
                                     | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
                                                 >> 0x3fU)) 
                                        & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_wb2_float 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_wb2_float)) 
           | vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table
           [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next
           [0U]]);
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_accu_fcsr 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_accu_fcsr)) 
           | vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table
           [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next
           [0U]]);
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_wb2_float 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_wb2_float)) 
           | (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__wb2_float_table
              [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next
              [1U]] << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_accu_fcsr 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__retire_is_accu_fcsr)) 
           | (vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__accu_fcsr_table
              [vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__genblk1__DOT__fp_inst_id_management__retire_ids_next
              [1U]] << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index;
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U] 
        = __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U] 
        = __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U] 
        = __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U] 
        = __Vdly__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_mantissa_shortened__DOT__shift_count[3U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__start_algorithm 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.valid) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__running)));
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac__v1;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac[1U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v0;
    }
    if (vlSelf->__Vdlyvset__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac[2U] 
            = __Vdlyvval__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac__v1;
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_safe[0U] 
        = ((0xdU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_safe
            [0U]) | (2U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac
                                    [1U] >> 0x35U)) 
                           << 1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden[0U] 
        = ((0xdU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_hidden
            [0U]) | (2U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__result_frac
                                    [1U] >> 0x34U)) 
                           << 1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
        = ((0xffffff81U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U]) 
           | (0xfffffffeU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_f2i) 
                              << 6U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fcmp) 
                                         << 5U) | (
                                                   ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_class) 
                                                    << 4U) 
                                                   | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                                      << 1U))))));
    __Vtemp_h041f2230__0[1U] = (((3U & ((IData)((((QData)((IData)(
                                                                  vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                  [0U])) 
                                                  << 0x34U) 
                                                 | (0xfffffffffffffULL 
                                                    & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                        >> 0x10U)) 
                                 | ((3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1) 
                                           >> 0x11U)) 
                                    | ((3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased) 
                                              >> 0x1cU)) 
                                       | ((3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31) 
                                                 >> 0x1dU)) 
                                          | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30) 
                                             >> 0x1eU))))) 
                                | ((0xfffcU & ((IData)(
                                                       (((QData)((IData)(
                                                                         vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                         [0U])) 
                                                         << 0x34U) 
                                                        | (0xfffffffffffffULL 
                                                           & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                               >> 0x10U)) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                 [0U])) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1)) 
                                               >> 0x20U)) 
                                      << 0x10U)));
    __Vtemp_h041f2230__0[2U] = ((3U & ((IData)(((((QData)((IData)(
                                                                  vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                  [0U])) 
                                                  << 0x34U) 
                                                 | (0xfffffffffffffULL 
                                                    & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1)) 
                                                >> 0x20U)) 
                                       >> 0x10U)) | 
                                (((0xffe0U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased) 
                                              << 5U)) 
                                  | (0xfffcU & ((IData)(
                                                        ((((QData)((IData)(
                                                                           vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                           [0U])) 
                                                           << 0x34U) 
                                                          | (0xfffffffffffffULL 
                                                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1)) 
                                                         >> 0x20U)) 
                                                >> 0x10U))) 
                                 | (0xffff0000U & (
                                                   (0x10000U 
                                                    & ((IData)(
                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                                >> 0x3fU)) 
                                                       << 0x10U)) 
                                                   | (0xffff0000U 
                                                      & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased) 
                                                         << 5U))))));
    __Vtemp_ha7602ea7__0[5U] = (((0xfU & ((((IData)(
                                                    (((QData)((IData)(
                                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                      [0U])) 
                                                      << 0x34U) 
                                                     | (0xfffffffffffffULL 
                                                        & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                            >> 8U) 
                                           | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1) 
                                               >> 9U) 
                                              | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased) 
                                                  >> 0x14U) 
                                                 | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31) 
                                                     >> 0x15U) 
                                                    | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30) 
                                                       >> 0x16U))))) 
                                          | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed) 
                                              >> 0x17U) 
                                             | (((IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                          >> 0x3fU)) 
                                                 & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed)) 
                                                >> 0x18U)))) 
                                 | ((0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                             >> 0x1bU)) 
                                    | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap) 
                                       >> 0x1cU))) 
                                | ((0xf0U & (((0xfffff0U 
                                               & ((IData)(
                                                          (((QData)((IData)(
                                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                            [0U])) 
                                                            << 0x34U) 
                                                           | (0xfffffffffffffULL 
                                                              & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                                  >> 8U)) 
                                              | ((0x7ffff0U 
                                                  & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1) 
                                                     >> 9U)) 
                                                 | ((0xff0U 
                                                     & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased) 
                                                        >> 0x14U)) 
                                                    | ((0x7f0U 
                                                        & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31) 
                                                           >> 0x15U)) 
                                                       | (0x3f0U 
                                                          & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30) 
                                                             >> 0x16U)))))) 
                                             | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed) 
                                                 >> 0x17U) 
                                                | (((IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                             >> 0x3fU)) 
                                                    & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed)) 
                                                   >> 0x18U)))) 
                                   | (__Vtemp_h041f2230__0[1U] 
                                      << 8U)));
    __Vtemp_hf5cbfb1a__0[4U] = ((0x7fU & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                   >> 0x20U)) 
                                          >> 0x15U)) 
                                | ((0x780U & ((IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                       >> 0x20U)) 
                                              >> 0x15U)) 
                                   | (((((IData)((((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                   [0U])) 
                                                   << 0x34U) 
                                                  | (0xfffffffffffffULL 
                                                     & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                         << 0x1fU) 
                                        | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1) 
                                            << 0x1eU) 
                                           | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased) 
                                               << 0x13U) 
                                              | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31) 
                                                  << 0x12U) 
                                                 | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30) 
                                                    << 0x11U))))) 
                                       | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed) 
                                           << 0x10U) 
                                          | (((IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                       >> 0x3fU)) 
                                              & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed)) 
                                             << 0xfU))) 
                                      | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                          << 0xcU) 
                                         | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap) 
                                            << 0xbU)))));
    __Vtemp_hf5cbfb1a__0[5U] = ((0x7fU & (((((IData)(
                                                     (((QData)((IData)(
                                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                                       [0U])) 
                                                       << 0x34U) 
                                                      | (0xfffffffffffffULL 
                                                         & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1))) 
                                             >> 1U) 
                                            | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_int_less_than_1) 
                                                >> 2U) 
                                               | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_abs_rs1_expo_unbiased) 
                                                   >> 0xdU) 
                                                  | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_31) 
                                                      >> 0xeU) 
                                                     | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1_expo_unbiased_greater_than_30) 
                                                        >> 0xfU))))) 
                                           | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed) 
                                               >> 0x10U) 
                                              | (((IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                           >> 0x3fU)) 
                                                  & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_f2i_is_signed)) 
                                                 >> 0x11U))) 
                                          | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                              >> 0x14U) 
                                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_swap) 
                                                >> 0x15U)))) 
                                | (__Vtemp_ha7602ea7__0[5U] 
                                   << 7U));
    __Vtemp_hf5cbfb1a__0[6U] = ((__Vtemp_ha7602ea7__0[5U] 
                                 >> 0x19U) | ((0x780U 
                                               & (__Vtemp_h041f2230__0[1U] 
                                                  >> 0x11U)) 
                                              | ((0x7800U 
                                                  & (__Vtemp_h041f2230__0[1U] 
                                                     >> 0x11U)) 
                                                 | (__Vtemp_h041f2230__0[2U] 
                                                    << 0xfU))));
    __Vtemp_heeb462dd__0[2U] = (((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                          >> 0x20U)) 
                                 >> 0x1fU) | ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
                                                << 0xcU) 
                                               | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                                   [0U] 
                                                   << 0xbU) 
                                                  | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                      [0U] 
                                                      << 0xaU) 
                                                     | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                         [0U] 
                                                         << 9U) 
                                                        | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                           [0U] 
                                                           << 8U))))) 
                                              | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                                  [1U] 
                                                  << 7U) 
                                                 | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                     [1U] 
                                                     << 6U) 
                                                    | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                        [1U] 
                                                        << 5U) 
                                                       | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                           [1U] 
                                                           << 4U) 
                                                          | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                                             << 1U)))))));
    __Vtemp_heeb462dd__0[3U] = (((1U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
                                         >> 0x14U) 
                                        | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                            [0U] >> 0x15U) 
                                           | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                               [0U] 
                                               >> 0x16U) 
                                              | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                  [0U] 
                                                  >> 0x17U) 
                                                 | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                    [0U] 
                                                    >> 0x18U)))))) 
                                 | ((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                           [1U] >> 0x19U)) 
                                    | ((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                              [1U] 
                                              >> 0x1aU)) 
                                       | ((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                 [1U] 
                                                 >> 0x1bU)) 
                                          | ((1U & 
                                              (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                               [1U] 
                                               >> 0x1cU)) 
                                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                                >> 0x1fU)))))) 
                                | ((0xfeU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
                                              >> 0x14U) 
                                             | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                                 [0U] 
                                                 >> 0x15U) 
                                                | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                    [0U] 
                                                    >> 0x16U) 
                                                   | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                       [0U] 
                                                       >> 0x17U) 
                                                      | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                         [0U] 
                                                         >> 0x18U)))))) 
                                   | ((0xf00U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2) 
                                                 >> 0x14U)) 
                                      | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                  >> 0x20U)) 
                                         << 0xcU))));
    __Vtemp_heeb462dd__0[4U] = ((1U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                >> 0x20U)) 
                                       >> 0x14U)) | 
                                ((0xfeU & ((IData)(
                                                   (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                    >> 0x20U)) 
                                           >> 0x14U)) 
                                 | ((0xf00U & ((IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs2 
                                                        >> 0x20U)) 
                                               >> 0x14U)) 
                                    | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                       << 0xcU))));
    __Vtemp_heeb462dd__0[5U] = ((1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                       >> 0x14U)) | 
                                ((0xfeU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                           >> 0x14U)) 
                                 | ((0xf00U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                                               >> 0x14U)) 
                                    | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                >> 0x20U)) 
                                       << 0xcU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
        = ((0x7fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U]) 
           | ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                << 0xcU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                            [0U] << 0xbU)) | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                               [0U] 
                                               << 0xaU) 
                                              | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                  [0U] 
                                                  << 9U) 
                                                 | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                     [0U] 
                                                     << 8U) 
                                                    | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                       [0U] 
                                                       << 7U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[1U] 
        = (((0x7fU & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                       >> 0x14U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                    [0U] >> 0x15U))) 
            | ((0x7fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                         [0U] >> 0x16U)) | ((0x7fU 
                                             & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                [0U] 
                                                >> 0x17U)) 
                                            | ((0x7fU 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                   [0U] 
                                                   >> 0x18U)) 
                                               | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                  [0U] 
                                                  >> 0x19U))))) 
           | ((0x780U & (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                          >> 0x14U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                       [0U] >> 0x15U))) 
              | ((0x800U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1) 
                            >> 0x14U)) | ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                                   >> 0x20U)) 
                                          << 0xcU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U] 
        = ((0x7fU & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                              >> 0x20U)) >> 0x14U)) 
           | ((0x780U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                  >> 0x20U)) >> 0x14U)) 
              | (__Vtemp_heeb462dd__0[2U] << 0xbU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[3U] 
        = ((0x7fU & (__Vtemp_heeb462dd__0[2U] >> 0x15U)) 
           | ((0x780U & (__Vtemp_heeb462dd__0[2U] >> 0x15U)) 
              | (__Vtemp_heeb462dd__0[3U] << 0xbU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[4U] 
        = ((0x7fU & (__Vtemp_heeb462dd__0[3U] >> 0x15U)) 
           | ((0x780U & (__Vtemp_heeb462dd__0[3U] >> 0x15U)) 
              | (__Vtemp_heeb462dd__0[4U] << 0xbU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[5U] 
        = ((0x7fU & (__Vtemp_heeb462dd__0[4U] >> 0x15U)) 
           | ((0x780U & (__Vtemp_heeb462dd__0[4U] >> 0x15U)) 
              | (__Vtemp_heeb462dd__0[5U] << 0xbU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U] 
        = ((0x7fU & (__Vtemp_heeb462dd__0[5U] >> 0x15U)) 
           | ((0x780U & (__Vtemp_heeb462dd__0[5U] >> 0x15U)) 
              | ((0x800U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs1 
                                     >> 0x20U)) >> 9U)) 
                 | (__Vtemp_hf5cbfb1a__0[4U] << 0xcU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[7U] 
        = ((0x7fU & (__Vtemp_hf5cbfb1a__0[4U] >> 0x14U)) 
           | ((0x780U & (__Vtemp_hf5cbfb1a__0[4U] >> 0x14U)) 
              | ((0x800U & (__Vtemp_hf5cbfb1a__0[4U] 
                            >> 0x14U)) | (__Vtemp_hf5cbfb1a__0[5U] 
                                          << 0xcU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[8U] 
        = ((0x7fU & (__Vtemp_hf5cbfb1a__0[5U] >> 0x14U)) 
           | ((0x780U & (__Vtemp_hf5cbfb1a__0[5U] >> 0x14U)) 
              | ((0x800U & (__Vtemp_hf5cbfb1a__0[5U] 
                            >> 0x14U)) | (__Vtemp_hf5cbfb1a__0[6U] 
                                          << 0xcU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[9U] 
        = (0xfffU & ((0x7fU & (__Vtemp_hf5cbfb1a__0[6U] 
                               >> 0x14U)) | ((0x780U 
                                              & (__Vtemp_hf5cbfb1a__0[6U] 
                                                 >> 0x14U)) 
                                             | (0x800U 
                                                & (__Vtemp_hf5cbfb1a__0[6U] 
                                                   >> 0x14U)))));
    vlSelf->taiga_sim__DOT__read_counter = vlSelf->__Vdly__taiga_sim__DOT__read_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.arready = vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__arready;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result 
        = __Vdly__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__genblk4__DOT__genblk1__DOT__axi_bus__DOT____Vcellout__arvalid_m__result;
    vlSelf->taiga_sim__DOT__begin_read_counter = vlSelf->__Vdly__taiga_sim__DOT__begin_read_counter;
    vlSymsp->TOP__taiga_sim__DOT__m_axi.rvalid = vlSymsp->TOP__taiga_sim__DOT__m_axi.__Vdly__rvalid;
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x2fU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__.done) 
                     << 4U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[3U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[3U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[4U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[4U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[5U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[5U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[6U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[6U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[7U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[7U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
        = ((0xffffe000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U]) 
           | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__fp_add_inputs[8U]);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
        = ((0xfc001fffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U]) 
           | (0xffffe000U & ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_opcode) 
                               << 0x13U) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rm) 
                                            << 0x10U)) 
                             | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fma) 
                                 << 0xfU) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fadd) 
                                              << 0xeU) 
                                             | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_fmul) 
                                                << 0xdU))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
        = ((0x7fffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U]) 
           | ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt_swapped) 
              << 0x17U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xaU] 
        = (((0x7fe000U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3) 
                          << 0xdU)) | ((0x7ffffcU & 
                                        ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalize_shift_amt_swapped) 
                                         << 2U)) | 
                                       ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalize_shift_amt_swapped) 
                                        >> 9U))) | 
           (0xff800000U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3) 
                           << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xbU] 
        = ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3) 
             >> 0x13U) | (0x7fe000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3 
                                                >> 0x20U)) 
                                       << 0xdU))) | 
           (0xff800000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3 
                                    >> 0x20U)) << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xcU] 
        = ((((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_rs3 
                      >> 0x20U)) >> 0x13U) | (0x7fe000U 
                                              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped) 
                                                 << 0xdU))) 
           | (0xff800000U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped) 
                             << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xdU] 
        = ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped) 
             >> 0x13U) | (0x7fe000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped 
                                                >> 0x20U)) 
                                       << 0xdU))) | 
           (0xff800000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped 
                                    >> 0x20U)) << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU] 
        = ((((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped 
                      >> 0x20U)) >> 0x13U) | (0x7fe000U 
                                              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
                                                 << 0xdU))) 
           | (0xff800000U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
                             << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xfU] 
        = ((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
             >> 0x13U) | (0x7fe000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
                                                >> 0x20U)) 
                                       << 0xdU))) | 
           (0xff800000U & ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
                                    >> 0x20U)) << 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0x10U] 
        = ((IData)((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped 
                    >> 0x20U)) >> 0x13U);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
        = ((0x3ffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U]) 
           | (0xfc000000U & (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped
                               [1U] << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped
                                                 [1U] 
                                                 << 0x1eU)) 
                             | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                 [2U] << 0x1dU) | (
                                                   (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                    [2U] 
                                                    << 0x1cU) 
                                                   | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                                       [2U] 
                                                       << 0x1bU) 
                                                      | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                                         [2U] 
                                                         << 0x1aU)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
        = ((0xfffff000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U]) 
           | (0x3ffffffU & ((((((0x3fff800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped
                                               [0U] 
                                               << 0xbU)) 
                                | ((0x3fffc00U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_subnormal_swapped
                                                  [1U] 
                                                  << 0xaU)) 
                                   | (0x3fffe00U & 
                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_subnormal
                                       [2U] << 9U)))) 
                               | ((0x3ffff00U & ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped) 
                                                 << 8U)) 
                                  | ((0x3ffff80U & 
                                      ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped) 
                                       << 7U)) | (0x3ffffc0U 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_hidden_bit
                                                     [2U] 
                                                     << 6U))))) 
                              | ((0x3ffffe0U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped
                                                [0U] 
                                                << 5U)) 
                                 | ((0x3fffff0U & (
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped
                                                   [0U] 
                                                   << 4U)) 
                                    | ((0x3fffff8U 
                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped
                                           [0U] << 3U)) 
                                       | (0x3fffffcU 
                                          & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped
                                             [0U] << 2U)))))) 
                             | ((0x3fffffeU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_inf_swapped
                                               [1U] 
                                               << 1U)) 
                                | (0x3ffffffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_SNaN_swapped
                                                 [1U] 
                                                 | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_QNaN_swapped
                                                     [1U] 
                                                     >> 1U) 
                                                    | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__is_zero_swapped
                                                       [1U] 
                                                       >> 2U)))))) 
                            | ((0x3ffffffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_inf
                                              [2U] 
                                              >> 3U)) 
                               | ((0x3ffffffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                                 [2U] 
                                                 >> 4U)) 
                                  | ((0x3ffffffU & 
                                      (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_QNaN
                                       [2U] >> 5U)) 
                                     | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_zero
                                        [2U] >> 6U)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__read_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
                 ^ (0U != (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback_input)) 
                 ^ (0U != (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[0U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [0U]) | ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.data_out) 
                     << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__lfsr_read_index__DOT__feedback_input)) 
                 ^ (0U != (0x1fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__clear_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__fp_issued_id_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x 
        = (((IData)(taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow)
             ? vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder
             : vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x) 
           - vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor);
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x_overflow 
        = (1U & (IData)((1ULL & (((QData)((IData)(((IData)(taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow)
                                                    ? vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div.remainder
                                                    : vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x))) 
                                  - (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor))) 
                                 >> 0x20U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[1U][3U] 
        = TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET____DOT__rd;
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running 
        = __Vdly__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__running;
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__.ready 
        = (1U & ((~ (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.valid)) 
                 | (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__in_progress))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[2U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [2U]) | (0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[2U] 
        = ((0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [2U]) | (1U & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux[2U] 
        = (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                    >> 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ VL_REDXOR_2(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__lfsr_write_index__DOT__feedback_input)) 
                 ^ (0U != (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT__genblk1__DOT__write_index)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux[2U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [2U]) | (0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux[2U] 
        = ((0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [2U]) | (1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_write_index_mux[2U] 
        = (0x1fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                    >> 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[4U] 
        = ((0x1ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[4U]) 
           | (0x1e00U & ((0x1c00U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[6U] 
                                     << 9U)) | (0x200U 
                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[6U] 
                                                   << 5U)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U] 
        = ((0xffffffc0U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U]) 
           | ((0x3cU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[6U] 
                         << 5U) | (0x1cU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                            >> 0x1bU)))) 
              | ((2U & (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                          >> 0x1cU) | (0U != (((taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[0U] 
                                                | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[1U]) 
                                               | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[2U]) 
                                              | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__grs_norm[3U]))) 
                        << 1U)) | (1U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[0U]))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U] 
        = ((0x7fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U]) 
           | (((IData)((((QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                >> 0x18U)))) 
                         << 0x3fU) | (((QData)((IData)(
                                                       (0x7ffU 
                                                        & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                           >> 0xdU)))) 
                                       << 0x34U) | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm))) 
               << 9U) | ((0x100U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                    >> 4U)) | ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__hidden_norm) 
                                               << 7U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[3U] 
        = (((0x7fU & ((IData)((((QData)((IData)((1U 
                                                 & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                    >> 0x18U)))) 
                                << 0x3fU) | (((QData)((IData)(
                                                              (0x7ffU 
                                                               & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                  >> 0xdU)))) 
                                              << 0x34U) 
                                             | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm))) 
                      >> 0x17U)) | ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__hidden_norm) 
                                    >> 0x19U)) | ((0x180U 
                                                   & ((IData)(
                                                              (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0x18U)))) 
                                                                << 0x3fU) 
                                                               | (((QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0xdU)))) 
                                                                   << 0x34U) 
                                                                  | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm))) 
                                                      >> 0x17U)) 
                                                  | ((IData)(
                                                             ((((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0x18U)))) 
                                                                << 0x3fU) 
                                                               | (((QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0xdU)))) 
                                                                   << 0x34U) 
                                                                  | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm)) 
                                                              >> 0x20U)) 
                                                     << 9U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[4U] 
        = ((0x1c00U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[4U]) 
           | (0x1fffU & ((0x7fU & ((IData)(((((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                  >> 0x18U)))) 
                                              << 0x3fU) 
                                             | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                     >> 0xdU)))) 
                                                 << 0x34U) 
                                                | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm)) 
                                            >> 0x20U)) 
                                   >> 0x17U)) | ((0x200U 
                                                  & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[6U] 
                                                     << 5U)) 
                                                 | (0x180U 
                                                    & ((IData)(
                                                               ((((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0x18U)))) 
                                                                  << 0x3fU) 
                                                                 | (((QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet_r[5U] 
                                                                                >> 0xdU)))) 
                                                                     << 0x34U) 
                                                                    | taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_frac_norm)) 
                                                                >> 0x20U)) 
                                                       >> 0x17U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U] 
        = ((0xff800000U & vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[0U]) 
           | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_call) 
               << 0x16U) | (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_return) 
                             << 0x15U) | vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pc_offset_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[1U] 
        = ((0x3fffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[1U]) 
           | ((IData)((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                        [1U])) << 0x20U) 
                       | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu)))) 
              << 0x1eU));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[2U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                      [1U])) << 0x20U) 
                     | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu)))) 
            >> 2U) | ((IData)(((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                 [1U])) 
                                 << 0x20U) | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu))) 
                               >> 0x20U)) << 0x1eU));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[3U] 
        = (((IData)(((((QData)((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                       [1U])) << 0x20U) 
                      | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu))) 
                     >> 0x20U)) >> 2U) | (((IData)(
                                                   (((QData)((IData)(
                                                                     ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                       [0U] 
                                                                       >> 0x1fU) 
                                                                      & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed)))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                      [0U])))) 
                                           << 0x1fU) 
                                          | (0x40000000U 
                                             & ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                 [1U] 
                                                 >> 1U) 
                                                & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed) 
                                                   << 0x1eU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__branch_inputs[4U] 
        = ((0x3fffffffU & ((IData)((((QData)((IData)(
                                                     ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                       [0U] 
                                                       >> 0x1fU) 
                                                      & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed)))) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                 [0U])))) 
                           >> 1U)) | ((0x40000000U 
                                       & ((IData)((
                                                   ((QData)((IData)(
                                                                    ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                      [0U] 
                                                                      >> 0x1fU) 
                                                                     & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed)))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                     [0U])))) 
                                          >> 1U)) | 
                                      ((IData)(((((QData)((IData)(
                                                                  ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                    [0U] 
                                                                    >> 0x1fU) 
                                                                   & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__rf_issue.data
                                                                   [0U]))) 
                                                >> 0x20U)) 
                                       << 0x1fU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__selected_csr 
        = (((((((((0x301U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                >> 0x24U)))) 
                  | (0xf11U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                  >> 0x24U))))) 
                 | (0xf12U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                 >> 0x24U))))) 
                | (0xf13U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                >> 0x24U))))) 
               | (0xf14U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                               >> 0x24U))))) 
              | (0x300U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                              >> 0x24U))))) 
             | (0x302U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                             >> 0x24U))))) 
            | (0x303U == (0xfffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                            >> 0x24U)))))
            ? 0U : (((((((((0x304U == (0xfffU & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U)))) 
                           | (0x305U == (0xfffU & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U))))) 
                          | (0x306U == (0xfffU & (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                          >> 0x24U))))) 
                         | (0x340U == (0xfffU & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U))))) 
                        | (0x341U == (0xfffU & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                        >> 0x24U))))) 
                       | (0x342U == (0xfffU & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))) 
                      | (0x343U == (0xfffU & (IData)(
                                                     (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                      >> 0x24U))))) 
                     | (0x344U == (0xfffU & (IData)(
                                                    (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                     >> 0x24U)))))
                     ? ((0x304U == (0xfffU & (IData)(
                                                     (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                      >> 0x24U))))
                         ? 0U : ((0x305U == (0xfffU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                        >> 0x24U))))
                                  ? 0U : ((0x306U == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))
                                           ? 0U : 0U)))
                     : ((((((((((0x3efU <= (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U)))) 
                                & (0x3a0U >= (0xfffU 
                                              & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U))))) 
                               | (0xb00U == (0xfffU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                        >> 0x24U))))) 
                              | (0xb02U == (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))) 
                             | ((0xb03U <= (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U)))) 
                                & (0xb1fU >= (0xfffU 
                                              & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U)))))) 
                            | (0xb80U == (0xfffU & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))) 
                           | (0xb82U == (0xfffU & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U))))) 
                          | ((0xb83U <= (0xfffU & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U)))) 
                             & (0xb9fU >= (0xfffU & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U)))))) 
                         | ((0x320U <= (0xfffU & (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                          >> 0x24U)))) 
                            & (0x33fU >= (0xfffU & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))))
                         ? (((0x3efU <= (0xfffU & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U)))) 
                             & (0x3a0U >= (0xfffU & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U)))))
                             ? 0U : ((0xb00U == (0xfffU 
                                                 & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))
                                      ? 0U : ((0xb02U 
                                               == (0xfffU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                              >> 0x24U))))
                                               ? 0U
                                               : ((
                                                   (0xb03U 
                                                    <= 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                >> 0x24U)))) 
                                                   & (0xb1fU 
                                                      >= 
                                                      (0xfffU 
                                                       & (IData)(
                                                                 (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                  >> 0x24U)))))
                                                   ? 0U
                                                   : 
                                                  ((0xb80U 
                                                    == 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                >> 0x24U))))
                                                    ? 0U
                                                    : 
                                                   ((0xb82U 
                                                     == 
                                                     (0xfffU 
                                                      & (IData)(
                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                 >> 0x24U))))
                                                     ? 0U
                                                     : 0U))))))
                         : (((((((((0x100U == (0xfffU 
                                               & (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                          >> 0x24U)))) 
                                   | (0x102U == (0xfffU 
                                                 & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))) 
                                  | (0x103U == (0xfffU 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U))))) 
                                 | (0x104U == (0xfffU 
                                               & (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                          >> 0x24U))))) 
                                | (0x105U == (0xfffU 
                                              & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U))))) 
                               | (0x106U == (0xfffU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                        >> 0x24U))))) 
                              | (0x140U == (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))) 
                             | (0x141U == (0xfffU & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U)))))
                             ? ((0x100U == (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))
                                 ? 0U : ((0x102U == 
                                          (0xfffU & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U))))
                                          ? 0U : ((0x103U 
                                                   == 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                               >> 0x24U))))
                                                   ? 0U
                                                   : 
                                                  ((0x104U 
                                                    == 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                >> 0x24U))))
                                                    ? 0U
                                                    : 
                                                   ((0x105U 
                                                     == 
                                                     (0xfffU 
                                                      & (IData)(
                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                 >> 0x24U))))
                                                     ? 0U
                                                     : 
                                                    ((0x106U 
                                                      == 
                                                      (0xfffU 
                                                       & (IData)(
                                                                 (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                  >> 0x24U))))
                                                      ? 0U
                                                      : 0U))))))
                             : (((((((((0x142U == (0xfffU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                              >> 0x24U)))) 
                                       | (0x143U == 
                                          (0xfffU & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U))))) 
                                      | (0x144U == 
                                         (0xfffU & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))) 
                                     | (0x180U == (0xfffU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                              >> 0x24U))))) 
                                    | (1U == (0xfffU 
                                              & (IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                         >> 0x24U))))) 
                                   | (2U == (0xfffU 
                                             & (IData)(
                                                       (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                        >> 0x24U))))) 
                                  | (3U == (0xfffU 
                                            & (IData)(
                                                      (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                       >> 0x24U))))) 
                                 | (0xc00U == (0xfffU 
                                               & (IData)(
                                                         (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                          >> 0x24U)))))
                                 ? ((0x142U == (0xfffU 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U))))
                                     ? 0U : ((0x143U 
                                              == (0xfffU 
                                                  & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U))))
                                              ? 0U : 
                                             ((0x144U 
                                               == (0xfffU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                              >> 0x24U))))
                                               ? 0U
                                               : ((0x180U 
                                                   == 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                               >> 0x24U))))
                                                   ? 0U
                                                   : 
                                                  ((1U 
                                                    == 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                >> 0x24U))))
                                                    ? 
                                                   (0x1fU 
                                                    & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr)
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (0xfffU 
                                                      & (IData)(
                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                 >> 0x24U))))
                                                     ? 
                                                    (7U 
                                                     & (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr 
                                                        >> 5U))
                                                     : 
                                                    ((3U 
                                                      == 
                                                      (0xfffU 
                                                       & (IData)(
                                                                 (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                                  >> 0x24U))))
                                                      ? vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr
                                                      : (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle))))))))
                                 : ((0xc01U == (0xfffU 
                                                & (IData)(
                                                          (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                           >> 0x24U))))
                                     ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle)
                                     : ((0xc02U == 
                                         (0xfffU & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U))))
                                         ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret)
                                         : (((0xc03U 
                                              <= (0xfffU 
                                                  & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U)))) 
                                             & (0xc1fU 
                                                >= 
                                                (0xfffU 
                                                 & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                            >> 0x24U)))))
                                             ? 0U : 
                                            ((0xc80U 
                                              == (0xfffU 
                                                  & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                             >> 0x24U))))
                                              ? (1U 
                                                 & (IData)(
                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle 
                                                            >> 0x20U)))
                                              : ((0xc81U 
                                                  == 
                                                  (0xfffU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                              >> 0x24U))))
                                                  ? 
                                                 (1U 
                                                  & (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle 
                                                             >> 0x20U)))
                                                  : 
                                                 ((0xc82U 
                                                   == 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r 
                                                               >> 0x24U))))
                                                   ? 
                                                  (1U 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret 
                                                              >> 0x20U)))
                                                   : 0U)))))))))));
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__11__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x80000000000ULL == (0xff000000000ULL 
                                   & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__10__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0ULL == (0xff000000000ULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_inc 
        = (1U & (~ ((IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__10__Vfuncout) 
                    | (IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__11__Vfuncout))));
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__15__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x82000000000ULL == (0xff000000000ULL 
                                   & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__14__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x2000000000ULL == (0xff000000000ULL 
                                  & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_inc 
        = (3U & ((- (IData)((1U & (~ ((IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__14__Vfuncout) 
                                      | (IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__15__Vfuncout)))))) 
                 & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__retire) 
                    >> 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next 
        = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle;
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__8__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0ULL == (0xff000000000ULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if (__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__8__Vfuncout) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next 
            = ((0x100000000ULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next) 
               | (IData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr)));
    }
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__9__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x80000000000ULL == (0xff000000000ULL 
                                   & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if (__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__9__Vfuncout) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next 
            = ((0xffffffffULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mcycle_input_next) 
               | ((QData)((IData)((1U & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr))) 
                  << 0x20U));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next 
        = vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret;
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__12__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x2000000000ULL == (0xff000000000ULL 
                                  & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if (__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__12__Vfuncout) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next 
            = ((0x100000000ULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next) 
               | (IData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr)));
    }
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__13__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite) 
           & (0x82000000000ULL == (0xff000000000ULL 
                                   & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if (__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__mwrite_en__13__Vfuncout) {
        vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next 
            = ((0xffffffffULL & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__minst_ret_input_next) 
               | ((QData)((IData)((1U & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr))) 
                  << 0x20U));
    }
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__17__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite) 
           & (0x3000000000ULL == (0xff000000000ULL 
                                  & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    __Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__16__Vfuncout 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite) 
           & (0x2000000000ULL == (0xff000000000ULL 
                                  & vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__csr_inputs_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__next_frm 
        = (7U & ((IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__16__Vfuncout)
                  ? vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr
                  : ((IData)(__Vfunc_taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__uwrite_en__17__Vfuncout)
                      ? (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__updated_csr 
                         >> 5U) : (vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__fcsr 
                                   >> 5U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_instruction_id[0U] 
        = ((0x38U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_instruction_id
            [0U]) | (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete)
                            ? (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__exception__BRA__0__KET__.id)
                            : ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out) 
                               >> 2U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x3fff8U & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | (7U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete)
                            ? (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__exception__BRA__0__KET__.id)
                            : ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out) 
                               >> 2U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_done[0U] 
        = ((2U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_done
            [0U]) | (((0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid)) 
                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete)) 
                     & ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out) 
                        >> 5U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x3eU & vlSelf->taiga_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | (((0U != (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_valid)) 
                      | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete)) 
                     & (~ ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out) 
                           >> 5U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid) 
           & (4U == (6U & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out))));
    vlSelf->ddr_axi_arvalid = vlSelf->taiga_sim__DOT__axi_arvalid;
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i 
        = vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__muxes
        [vlSelf->taiga_sim__DOT__l2_arb__DOT__rr__DOT__state];
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_lr 
        = (IData)((0x88ULL == (0xfcULL & vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request)));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store 
        = (1U & ((~ (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                             >> 8U))) | ((IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                                  >> 7U)) 
                                         & (2U != (0x1fU 
                                                   & (IData)(
                                                             (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                                              >> 2U)))))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_sc 
        = (IData)((0x8cULL == (0xfcULL & vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request)));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_addr_fifo.full 
        = (IData)((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count) 
                    >> 4U) & (~ (IData)((0U != (0xfU 
                                                & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__inflight_count)))))));
    vlSelf->taiga_sim__DOT__axi_wvalid = (((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress) 
                                           & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                                              >> 4U)) 
                                          & (~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_transfer_complete)));
    vlSelf->taiga_sim__DOT__axi_wlast = ((((IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__on_last_burst) 
                                           & (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_in_progress)) 
                                          & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                                             >> 4U)) 
                                         & (~ (IData)(vlSelf->taiga_sim__DOT__l2_to_mem__DOT__write_transfer_complete)));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full 
        = (IData)((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count) 
                    >> 4U) & (~ (IData)((0U != (0xfU 
                                                & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__inflight_count)))))));
    vlSelf->load_store_idle = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_idle;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_port_valid[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_port_valid[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request 
        = (((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
              >> 3U) & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict))) 
            | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_output_valid)) 
           & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__ready_for_issue_from_lsq));
    taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected 
        = (IData)((((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT__genblk1__DOT__inflight_count) 
                    >> 3U) & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict))));
    taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment 
        = ((1U & (IData)((taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr 
                          >> 3U))) ? vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb
           [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]
            : vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_issue
           [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]);
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data 
        = ((0xffffff00U & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data) 
           | (0xffU & taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data 
        = ((0xffff00ffU & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data) 
           | (0xff00U & (((1U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                >> 0xbU))))
                           ? taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment
                           : (taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment 
                              >> 8U)) << 8U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data 
        = ((0xff00ffffU & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data) 
           | (0xff0000U & (((2U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                  >> 0xbU))))
                             ? taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment
                             : (taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment 
                                >> 0x10U)) << 0x10U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data 
        = ((0xffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data) 
           | (((2U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                     >> 0xbU)))) ? 
               (taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment 
                >> 8U) : ((3U == (3U & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                >> 0xbU))))
                           ? taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment
                           : (taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment 
                              >> 0x18U))) << 0x18U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U] 
        = ((0xfeffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U]) 
           | (0x1000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                            << 0xcU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U] 
        = ((0xfffff7ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U]) 
           | (0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                        >> 1U)));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_overflow_norm 
        = (1U & (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                   ? (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_right_shift)
                   : (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_left_shift)) 
                 >> 0xbU));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm 
        = (0x7ffU & ((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                      ? (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_right_shift)
                      : (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm_left_shift)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U] 
        = ((0xff000fffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U]) 
           | (0xfffff000U & (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm) 
                              << 0xdU) | ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_overflow_norm) 
                                          << 0xcU))));
    __Vtemp_hf725ef03__0[4U] = ((0x40000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                                << 0x1bU)) 
                                | ((0x20000000U & (
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                                   << 0x1bU)) 
                                   | ((0x10000000U 
                                       & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                          << 0x1bU)) 
                                      | (((IData)((0xfffffffffffffULL 
                                                   & (((QData)((IData)(
                                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U])) 
                                                       << 0x33U) 
                                                      | (((QData)((IData)(
                                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[5U])) 
                                                          << 0x13U) 
                                                         | ((QData)((IData)(
                                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U])) 
                                                            >> 0xdU))))) 
                                          >> 0x18U) 
                                         | ((IData)(
                                                    ((0xfffffffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U])) 
                                                          << 0x33U) 
                                                         | (((QData)((IData)(
                                                                             vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[5U])) 
                                                             << 0x13U) 
                                                            | ((QData)((IData)(
                                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U])) 
                                                               >> 0xdU)))) 
                                                     >> 0x20U)) 
                                            << 8U)))));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[0U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[1U] 
            << 7U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                      >> 0x19U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[1U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[2U] 
            << 7U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[1U] 
                      >> 0x19U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[2U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[3U] 
            << 7U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[2U] 
                      >> 0x19U));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[3U] 
        = (((IData)((0xfffffffffffffULL & (((QData)((IData)(
                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U])) 
                                            << 0x33U) 
                                           | (((QData)((IData)(
                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[5U])) 
                                               << 0x13U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U])) 
                                                 >> 0xdU))))) 
            << 8U) | (0xffU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                << 7U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[3U] 
                                          >> 0x19U))));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[4U] 
        = __Vtemp_hf725ef03__0[4U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[0U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[0U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[1U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[1U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[2U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[2U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[3U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[3U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[4U] 
        = taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[4U];
    __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i = 0x9eU;
    while (VL_LTES_III(32, 0U, __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i)) {
        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT____Vlvbound_he380f72e__0 
            = ((0x9eU >= (0xffU & ((IData)(0x9eU) - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i))) 
               & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__in[
                  (7U & (((IData)(0x9eU) - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i) 
                         >> 5U))] >> (0x1fU & ((IData)(0x9eU) 
                                               - __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i))));
        if (VL_LIKELY((0x9eU >= (0xffU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i)))) {
            vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[(7U 
                                                                                & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[
                    (7U & (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT____Vlvbound_he380f72e__0) 
                                        << (0x1fU & __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i)));
        }
        __Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i 
            = (__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__unnamedblk1__DOT__i 
               - (IData)(1U));
    }
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[0U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[0U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[1U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[1U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[2U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[2U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[3U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[3U];
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[4U] 
        = vlSelf->__Vfunc_taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__reverse__31__Vfuncout[4U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[0U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[0U]) 
           | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[0U]
                : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[0U]) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[1U] 
        = ((((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
              ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[0U]
              : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[0U]) 
            >> 0x1fU) | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                           ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[1U]
                           : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[1U]) 
                         << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[2U] 
        = ((((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
              ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[1U]
              : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[1U]) 
            >> 0x1fU) | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                           ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[2U]
                           : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[2U]) 
                         << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[3U] 
        = ((((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
              ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[2U]
              : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[2U]) 
            >> 0x1fU) | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                           ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[3U]
                           : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[3U]) 
                         << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[4U] 
        = ((((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
              ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[3U]
              : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[3U]) 
            >> 0x1fU) | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                           ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[4U]
                           : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[4U]) 
                         << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U] 
        = ((0xfffff800U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U]) 
           | (((1U & ((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                       ? ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                           << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                        >> 1U)) : ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_less_than_left_shift_amt)
                                                    ? 
                                                   ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                     << 0x1fU) 
                                                    | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                       >> 1U))
                                                    : 
                                                   ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                     << 0x12U) 
                                                    | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                       >> 0xeU))))) 
               | (((0x1000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                    ? taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__right[4U]
                    : taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__left[4U]) 
                  >> 0x1fU)) | (0x7feU & ((0x1000U 
                                           & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U])
                                           ? ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                               << 0x1fU) 
                                              | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                 >> 1U))
                                           : ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_less_than_left_shift_amt)
                                               ? ((
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                     >> 1U))
                                               : ((
                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                   << 0x12U) 
                                                  | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                                     >> 0xeU)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[0U] 
        = ((0xfffffffeU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[0U]) 
           | (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_overflow_norm) 
               | (0x7ffU == (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_inst__DOT__expo_norm))) 
              & (0U != (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[0U] 
                                  >> 0xeU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U] 
        = ((0x1ffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[5U]) 
           | (0xfe000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                             << 0x15U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_pre_processing_packet[6U] 
        = (0x1fU & ((0x10U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                              >> 9U)) | ((0xeU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[6U] 
                                                  >> 0xdU)) 
                                         | (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__normalize_packet_r[4U] 
                                                  >> 0xbU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[0U] 
        = (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_if_overflow);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[1U] 
        = (IData)((taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__result_if_overflow 
                   >> 0x20U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U] 
        = ((0xffffffbfU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet[2U]) 
           | ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT____Vcellout__round__roundup) 
              << 6U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__early_terminate 
        = (((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_QNaN) 
            | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_inf)) 
           | ((~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__output_QNaN)) 
              & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_is_zero) 
                 | (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_is_inf))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rs1_expo 
        = ((0x800U & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
                      << 0xbU)) | (0x7ffU & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U] 
                                             >> 8U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__output_inf 
        = (1U & ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
                  >> 0xfU) & (~ (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U] 
                                 >> 0x13U))));
    taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__invalid_operation 
        = ((~ (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U] 
               >> 0xcU)) & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U] 
                            >> 0x13U));
    vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit 
        = (((vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__csr_unit_block__retire_ids
             [0U] == (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.id)) 
            & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__busy)) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__csr_unit_block__DOT__commit_in_progress)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U] 
        = ((0x7fU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[2U]) 
           | (((IData)(((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                         ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                         : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped)) 
               << 9U) | (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                           [0U] | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                           [1U]) << 8U) | (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                             ? (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped)
                                             : (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped)) 
                                           << 7U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[3U] 
        = (((0x7fU & ((IData)(((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                                : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped)) 
                      >> 0x17U)) | ((0x7fU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                               [0U] 
                                               | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_is_SNaN
                                               [1U]) 
                                              >> 0x18U)) 
                                    | (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                         ? (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_hidden_bit_pre_normalized_swapped)
                                         : (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_hidden_bit_pre_normalized_swapped)) 
                                       >> 0x19U))) 
           | ((0x180U & ((IData)(((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                   ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                                   : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped)) 
                         >> 0x17U)) | ((IData)((((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                                  ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                                                  : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
                                                >> 0x20U)) 
                                       << 9U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
        = ((0xfffffe00U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U]) 
           | ((0x7fU & ((IData)((((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                   ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                                   : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
                                 >> 0x20U)) >> 0x17U)) 
              | (0x180U & ((IData)((((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__r_output_swap)
                                      ? vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs2_pre_normalized_swapped
                                      : vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__rs1_pre_normalized_swapped) 
                                    >> 0x20U)) >> 0x17U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [2U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__3__KET____DOT__mem__read_id[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__3__KET____DOT__mem__read_id[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__3__KET____DOT__mem__read_id[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__id_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr
        [2U];
    if (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue.new_request) {
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[0U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[0U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[1U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[1U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[2U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[2U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[3U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[3U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[4U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[4U];
        vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo.data_out[5U] 
            = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_div_sqrt_inputs_pre_processed[5U];
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_sign[0U] 
        = (IData)(((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1 
                    ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2) 
                   >> 0x3fU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__result_expo_intermediate[0U] 
        = (0x1fffU & ((IData)(0x3ffU) + (((0x7ffU & 
                                           ((IData)(
                                                    (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1 
                                                     >> 0x34U)) 
                                            + (1U & 
                                               (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_normal))))) 
                                          - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs1_left_shift_amt)) 
                                         - ((0x7ffU 
                                             & ((IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2 
                                                         >> 0x34U)) 
                                                + (1U 
                                                   & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_normal))))) 
                                            - (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__rs2_left_shift_amt)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[0U] 
        = (IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
                                    [0U][1U])) << 0x20U) 
                   | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
                                     [0U][0U]))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[1U] 
        = (IData)(((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
                                     [0U][1U])) << 0x20U) 
                    | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
                                      [0U][0U]))) >> 0x20U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[2U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[2U]) 
           | (0xeU & vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
              [0U][2U]));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[2U] 
        = ((0xeU & vlSelf->taiga_sim__DOT__cpu__DOT__fp_wb_snoop[2U]) 
           | (1U & ((~ (IData)(vlSelf->rst)) & vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__fp_writeback_block__wb_packet
                    [0U][2U])));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__id
        [3U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__unordered 
        = (IData)((0U != (0x330000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[2U])));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_issue.new_request 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.new_request) 
           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
              >> 4U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__f2i_issue.new_request 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.new_request) 
           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
              >> 6U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__cmp_issue.new_request 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__.new_request) 
           & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[0U] 
              >> 5U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_cmp_inst__DOT__sign_equ 
        = (1U & (~ ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[6U] 
                     ^ vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[4U]) 
                    >> 0x16U)));
    VL_EXTEND_WQ(84,53, __Vtemp_h94d9bf51__0, (0x1fffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[8U])) 
                                                   << 0x15U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[7U])) 
                                                     >> 0xbU))));
    VL_SHIFTL_WWI(84,84,11, __Vtemp_hf7c80da1__0, __Vtemp_h94d9bf51__0, 
                  (0x7ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2int_misc_inputs_pre_processed[9U]));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__f2i_int_dot_frac[0U] 
        = __Vtemp_hf7c80da1__0[0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__f2i_int_dot_frac[1U] 
        = __Vtemp_hf7c80da1__0[1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__fp_f2i_inst__DOT__f2i_int_dot_frac[2U] 
        = (0xfffffU & __Vtemp_hf7c80da1__0[2U]);
    vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop = ((0xf00000000ULL 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop) 
                                                  | (IData)((IData)(
                                                                    vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__writeback_block__wb_packet
                                                                    [1U])));
    vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop = ((0x1ffffffffULL 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop) 
                                                  | ((QData)((IData)(
                                                                     (7U 
                                                                      & (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__writeback_block__wb_packet
                                                                                [1U] 
                                                                                >> 0x21U))))) 
                                                     << 0x21U));
    vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop = ((0xeffffffffULL 
                                                   & vlSelf->taiga_sim__DOT__cpu__DOT__wb_snoop) 
                                                  | ((QData)((IData)(
                                                                     (1U 
                                                                      & ((~ (IData)(vlSelf->rst)) 
                                                                         & (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT____Vcellout__writeback_block__wb_packet
                                                                                [1U] 
                                                                                >> 0x20U)))))) 
                                                     << 0x20U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.id 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__id
        [0U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__mul_issue.new_request 
        = ((IData)((0U != (0xa000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U]))) 
           & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.new_request));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo.potential_push 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
            >> 0xeU) & (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__.new_request));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_frac[0U] 
        = (((QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                                   >> 8U)))) << 0x34U) 
           | (0xfffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0x10U])) 
                                     << 0x33U) | (((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xfU])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU])) 
                                                     >> 0xdU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_frac[0U] 
        = (((QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                                   >> 7U)))) << 0x34U) 
           | (0xfffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU])) 
                                     << 0x33U) | (((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xdU])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xcU])) 
                                                     >> 0xdU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__opcode[0U] 
        = (0x7fU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                    >> 0x13U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__instruction[0U] 
        = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                 >> 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_special_case[0U] 
        = (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                   >> 0x1aU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3[0U] 
        = (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xcU])) 
            << 0x33U) | (((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xbU])) 
                          << 0x13U) | ((QData)((IData)(
                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xaU])) 
                                       >> 0xdU)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs3_hidden_bit[0U] 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                 >> 6U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rm[0U] 
        = (7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                 >> 0x10U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_sign[0U] 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0x10U] 
                 >> 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_sign[0U] 
        = (1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU] 
                 >> 0xcU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs1_expo[0U] 
        = (0x7ffU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0x10U] 
                     >> 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__rs2_expo[0U] 
        = (0x7ffU & (((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU] 
                       << 0x1fU) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU] 
                                    >> 1U)) + (1U & 
                                               (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                                                >> 0xaU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__pre_normalize_shift_amt[0U] 
        = (0x7ffU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xaU] 
                      << 9U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                                >> 0x17U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__invalid_operation[0U] 
        = (((((IData)((6U == (6U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U]))) 
              | ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[9U] 
                  >> 5U) & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[8U] 
                            >> 0x1eU))) & (0x7ff8000000000000ULL 
                                           != (((QData)((IData)(
                                                                vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU])) 
                                                << 0x33U) 
                                               | (((QData)((IData)(
                                                                   vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xdU])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xcU])) 
                                                     >> 0xdU))))) 
            | (0x7ff4000000000000ULL == (((QData)((IData)(
                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0x10U])) 
                                          << 0x33U) 
                                         | (((QData)((IData)(
                                                             vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xfU])) 
                                             << 0x13U) 
                                            | ((QData)((IData)(
                                                               vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU])) 
                                               >> 0xdU))))) 
           | (0x7ff4000000000000ULL == (((QData)((IData)(
                                                         vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xeU])) 
                                         << 0x33U) 
                                        | (((QData)((IData)(
                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xdU])) 
                                            << 0x13U) 
                                           | ((QData)((IData)(
                                                              vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inputs_pre_processed[0xcU])) 
                                              >> 0xdU)))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[6U] 
        = ((0x1fffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[6U]) 
           | ((IData)((((QData)((IData)((1U & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
                                                >> 0x1eU) 
                                               ^ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                                                  >> 0xeU))))) 
                        << 0x3fU) | (0x7fffffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U])) 
                                         << 0x31U) 
                                        | (((QData)((IData)(
                                                            vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[7U])) 
                                            << 0x11U) 
                                           | ((QData)((IData)(
                                                              vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U])) 
                                              >> 0xfU)))))) 
              << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[7U] 
        = (((IData)((((QData)((IData)((1U & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
                                              >> 0x1eU) 
                                             ^ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                                                >> 0xeU))))) 
                      << 0x3fU) | (0x7fffffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U])) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[7U])) 
                                        << 0x11U) | 
                                       ((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U])) 
                                        >> 0xfU)))))) 
            >> 0x13U) | ((IData)(((((QData)((IData)(
                                                    (1U 
                                                     & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
                                                         >> 0x1eU) 
                                                        ^ 
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                                                         >> 0xeU))))) 
                                    << 0x3fU) | (0x7fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U])) 
                                                     << 0x31U) 
                                                    | (((QData)((IData)(
                                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[7U])) 
                                                        << 0x11U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U])) 
                                                          >> 0xfU))))) 
                                  >> 0x20U)) << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[8U] 
        = ((IData)(((((QData)((IData)((1U & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
                                              >> 0x1eU) 
                                             ^ (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U] 
                                                >> 0xeU))))) 
                      << 0x3fU) | (0x7fffffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[8U])) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[7U])) 
                                        << 0x11U) | 
                                       ((QData)((IData)(
                                                        vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U])) 
                                        >> 0xfU))))) 
                    >> 0x20U)) >> 0x13U);
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U] 
        = ((0xc3ffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U]) 
           | (0x3c000000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                             << 9U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0xffffefffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | (0x1000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U] 
                         << 4U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0xfffffdffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | (0x200U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U] 
                        << 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0xfffff7ffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | (0x800U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U] 
                        << 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0x1fffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | ((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])) 
                        << 0x23U) | (((QData)((IData)(
                                                      vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[1U])) 
                                      << 3U) | ((QData)((IData)(
                                                                vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U])) 
                                                >> 0x1dU)))) 
              << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[5U] 
        = (((IData)((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])) 
                      << 0x23U) | (((QData)((IData)(
                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[1U])) 
                                    << 3U) | ((QData)((IData)(
                                                              vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U])) 
                                              >> 0x1dU)))) 
            >> 0x13U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])) 
                                    << 0x23U) | (((QData)((IData)(
                                                                  vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[1U])) 
                                                  << 3U) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U])) 
                                                    >> 0x1dU))) 
                                  >> 0x20U)) << 0xdU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[6U] 
        = ((0xffffe000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[6U]) 
           | ((IData)(((((QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])) 
                         << 0x23U) | (((QData)((IData)(
                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[1U])) 
                                       << 3U) | ((QData)((IData)(
                                                                 vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U])) 
                                                 >> 0x1dU))) 
                       >> 0x20U)) >> 0x13U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U] 
        = ((0xfc3fffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U]) 
           | (0x3c00000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                            << 9U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0xfffffbffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | (0x400U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                        >> 0x12U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U] 
        = ((0x3fffffffU & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U]) 
           | (((0x20000000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])
                ? 5U : 1U) << 0x1eU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U] 
        = ((0xffffff00U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[4U]) 
           | (0x3fffffffU & ((0xe0U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                                       >> 0x14U)) | 
                             (((0x20000000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])
                                ? 5U : 1U) >> 2U))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[0U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[3U] 
            << 1U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U] 
                      >> 0x1fU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[1U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[4U] 
            << 1U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[3U] 
                      >> 0x1fU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[2U] 
        = ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[5U] 
            << 1U) | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[4U] 
                      >> 0x1fU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U] 
        = ((0xffc00000U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_add_inputs[3U]) 
           | ((0x200000U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                            << 0x15U)) | ((((0x20000000U 
                                             & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[2U])
                                             ? 0U : 1U) 
                                           << 0x14U) 
                                          | ((0xfff00U 
                                              & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[0U] 
                                                 << 7U)) 
                                             | (0xffU 
                                                & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[6U] 
                                                    << 1U) 
                                                   | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fma_mul_outputs_r[5U] 
                                                      >> 0x1fU)))))));
    vlSelf->instruction_bram_addr = (vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc 
                                     >> 2U);
    vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc_mux[3U] 
        = ((IData)(4U) + vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc);
    __Vfunc_address_range_check__1__addr = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
    __Vfunc_address_range_check__1__Vfuncout = (8U 
                                                == 
                                                (__Vfunc_address_range_check__1__addr 
                                                 >> 0x1cU));
    vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit_address_match 
        = __Vfunc_address_range_check__1__Vfuncout;
    __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__pc 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
    __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__Vfuncout 
        = (0x1ffffU & (__Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__pc 
                       >> 0xbU));
    vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches)) 
           | ((0x3ffffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__if_entry 
                                   >> 5U))) == (0x20000U 
                                                | __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__3__Vfuncout)));
    __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__pc 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
    __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__Vfuncout 
        = (0x1ffffU & (__Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__pc 
                       >> 0xbU));
    vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches)) 
           | (((0x3ffffU & (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__bp_block__DOT__if_entry 
                                    >> 0x1cU))) == 
               (0x20000U | __Vfunc_taiga_sim__DOT__cpu__DOT__bp_block__DOT__get_tag__4__Vfuncout)) 
              << 1U));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits 
        = ((2U & ((~ (IData)(taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow)) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__sub_1x_overflow))));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining_next 
        = (0xfU & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining) 
                   - (IData)(1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta 
        = (0x1fU & (((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                      << 0x18U) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                   >> 8U)) - ((vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                               << 0x13U) 
                                              | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                                 >> 0xdU))));
    vlSelf->taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__divider_block__DOT__first_cycle_abort 
        = (1U & ((1U & (((0x1fU & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                   >> 8U)) - (0x1fU 
                                              & (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                                 >> 0xdU))) 
                        >> 5U)) | (vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                   >> 4U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[1U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [1U]) | (0x7eU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[1U] 
        = ((0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [1U]) | (1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux[1U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [1U]) | (0x7eU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_previous_r)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux[1U] 
        = ((0x7eU & vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_next_mux
            [1U]) | (1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__spec_table_previous_r)));
    vlSelf->taiga_sim__DOT__fpu_tracer__DOT__unit_done_r 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_done
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_instruction_id[0U] 
        = ((7U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_instruction_id
            [0U]) | (0x38U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[4U] 
                              >> 7U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_done[0U] 
        = ((1U & vlSelf->taiga_sim__DOT__cpu__DOT__fp_writeback_block__DOT__unit_done
            [0U]) | (2U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[4U] 
                           >> 8U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__hidden_round_frac_roundup 
        = (((QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                   >> 7U)))) << 0x35U) 
           | ((0x1ffffffffffffeULL & (((QData)((IData)(
                                                       vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[3U])) 
                                       << 0x18U) | 
                                      (0xfffffffffffffeULL 
                                       & ((QData)((IData)(
                                                          vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U])) 
                                          >> 8U)))) 
              | (QData)((IData)((1U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__round_packet_r[2U] 
                                       >> 6U))))));
    if ((1U & ((IData)(vlSelf->rst) | (vlSelf->taiga_sim__DOT__cpu__DOT__gc[3U] 
                                       >> 0xeU)))) {
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = (0xffffefffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]);
    } else if (vlSelf->taiga_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U] 
            = ((0xffffefffU & vlSelf->taiga_sim__DOT__cpu__DOT__issue[1U]) 
               | (0x1000U & (vlSelf->taiga_sim__DOT__cpu__DOT__decode[0U] 
                             << 1U)));
    }
    vlSelf->taiga_sim__DOT__cpu__DOT__fetch_complete 
        = (((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.valid) 
            & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result))) 
           | (IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram.data_valid));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_v = 0U;
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_v 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_v) 
           | (3U & ((IData)(1U) << (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__arb.grantee_i))));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__0__KET__.push 
        = (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
            & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store)) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id_v)));
    vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__.push 
        = (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_valid) 
            & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store)) 
           & (~ ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_id_v) 
                 >> 1U)));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match)) 
           | (vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address
              [0U] == (0x3fffffffU & (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                              >> 0xdU)))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation 
        = ((2U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation)) 
           | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_sc) 
              | ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store) 
                 & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match))));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match)) 
           | ((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__reservation_address
               [1U] == (0x3fffffffU & (IData)((vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_request 
                                               >> 0xdU)))) 
              << 1U));
    vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__revoke_reservation)) 
           | (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_sc) 
               << 1U) | (0xfffffffeU & (((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv_store) 
                                         << 1U) & (IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__reserv__DOT__address_match)))));
    vlSelf->ddr_axi_wvalid = vlSelf->taiga_sim__DOT__axi_wvalid;
    vlSelf->ddr_axi_wlast = vlSelf->taiga_sim__DOT__axi_wlast;
    vlSelf->taiga_sim__DOT__l2_arb__DOT__write_done 
        = ((((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT__genblk1__DOT__inflight_count) 
             >> 5U) & (~ (IData)(vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo.full))) 
           & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__burst_count) 
              == (0x1fU & ((IData)(vlSelf->taiga_sim__DOT__l2_arb__DOT__data_attributes_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out) 
                           >> 1U))));
    vlSelf->taiga_sim__DOT__l2_to_mem__DOT__read_count 
        = vlSelf->__Vdly__taiga_sim__DOT__l2_to_mem__DOT__read_count;
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_ack 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
           & (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_ack 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__issue_request) 
           & (~ (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)));
    __Vtemp_hef1d8ee0__0[1U] = (((IData)(((((QData)((IData)(
                                                            ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                              ? (IData)(
                                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                         >> 0xcU))
                                                              : (IData)(
                                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                         >> 0xbU))))) 
                                            << 6U) 
                                           | ((QData)((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                              << 5U)) 
                                          | (QData)((IData)(
                                                            ((0x10U 
                                                              & ((~ (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                                                 << 4U)) 
                                                             | ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                 ? 0U
                                                                 : 
                                                                (0xfU 
                                                                 & (IData)(
                                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                            >> 7U))))))))) 
                                 << 3U) | (IData)((
                                                   (((QData)((IData)(
                                                                     (7U 
                                                                      & ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                          ? (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                                >> 9U))
                                                                          : (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                                >> 4U)))))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data))) 
                                                   >> 0x20U)));
    __Vtemp_hef1d8ee0__0[2U] = (((IData)(((((QData)((IData)(
                                                            ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                              ? (IData)(
                                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                         >> 0xcU))
                                                              : (IData)(
                                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                         >> 0xbU))))) 
                                            << 6U) 
                                           | ((QData)((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                              << 5U)) 
                                          | (QData)((IData)(
                                                            ((0x10U 
                                                              & ((~ (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                                                 << 4U)) 
                                                             | ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                 ? 0U
                                                                 : 
                                                                (0xfU 
                                                                 & (IData)(
                                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                            >> 7U))))))))) 
                                 >> 0x1dU) | ((IData)(
                                                      (((((QData)((IData)(
                                                                          ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                            ? (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                                >> 0xcU))
                                                                            : (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                                >> 0xbU))))) 
                                                          << 6U) 
                                                         | ((QData)((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                                            << 5U)) 
                                                        | (QData)((IData)(
                                                                          ((0x10U 
                                                                            & ((~ (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)) 
                                                                               << 4U)) 
                                                                           | ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                               ? 0U
                                                                               : 
                                                                              (0xfU 
                                                                               & (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                                >> 7U)))))))) 
                                                       >> 0x20U)) 
                                              << 3U));
    __Vtemp_hfa356fe8__0[2U] = ((((IData)((((QData)((IData)(
                                                            (7U 
                                                             & ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                 ? (IData)(
                                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                            >> 9U))
                                                                 : (IData)(
                                                                           (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                            >> 4U)))))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data)))) 
                                  << 5U) | ((0x1cU 
                                             & ((IData)(
                                                        (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                         >> 6U)) 
                                                << 2U)) 
                                            | (2U & 
                                               (((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                  ? (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                             >> 1U))
                                                  : (IData)(
                                                            (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                             >> 2U))) 
                                                << 1U)))) 
                                | ((IData)((((1U & (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr))
                                              ? vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb
                                             [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]
                                              : vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue
                                             [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]) 
                                            >> 0x20U)) 
                                   >> 0x1fU));
    __Vtemp_hfa356fe8__0[3U] = ((1U & ((IData)((((QData)((IData)(
                                                                 (7U 
                                                                  & ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                      ? (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                                >> 9U))
                                                                      : (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                                >> 4U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data)))) 
                                       >> 0x1bU)) | 
                                ((0x1eU & ((IData)(
                                                   (((QData)((IData)(
                                                                     (7U 
                                                                      & ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                                                                          ? (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out 
                                                                                >> 9U))
                                                                          : (IData)(
                                                                                (vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                                                                >> 4U)))))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_data)))) 
                                           >> 0x1bU)) 
                                 | (__Vtemp_hef1d8ee0__0[1U] 
                                    << 5U)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[0U] 
        = (((IData)(((1U & (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr))
                      ? vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb
                     [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]
                      : vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue
                     [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest])) 
            << 1U) | (1U & ((IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_selected)
                             ? (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_queue_fifo__DOT____Vcellout__genblk1__DOT__write_port__ram_data_out)
                             : (IData)((vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry 
                                        >> 1U)))));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[1U] 
        = (((IData)(((1U & (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr))
                      ? vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb
                     [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]
                      : vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue
                     [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest])) 
            >> 0x1fU) | ((IData)((((1U & (IData)(taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_attr))
                                    ? vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_wb
                                   [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]
                                    : vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__fp_store_data_from_issue
                                   [vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest]) 
                                  >> 0x20U)) << 1U));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[2U] 
        = __Vtemp_hfa356fe8__0[2U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[3U] 
        = __Vtemp_hfa356fe8__0[3U];
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.transaction_out[4U] 
        = ((1U & (__Vtemp_hef1d8ee0__0[1U] >> 0x1bU)) 
           | ((0x1eU & (__Vtemp_hef1d8ee0__0[1U] >> 0x1bU)) 
              | (__Vtemp_hef1d8ee0__0[2U] << 5U)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.pop 
        = ((IData)(vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.valid) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__in_progress)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened.start 
        = ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__start_algorithm_r) 
           & (~ (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__early_terminate)));
    vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt.radicand 
        = ((1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__rs1_expo))
            ? (0x10000000000000ULL | (0xfffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U])) 
                                          << 0x2cU) 
                                         | (((QData)((IData)(
                                                             vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[1U])) 
                                             << 0xcU) 
                                            | ((QData)((IData)(
                                                               vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U])) 
                                               >> 0x14U)))))
            : (0x8000000000000ULL | (0x7ffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[2U])) 
                                         << 0x2bU) 
                                        | (((QData)((IData)(
                                                            vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[1U])) 
                                            << 0xbU) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U])) 
                                              >> 0x15U))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__norm_round_inst__DOT__unit_fflags[0U][2U] 
        = (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__done
           [0U] ? ((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_by_zero) 
                   << 3U) : (((IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__invalid_operation) 
                              << 4U) | (0U != vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__grs
                                        [0U])));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__output_QNaN 
        = (IData)(((0U != (0x6000U & vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo.data_out[0U])) 
                   | (IData)(taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__invalid_operation)));
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_ids[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids
        [0U];
    vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_ids[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids
        [1U];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0x7fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (0x80U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                  >> 0xbU))))) 
                       << 7U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[7U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                >> 0xcU))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xbfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (0x40U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                  >> 0xfU))))) 
                       << 6U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[6U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                >> 0x10U))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xdfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (0x20U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                  >> 0x13U))))) 
                       << 5U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[5U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                >> 0x14U))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xefU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (0x10U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                  >> 0x17U))))) 
                       << 4U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[4U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                >> 0x18U))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xf7U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (8U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                               >> 0x1bU))))) 
                    << 3U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[3U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                >> 0x1cU))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xfbU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (4U & ((~ (IData)((0U != (0xfU & ((vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                                                << 1U) 
                                               | (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[4U] 
                                                  >> 0x1fU)))))) 
                    << 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U])];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xfdU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (2U & ((~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                                               >> 3U))))) 
                    << 1U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                >> 4U))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz 
        = ((0xfeU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)) 
           | (1U & (~ (IData)((0U != (0xfU & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                                              >> 7U)))))));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__clz_low_table
        [(7U & (vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_wb2fp_misc_inputs_pre_processed[5U] 
                >> 8U))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz 
        = ((0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz)) 
           | ((IData)((0xfU == (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)))) 
              << 4U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz 
        = ((0x17U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz)) 
           | (((0x10U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz))
                ? (3U == (3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz) 
                                >> 4U))) : (3U == (3U 
                                                   & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)))) 
              << 3U));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz 
        = ((0x1bU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz)) 
           | (4U & (((((IData)((1U == (3U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)))) 
                       | (IData)((7U == (0xfU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz))))) 
                      | (IData)((0x1fU == (0x3fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz))))) 
                     | (0x7fU == (0x7fU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz)))) 
                    << 2U)));
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__upper_lower[0U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz
        [(1U & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__upper_lower[1U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz
        [(2U | (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz) 
                      >> 2U)))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__upper_lower[2U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz
        [(4U | (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz) 
                      >> 4U)))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__upper_lower[3U] 
        = vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__low_order_clz
        [(6U | (1U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__sub_clz) 
                      >> 6U)))];
    vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz 
        = ((0x1cU & (IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz)) 
           | vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz_inst__DOT__upper_lower
           [(3U & ((IData)(vlSelf->taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__fp_i2f_inst__DOT__clz) 
                   >> 3U))]);
}
