{
    "devname": "Q1_S1",
    "freq_MHz": 1000.0,
    "wlgroup": "TTSIM",
    "wlname": "sdxl_complete_pipeline",
    "wlinstance": "sdxl_small",
    "batch": 1,
    "operatorstats": [
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 0,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.image",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 203520,
            "outElems": 16777216,
            "inBytes": 203520,
            "outBytes": 16777216,
            "instrs": {
                "mac": 452984832
            },
            "inParamCount": 6912,
            "inActCount": 196608,
            "outActCount": 16777216,
            "instr_count": 452984832,
            "compute_cycles": 2880.0,
            "mem_rd_cycles": 186.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15495.0,
            "msecs": 0.015494999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.param",
                "sdxl_complete_pipeline.prompt"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 29568,
            "outElems": 29568,
            "inBytes": 29568,
            "outBytes": 29568,
            "instrs": {
                "mov": 29568
            },
            "inParamCount": 18972672,
            "inActCount": 77,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 27.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 104.0,
            "msecs": 0.000104
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 2,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.param",
                "sdxl_complete_pipeline.text_encoder.position_ids"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 29568,
            "outElems": 29568,
            "inBytes": 29568,
            "outBytes": 29568,
            "instrs": {
                "mov": 29568
            },
            "inParamCount": 29568,
            "inActCount": 77,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 27.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 104.0,
            "msecs": 0.000104
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 3,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.param",
                "sdxl_complete_pipeline.prompt"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 31621120,
            "inActCount": 77,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 4,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.param",
                "sdxl_complete_pipeline.text_encoder.position_ids"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 49280,
            "inActCount": 77,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 5,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.linear_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.sinusoidal_concat.out",
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102560,
            "outElems": 640,
            "inBytes": 102560,
            "outBytes": 640,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 160,
            "outActCount": 640,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 6,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777728,
            "outElems": 16777216,
            "inBytes": 16777728,
            "outBytes": 16777216,
            "instrs": {
                "add": 33554464,
                "sub": 16777216,
                "mul": 33554432,
                "div": 64,
                "mac": 16777216,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 100663424,
            "compute_cycles": 10244.0,
            "mem_rd_cycles": 15260.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30569.0,
            "msecs": 0.030569
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 7,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 8,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 9,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.act.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 640,
            "outElems": 640,
            "inBytes": 640,
            "outBytes": 640,
            "instrs": {
                "cmp": 640,
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 1280,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 10,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777216,
            "outElems": 16777216,
            "inBytes": 16777216,
            "outBytes": 16777216,
            "instrs": {
                "mul": 100663296,
                "add": 33554432,
                "tanh": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 150994944,
            "compute_cycles": 15361.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30568.0,
            "msecs": 0.030568
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 11,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 12,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 13,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.act.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out",
                "sdxl_complete_pipeline.unet.time_embedding.act.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1280,
            "outElems": 640,
            "inBytes": 1280,
            "outBytes": 640,
            "instrs": {
                "mul": 640
            },
            "inParamCount": 0,
            "inActCount": 1280,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 53.0,
            "msecs": 0.000053
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 14,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 17367040,
            "outElems": 16777216,
            "inBytes": 17367040,
            "outBytes": 16777216,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 589824,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 15796.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 15,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 16,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 17,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.linear_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.mul.out",
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 18,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777728,
            "outElems": 16777216,
            "inBytes": 16777728,
            "outBytes": 16777216,
            "instrs": {
                "add": 33554464,
                "sub": 16777216,
                "mul": 33554432,
                "div": 64,
                "mac": 16777216,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 100663424,
            "compute_cycles": 10244.0,
            "mem_rd_cycles": 15260.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30569.0,
            "msecs": 0.030569
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 19,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 20,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 21,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777216,
            "outElems": 16777216,
            "inBytes": 16777216,
            "outBytes": 16777216,
            "instrs": {
                "mul": 100663296,
                "add": 33554432,
                "tanh": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 150994944,
            "compute_cycles": 15361.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30568.0,
            "msecs": 0.030568
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 22,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 23,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 24,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 17367040,
            "outElems": 16777216,
            "inBytes": 17367040,
            "outBytes": 16777216,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 589824,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 15796.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 25,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 26,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 27,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777728,
            "outElems": 16777216,
            "inBytes": 16777728,
            "outBytes": 16777216,
            "instrs": {
                "add": 33554464,
                "sub": 16777216,
                "mul": 33554432,
                "div": 64,
                "mac": 16777216,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 100663424,
            "compute_cycles": 10244.0,
            "mem_rd_cycles": 15260.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30569.0,
            "msecs": 0.030569
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 28,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 29,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 30,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16777216,
            "outElems": 16777216,
            "inBytes": 16777216,
            "outBytes": 16777216,
            "instrs": {
                "mul": 100663296,
                "add": 33554432,
                "tanh": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 150994944,
            "compute_cycles": 15361.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 30568.0,
            "msecs": 0.030568
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 31,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 32,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 33,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 17956864,
            "outElems": 8388608,
            "inBytes": 17956864,
            "outBytes": 8388608,
            "instrs": {
                "mac": 77309411328
            },
            "inParamCount": 1179648,
            "inActCount": 16777216,
            "outActCount": 8388608,
            "instr_count": 77309411328,
            "compute_cycles": 491520.0,
            "mem_rd_cycles": 16332.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 491570.0,
            "msecs": 0.49157
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 34,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 35,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 36,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8389632,
            "outElems": 8388608,
            "inBytes": 8389632,
            "outBytes": 8388608,
            "instrs": {
                "add": 16777248,
                "sub": 8388608,
                "mul": 16777216,
                "div": 64,
                "mac": 8388608,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 50331776,
            "compute_cycles": 5124.0,
            "mem_rd_cycles": 7631.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15311.0,
            "msecs": 0.015311
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 37,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 38,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 39,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "mul": 50331648,
                "add": 16777216,
                "tanh": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 75497472,
            "compute_cycles": 7681.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15310.0,
            "msecs": 0.01531
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 40,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 41,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 42,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10747904,
            "outElems": 8388608,
            "inBytes": 10747904,
            "outBytes": 8388608,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 2359296,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 9776.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 43,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 44,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 45,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8389632,
            "outElems": 8388608,
            "inBytes": 8389632,
            "outBytes": 8388608,
            "instrs": {
                "add": 16777248,
                "sub": 8388608,
                "mul": 16777216,
                "div": 64,
                "mac": 8388608,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 50331776,
            "compute_cycles": 5124.0,
            "mem_rd_cycles": 7631.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15311.0,
            "msecs": 0.015311
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 46,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 47,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 48,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "mul": 50331648,
                "add": 16777216,
                "tanh": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 75497472,
            "compute_cycles": 7681.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15310.0,
            "msecs": 0.01531
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 49,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 50,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 51,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10747904,
            "outElems": 8388608,
            "inBytes": 10747904,
            "outBytes": 8388608,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 2359296,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 9776.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 52,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 53,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 54,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8389632,
            "outElems": 8388608,
            "inBytes": 8389632,
            "outBytes": 8388608,
            "instrs": {
                "add": 16777248,
                "sub": 8388608,
                "mul": 16777216,
                "div": 64,
                "mac": 8388608,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 50331776,
            "compute_cycles": 5124.0,
            "mem_rd_cycles": 7631.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15311.0,
            "msecs": 0.015311
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 55,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 56,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 57,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "mul": 50331648,
                "add": 16777216,
                "tanh": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 75497472,
            "compute_cycles": 7681.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 15310.0,
            "msecs": 0.01531
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 58,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 59,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 60,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 13107200,
            "outElems": 4194304,
            "inBytes": 13107200,
            "outBytes": 4194304,
            "instrs": {
                "mac": 77309411328
            },
            "inParamCount": 4718592,
            "inActCount": 8388608,
            "outActCount": 4194304,
            "instr_count": 77309411328,
            "compute_cycles": 491520.0,
            "mem_rd_cycles": 11921.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 491570.0,
            "msecs": 0.49157
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 61,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 62,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 63,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4196352,
            "outElems": 4194304,
            "inBytes": 4196352,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3817.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7682.0,
            "msecs": 0.0076820000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 64,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 65,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 66,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 67,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 68,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 69,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 13631488,
            "outElems": 4194304,
            "inBytes": 13631488,
            "outBytes": 4194304,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 9437184,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 12398.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 70,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 71,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 72,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4196352,
            "outElems": 4194304,
            "inBytes": 4196352,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3817.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7682.0,
            "msecs": 0.0076820000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 73,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 74,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 75,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 76,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 77,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 78,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 13631488,
            "outElems": 4194304,
            "inBytes": 13631488,
            "outBytes": 4194304,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 9437184,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 12398.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 79,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 80,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 81,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4196352,
            "outElems": 4194304,
            "inBytes": 4196352,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3817.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7682.0,
            "msecs": 0.0076820000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 82,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 83,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 84,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 85,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 86,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 87,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 13631488,
            "outElems": 1048576,
            "inBytes": 13631488,
            "outBytes": 1048576,
            "instrs": {
                "mac": 38654705664
            },
            "inParamCount": 9437184,
            "inActCount": 4194304,
            "outActCount": 1048576,
            "instr_count": 38654705664,
            "compute_cycles": 245760.0,
            "mem_rd_cycles": 12398.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 245810.0,
            "msecs": 0.24581
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 88,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 89,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 90,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 91,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 92,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 93,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 94,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 95,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 96,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 1048576,
            "inBytes": 10485760,
            "outBytes": 1048576,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 9437184,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 97,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 98,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 99,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 100,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 101,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 102,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 103,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 104,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 105,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 1048576,
            "inBytes": 10485760,
            "outBytes": 1048576,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 9437184,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 106,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 107,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 108,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 109,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 110,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 111,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 112,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.3.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 113,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.3.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 114,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1122304,
            "outElems": 8192,
            "inBytes": 1122304,
            "outBytes": 8192,
            "instrs": {
                "mac": 75497472
            },
            "inParamCount": 73728,
            "inActCount": 1048576,
            "outActCount": 8192,
            "instr_count": 75497472,
            "compute_cycles": 480.0,
            "mem_rd_cycles": 1021.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1079.0,
            "msecs": 0.0010789999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 115,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 116,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 117,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.sampler.slice",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Slice",
            "op_rpt_count": 1,
            "attrs": {
                "out_shape": [
                    1,
                    4,
                    512,
                    512
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.out",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.starts",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.ends",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.axes"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Slice",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8204,
            "outElems": 1048576,
            "inBytes": 8204,
            "outBytes": 1048576,
            "instrs": {
                "mov": 1048576
            },
            "inParamCount": 0,
            "inActCount": 8204,
            "outActCount": 1048576,
            "instr_count": 1048576,
            "compute_cycles": 107.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1012.0,
            "msecs": 0.001012
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 118,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 119,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 120,
            "opname": "sdxl_complete_pipeline.unet.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.out",
                "sdxl_complete_pipeline.unet.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1054336,
            "outElems": 41943040,
            "inBytes": 1054336,
            "outBytes": 41943040,
            "instrs": {
                "mac": 1509949440
            },
            "inParamCount": 5760,
            "inActCount": 1048576,
            "outActCount": 41943040,
            "instr_count": 1509949440,
            "compute_cycles": 9600.0,
            "mem_rd_cycles": 959.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 39156.0,
            "msecs": 0.039155999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 121,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 122,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 123,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_in.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 124,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.7.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.3.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 125,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.7.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.3.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 126,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 127,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 128,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 129,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 130,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 131,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 132,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 133,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.3.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 134,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.3.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 135,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 136,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 137,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 138,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 139,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.7.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 140,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.7.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.3.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 141,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.8.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.4.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 142,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.8.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.4.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 143,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 144,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 145,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 146,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 147,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.8.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 148,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.8.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 149,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.9.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.4.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 150,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.9.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.4.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 151,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 152,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 153,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 154,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 155,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.4.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 156,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.4.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 157,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 158,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 159,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 160,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 161,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.10",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.9.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.10.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 162,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.10",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.9.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.4.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.10.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 163,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.10.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.5.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 164,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.10.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.5.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 165,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 177024,
            "outElems": 29568,
            "inBytes": 177024,
            "outBytes": 29568,
            "instrs": {
                "mac": 11354112
            },
            "inParamCount": 147456,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 11354112,
            "compute_cycles": 73.0,
            "mem_rd_cycles": 162.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 239.0,
            "msecs": 0.00023899999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 166,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 458880,
            "outElems": 49280,
            "inBytes": 458880,
            "outBytes": 49280,
            "instrs": {
                "mac": 31539200
            },
            "inParamCount": 409600,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 31539200,
            "compute_cycles": 201.0,
            "mem_rd_cycles": 418.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 513.0,
            "msecs": 0.000513
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 167,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 168,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 169,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.11",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.10.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.11.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 170,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.11",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.10.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.11.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 171,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.11.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.5.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 105.0,
            "msecs": 0.00010499999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 172,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.11.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.5.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 173,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 619392,
            "outElems": 118272,
            "inBytes": 619392,
            "outBytes": 118272,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 29568,
            "outActCount": 118272,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 564.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 174,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1687680,
            "outElems": 197120,
            "inBytes": 1687680,
            "outBytes": 197120,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 49280,
            "outActCount": 197120,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1535.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 175,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.matmul",
            "inElems": 119808,
            "outElems": 118272,
            "inBytes": 119808,
            "outBytes": 118272,
            "instrs": {
                "add": 118272
            },
            "inParamCount": 1536,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 118272,
            "compute_cycles": 13.0,
            "mem_rd_cycles": 109.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 176,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.matmul",
            "inElems": 199680,
            "outElems": 197120,
            "inBytes": 199680,
            "outBytes": 197120,
            "instrs": {
                "add": 197120
            },
            "inParamCount": 2560,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 197120,
            "compute_cycles": 21.0,
            "mem_rd_cycles": 182.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 177,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.5.matmul",
            "inElems": 118272,
            "outElems": 118272,
            "inBytes": 118272,
            "outBytes": 118272,
            "instrs": {
                "mul": 709632,
                "add": 236544,
                "tanh": 118272
            },
            "inParamCount": 0,
            "inActCount": 118272,
            "outActCount": 118272,
            "instr_count": 1064448,
            "compute_cycles": 111.0,
            "mem_rd_cycles": 108.0,
            "mem_wr_cycles": 108.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 178,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.5.matmul",
            "inElems": 197120,
            "outElems": 197120,
            "inBytes": 197120,
            "outBytes": 197120,
            "instrs": {
                "mul": 1182720,
                "add": 394240,
                "tanh": 197120
            },
            "inParamCount": 0,
            "inActCount": 197120,
            "outActCount": 197120,
            "instr_count": 1774080,
            "compute_cycles": 183.0,
            "mem_rd_cycles": 180.0,
            "mem_wr_cycles": 180.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 179,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 708096,
            "outElems": 29568,
            "inBytes": 708096,
            "outBytes": 29568,
            "instrs": {
                "mac": 45416448
            },
            "inParamCount": 589824,
            "inActCount": 118272,
            "outActCount": 29568,
            "instr_count": 45416448,
            "compute_cycles": 289.0,
            "mem_rd_cycles": 645.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 722.0,
            "msecs": 0.000722
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 180,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1835520,
            "outElems": 49280,
            "inBytes": 1835520,
            "outBytes": 49280,
            "instrs": {
                "mac": 126156800
            },
            "inParamCount": 1638400,
            "inActCount": 197120,
            "outActCount": 49280,
            "instr_count": 126156800,
            "compute_cycles": 803.0,
            "mem_rd_cycles": 1670.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1765.0,
            "msecs": 0.0017649999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 181,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.matmul",
            "inElems": 29952,
            "outElems": 29568,
            "inBytes": 29952,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 384,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 182,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.matmul",
            "inElems": 49920,
            "outElems": 49280,
            "inBytes": 49920,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 640,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 183,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.12",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.11.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.12.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 59136,
            "outElems": 29568,
            "inBytes": 59136,
            "outBytes": 29568,
            "instrs": {
                "add": 29568
            },
            "inParamCount": 0,
            "inActCount": 59136,
            "outActCount": 29568,
            "instr_count": 29568,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 54.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 131.0,
            "msecs": 0.000131
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 184,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.12",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.11.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.5.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.12.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98560,
            "outElems": 49280,
            "inBytes": 98560,
            "outBytes": 49280,
            "instrs": {
                "add": 49280
            },
            "inParamCount": 0,
            "inActCount": 98560,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 185.0,
            "msecs": 0.000185
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 185,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.12.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.12",
            "inElems": 30336,
            "outElems": 29568,
            "inBytes": 30336,
            "outBytes": 29568,
            "instrs": {
                "add": 59213,
                "sub": 29568,
                "mul": 59136,
                "div": 154,
                "mac": 29568,
                "rsqrt": 77
            },
            "inParamCount": 768,
            "inActCount": 29568,
            "outActCount": 29568,
            "instr_count": 177716,
            "compute_cycles": 24.0,
            "mem_rd_cycles": 28.0,
            "mem_wr_cycles": 27.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 186,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.12.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.12",
            "inElems": 50560,
            "outElems": 49280,
            "inBytes": 50560,
            "outBytes": 49280,
            "instrs": {
                "add": 98637,
                "sub": 49280,
                "mul": 98560,
                "div": 154,
                "mac": 49280,
                "rsqrt": 77
            },
            "inParamCount": 1280,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 295988,
            "compute_cycles": 36.0,
            "mem_rd_cycles": 46.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 187,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Slice",
            "op_rpt_count": 1,
            "attrs": {
                "out_shape": [
                    1,
                    1,
                    640
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.starts",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.ends",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.axes"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Slice",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49289,
            "outElems": 640,
            "inBytes": 49289,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 49289,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 188,
            "opname": "sdxl_complete_pipeline.text_encoder.concat_embeds",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 78848,
            "outElems": 78848,
            "inBytes": 78848,
            "outBytes": 78848,
            "instrs": {
                "mov": 78848
            },
            "inParamCount": 0,
            "inActCount": 78848,
            "outActCount": 78848,
            "instr_count": 78848,
            "compute_cycles": 9.0,
            "mem_rd_cycles": 72.0,
            "mem_wr_cycles": 72.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 194.0,
            "msecs": 0.000194
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 189,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 642,
            "outElems": 640,
            "inBytes": 642,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 642,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 190,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 406528,
            "outElems": 24640,
            "inBytes": 406528,
            "outBytes": 24640,
            "instrs": {
                "mac": 25231360
            },
            "inParamCount": 327680,
            "inActCount": 78848,
            "outActCount": 24640,
            "instr_count": 25231360,
            "compute_cycles": 161.0,
            "mem_rd_cycles": 370.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 443.0,
            "msecs": 0.000443
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 191,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 192,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 193,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 194,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 195,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 196,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 197,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 198,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 199,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 200,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 201,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 202,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 203,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 204,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 205,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 206,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1389568,
            "outElems": 98560,
            "inBytes": 1389568,
            "outBytes": 98560,
            "instrs": {
                "mac": 100925440
            },
            "inParamCount": 1310720,
            "inActCount": 78848,
            "outActCount": 98560,
            "instr_count": 100925440,
            "compute_cycles": 642.0,
            "mem_rd_cycles": 1264.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1404.0,
            "msecs": 0.0014039999999999999
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 207,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 208,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 209,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 210,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 211,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 734208,
            "outElems": 49280,
            "inBytes": 734208,
            "outBytes": 49280,
            "instrs": {
                "mac": 50462720
            },
            "inParamCount": 655360,
            "inActCount": 78848,
            "outActCount": 49280,
            "instr_count": 50462720,
            "compute_cycles": 321.0,
            "mem_rd_cycles": 668.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 763.0,
            "msecs": 0.000763
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 212,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 406528,
            "outElems": 24640,
            "inBytes": 406528,
            "outBytes": 24640,
            "instrs": {
                "mac": 25231360
            },
            "inParamCount": 327680,
            "inActCount": 78848,
            "outActCount": 24640,
            "instr_count": 25231360,
            "compute_cycles": 161.0,
            "mem_rd_cycles": 370.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 443.0,
            "msecs": 0.000443
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 213,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 406528,
            "outElems": 24640,
            "inBytes": 406528,
            "outBytes": 24640,
            "instrs": {
                "mac": 25231360
            },
            "inParamCount": 327680,
            "inActCount": 78848,
            "outActCount": 24640,
            "instr_count": 25231360,
            "compute_cycles": 161.0,
            "mem_rd_cycles": 370.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 443.0,
            "msecs": 0.000443
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 214,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 215,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 24640,
            "inBytes": 2,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24642,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 216,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 217,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 218,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 219,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 220,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 221,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 222,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 223,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 224,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 225,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 226,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 227,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 228,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 229,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 230,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 231,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 98560,
            "inBytes": 2,
            "outBytes": 98560,
            "instrs": {
                "mov": 98560
            },
            "inParamCount": 0,
            "inActCount": 98562,
            "outActCount": 98560,
            "instr_count": 98560,
            "compute_cycles": 11.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 90.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 141.0,
            "msecs": 0.00014099999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 232,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 233,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 234,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 235,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 236,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 49280,
            "inBytes": 2,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49282,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 237,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 24640,
            "inBytes": 2,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24642,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 238,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 24640,
            "inBytes": 2,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24642,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 239,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul",
            "inElems": 1280,
            "outElems": 640,
            "inBytes": 1280,
            "outBytes": 640,
            "instrs": {
                "add": 640
            },
            "inParamCount": 640,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 240,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 241,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 242,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 243,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 244,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 245,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 246,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 247,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 248,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 249,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_2_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 250,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 251,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_3_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 252,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 253,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_4_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 254,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 255,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 256,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 257,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 258,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 259,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_2_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 260,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 261,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_3_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 262,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 263,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_4_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 264,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 265,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_5_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 266,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 267,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_6_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 268,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 269,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_7_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 270,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 271,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_8_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 272,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 273,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_9_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 49284,
            "outElems": 49280,
            "inBytes": 49284,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49284,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 140.0,
            "msecs": 0.00014000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 274,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 275,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 276,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 277,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 278,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 279,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_2_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 280,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 281,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_3_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 282,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 283,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_4_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24644,
            "outElems": 24640,
            "inBytes": 24644,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24644,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 96.0,
            "msecs": 0.000096
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 284,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 285,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 286,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 287,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12324,
            "outElems": 12320,
            "inBytes": 12324,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12324,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 74.0,
            "msecs": 0.000074
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 288,
            "opname": "sdxl_complete_pipeline.unet.text_time_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias.out",
                "sdxl_complete_pipeline.unet.time_embed_direct.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.text_time_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2176,
            "outElems": 2176,
            "inBytes": 2176,
            "outBytes": 2176,
            "instrs": {
                "mov": 2176
            },
            "inParamCount": 0,
            "inActCount": 2176,
            "outActCount": 2176,
            "instr_count": 2176,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 2.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 54.0,
            "msecs": 0.000054
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 289,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0",
            "inElems": 12320,
            "outElems": 12320,
            "inBytes": 12320,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12320,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 290,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 291,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 292,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 293,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_2",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 294,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_3",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 295,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_4",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 296,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 297,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 298,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_2",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 299,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_3",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 300,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_4",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 301,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_5",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 302,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_6",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 303,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_7",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 304,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_8",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 305,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_9",
            "inElems": 49280,
            "outElems": 49280,
            "inBytes": 49280,
            "outBytes": 49280,
            "instrs": {
                "mov": 49280
            },
            "inParamCount": 0,
            "inActCount": 49280,
            "outActCount": 49280,
            "instr_count": 49280,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 45.0,
            "mem_wr_cycles": 45.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 306,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 307,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 308,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_2",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 309,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_3",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 310,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_4",
            "inElems": 24640,
            "outElems": 24640,
            "inBytes": 24640,
            "outBytes": 24640,
            "instrs": {
                "mov": 24640
            },
            "inParamCount": 0,
            "inActCount": 24640,
            "outActCount": 24640,
            "instr_count": 24640,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 23.0,
            "mem_wr_cycles": 23.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 311,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0",
            "inElems": 12320,
            "outElems": 12320,
            "inBytes": 12320,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12320,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 312,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0",
            "inElems": 12320,
            "outElems": 12320,
            "inBytes": 12320,
            "outBytes": 12320,
            "instrs": {
                "mov": 12320
            },
            "inParamCount": 0,
            "inActCount": 12320,
            "outActCount": 12320,
            "instr_count": 12320,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 12.0,
            "mem_wr_cycles": 12.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 313,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.text_time_concat.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm1.scale",
                "sdxl_complete_pipeline.unet.add_embedding.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6528,
            "outElems": 2176,
            "inBytes": 6528,
            "outBytes": 2176,
            "instrs": {
                "add": 4353,
                "sub": 2176,
                "mul": 4352,
                "div": 2,
                "mac": 2176,
                "rsqrt": 1
            },
            "inParamCount": 4352,
            "inActCount": 2176,
            "outActCount": 2176,
            "instr_count": 13060,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 6.0,
            "mem_wr_cycles": 2.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 58.0,
            "msecs": 0.000058
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 314,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm1.out",
                "sdxl_complete_pipeline.unet.add_embedding.proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1394816,
            "outElems": 640,
            "inBytes": 1394816,
            "outBytes": 640,
            "instrs": {
                "mac": 1392640
            },
            "inParamCount": 1392640,
            "inActCount": 2176,
            "outActCount": 640,
            "instr_count": 1392640,
            "compute_cycles": 9.0,
            "mem_rd_cycles": 1269.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1320.0,
            "msecs": 0.00132
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 315,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.add_embedding.proj.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.scale",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1920,
            "outElems": 640,
            "inBytes": 1920,
            "outBytes": 640,
            "instrs": {
                "add": 1281,
                "sub": 640,
                "mul": 1280,
                "div": 2,
                "mac": 640,
                "rsqrt": 1
            },
            "inParamCount": 1280,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 3844,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 316,
            "opname": "sdxl_complete_pipeline.unet.time_combine",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_combine.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.time_embedding.linear_2",
            "inElems": 1280,
            "outElems": 640,
            "inBytes": 1280,
            "outBytes": 640,
            "instrs": {
                "add": 640
            },
            "inParamCount": 0,
            "inActCount": 1280,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 317,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 318,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 319,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 205440,
            "outElems": 320,
            "inBytes": 205440,
            "outBytes": 320,
            "instrs": {
                "mac": 204800
            },
            "inParamCount": 204800,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 204800,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 187.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 238.0,
            "msecs": 0.00023799999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 320,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 205440,
            "outElems": 320,
            "inBytes": 205440,
            "outBytes": 320,
            "instrs": {
                "mac": 204800
            },
            "inParamCount": 204800,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 204800,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 187.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 238.0,
            "msecs": 0.00023799999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 321,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 322,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 323,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 324,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 325,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 326,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 327,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 328,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 410240,
            "outElems": 640,
            "inBytes": 410240,
            "outBytes": 640,
            "instrs": {
                "mac": 409600
            },
            "inParamCount": 409600,
            "inActCount": 640,
            "outActCount": 640,
            "instr_count": 409600,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 374.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 425.0,
            "msecs": 0.000425
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 329,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 205440,
            "outElems": 320,
            "inBytes": 205440,
            "outBytes": 320,
            "instrs": {
                "mac": 204800
            },
            "inParamCount": 204800,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 204800,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 187.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 238.0,
            "msecs": 0.00023799999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 330,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 205440,
            "outElems": 320,
            "inBytes": 205440,
            "outBytes": 320,
            "instrs": {
                "mac": 204800
            },
            "inParamCount": 204800,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 204800,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 187.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 238.0,
            "msecs": 0.00023799999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 331,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 332,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 333,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 334,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 103040,
            "outElems": 160,
            "inBytes": 103040,
            "outBytes": 160,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 640,
            "outActCount": 160,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 335,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 336,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 337,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 338,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 339,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 340,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 341,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 342,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 343,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 344,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 345,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 346,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 644,
            "outElems": 640,
            "inBytes": 644,
            "outBytes": 640,
            "instrs": {
                "mov": 640
            },
            "inParamCount": 0,
            "inActCount": 644,
            "outActCount": 640,
            "instr_count": 640,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 347,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 348,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 349,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 350,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 351,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 352,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 353,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943200,
            "outElems": 41943040,
            "inBytes": 41943200,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943200,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 354,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 355,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 356,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 357,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 358,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_in.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 359,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 360,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 361,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 362,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 363,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943200,
            "outElems": 41943040,
            "inBytes": 41943200,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943200,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 364,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 365,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 366,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 367,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 368,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 369,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 370,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 371,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42019840,
            "outElems": 125829120,
            "inBytes": 42019840,
            "outBytes": 125829120,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 76800,
            "inActCount": 41943040,
            "outActCount": 125829120,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 38217.0,
            "mem_wr_cycles": 114441.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152708.0,
            "msecs": 0.152708
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 372,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 125829120,
            "inBytes": 3,
            "outBytes": 125829120,
            "instrs": {
                "mov": 125829120
            },
            "inParamCount": 0,
            "inActCount": 125829123,
            "outActCount": 125829120,
            "instr_count": 125829120,
            "compute_cycles": 12800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 114441.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114492.0,
            "msecs": 0.11449200000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 373,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 374,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 375,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 376,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 377,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 274877906944,
            "inBytes": 83886080,
            "outBytes": 274877906944,
            "instrs": {
                "mac": 10995116277760
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 274877906944,
            "instr_count": 10995116277760,
            "compute_cycles": 69905067.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 254454496.0,
            "msecs": 254.454496
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 378,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "inElems": 274877906945,
            "outElems": 274877906944,
            "inBytes": 274877906945,
            "outBytes": 274877906944,
            "instrs": {
                "mul": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906945,
            "outActCount": 274877906944,
            "instr_count": 274877906944,
            "compute_cycles": 27962027.0,
            "mem_rd_cycles": 250000001.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 379,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "inElems": 274877906944,
            "outElems": 274877906944,
            "inBytes": 274877906944,
            "outBytes": 274877906944,
            "instrs": {
                "cmp": 274877906944,
                "sub": 274877906944,
                "exp": 274877906944,
                "add": 274877906944,
                "div": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906944,
            "outActCount": 274877906944,
            "instr_count": 1374389534720,
            "compute_cycles": 139810135.0,
            "mem_rd_cycles": 250000000.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 380,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 274919849984,
            "outElems": 41943040,
            "inBytes": 274919849984,
            "outBytes": 41943040,
            "instrs": {
                "mac": 10995116277760
            },
            "inParamCount": 0,
            "inActCount": 274919849984,
            "outActCount": 41943040,
            "instr_count": 10995116277760,
            "compute_cycles": 69905067.0,
            "mem_rd_cycles": 250038147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250076344.0,
            "msecs": 250.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 381,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 382,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 383,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 384,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 385,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 386,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 387,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 388,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41955360,
            "outElems": 80740352,
            "inBytes": 41955360,
            "outBytes": 80740352,
            "instrs": {
                "mac": 3229614080
            },
            "inParamCount": 0,
            "inActCount": 41955360,
            "outActCount": 80740352,
            "instr_count": 3229614080,
            "compute_cycles": 20534.0,
            "mem_rd_cycles": 38159.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 111642.0,
            "msecs": 0.11164199999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 389,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "inElems": 80740353,
            "outElems": 80740352,
            "inBytes": 80740353,
            "outBytes": 80740352,
            "instrs": {
                "mul": 80740352
            },
            "inParamCount": 0,
            "inActCount": 80740353,
            "outActCount": 80740352,
            "instr_count": 80740352,
            "compute_cycles": 8214.0,
            "mem_rd_cycles": 73433.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 390,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "inElems": 80740352,
            "outElems": 80740352,
            "inBytes": 80740352,
            "outBytes": 80740352,
            "instrs": {
                "cmp": 80740352,
                "sub": 80740352,
                "exp": 80740352,
                "add": 80740352,
                "div": 80740352
            },
            "inParamCount": 0,
            "inActCount": 80740352,
            "outActCount": 80740352,
            "instr_count": 403701760,
            "compute_cycles": 41070.0,
            "mem_rd_cycles": 73433.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 391,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 80752672,
            "outElems": 41943040,
            "inBytes": 80752672,
            "outBytes": 41943040,
            "instrs": {
                "mac": 3229614080
            },
            "inParamCount": 0,
            "inActCount": 80752672,
            "outActCount": 41943040,
            "instr_count": 3229614080,
            "compute_cycles": 20534.0,
            "mem_rd_cycles": 73445.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 111642.0,
            "msecs": 0.11164199999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 392,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 393,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 394,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 395,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 396,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 397,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42045440,
            "outElems": 167772160,
            "inBytes": 42045440,
            "outBytes": 167772160,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 102400,
            "inActCount": 41943040,
            "outActCount": 167772160,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 38241.0,
            "mem_wr_cycles": 152588.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 190879.0,
            "msecs": 0.190879
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 398,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167772160,
            "outElems": 167772160,
            "inBytes": 167772160,
            "outBytes": 167772160,
            "instrs": {
                "mul": 1006632960,
                "add": 335544320,
                "tanh": 167772160
            },
            "inParamCount": 0,
            "inActCount": 167772160,
            "outActCount": 167772160,
            "instr_count": 1509949440,
            "compute_cycles": 153601.0,
            "mem_rd_cycles": 152588.0,
            "mem_wr_cycles": 152588.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 305226.0,
            "msecs": 0.305226
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 399,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167874560,
            "outElems": 41943040,
            "inBytes": 167874560,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 102400,
            "inActCount": 167772160,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 152682.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 190879.0,
            "msecs": 0.190879
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 400,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 401,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 402,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 10485760,
            "inBytes": 42173440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 403,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 404,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10536960,
            "outElems": 20971520,
            "inBytes": 10536960,
            "outBytes": 20971520,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 51200,
            "inActCount": 10485760,
            "outActCount": 20971520,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 9584.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28708.0,
            "msecs": 0.028707999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 405,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 406,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 407,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10946560,
            "outElems": 20971520,
            "inBytes": 10946560,
            "outBytes": 20971520,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 460800,
            "inActCount": 10485760,
            "outActCount": 20971520,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 9956.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 408,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971840,
            "outElems": 20971520,
            "inBytes": 20971840,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971840,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 409,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 410,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 411,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 412,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21893120,
            "outElems": 20971520,
            "inBytes": 21893120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 921600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 19912.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 413,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 414,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 415,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 416,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 417,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21893120,
            "outElems": 20971520,
            "inBytes": 21893120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 921600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 19912.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 418,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971840,
            "outElems": 20971520,
            "inBytes": 20971840,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971840,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 419,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 420,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 421,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 422,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21893120,
            "outElems": 20971520,
            "inBytes": 21893120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 921600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 19912.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 423,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 424,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 425,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 42008576,
                "sub": 20971520,
                "mul": 41943040,
                "div": 131072,
                "mac": 20971520,
                "rsqrt": 65536
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126091264,
            "compute_cycles": 12830.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 426,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21278720,
            "outElems": 62914560,
            "inBytes": 21278720,
            "outBytes": 62914560,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 307200,
            "inActCount": 20971520,
            "outActCount": 62914560,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 19353.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 427,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 62914560,
            "inBytes": 3,
            "outBytes": 62914560,
            "instrs": {
                "mov": 62914560
            },
            "inParamCount": 0,
            "inActCount": 62914563,
            "outActCount": 62914560,
            "instr_count": 62914560,
            "compute_cycles": 6400.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57272.0,
            "msecs": 0.057271999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 428,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 429,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 430,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 431,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 432,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 34359738368,
            "inBytes": 41943040,
            "outBytes": 34359738368,
            "instrs": {
                "mac": 1374389534720
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 34359738368,
            "instr_count": 1374389534720,
            "compute_cycles": 8738134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 31806861.0,
            "msecs": 31.806861
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 433,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "inElems": 34359738369,
            "outElems": 34359738368,
            "inBytes": 34359738369,
            "outBytes": 34359738368,
            "instrs": {
                "mul": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738369,
            "outActCount": 34359738368,
            "instr_count": 34359738368,
            "compute_cycles": 3495254.0,
            "mem_rd_cycles": 31250001.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 434,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "inElems": 34359738368,
            "outElems": 34359738368,
            "inBytes": 34359738368,
            "outBytes": 34359738368,
            "instrs": {
                "cmp": 34359738368,
                "sub": 34359738368,
                "exp": 34359738368,
                "add": 34359738368,
                "div": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738368,
            "outActCount": 34359738368,
            "instr_count": 171798691840,
            "compute_cycles": 17476270.0,
            "mem_rd_cycles": 31250000.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 435,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 34380709888,
            "outElems": 20971520,
            "inBytes": 34380709888,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1374389534720
            },
            "inParamCount": 0,
            "inActCount": 34380709888,
            "outActCount": 20971520,
            "instr_count": 1374389534720,
            "compute_cycles": 8738134.0,
            "mem_rd_cycles": 31269074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31288198.0,
            "msecs": 31.288198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 436,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 437,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 438,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21073920,
            "outElems": 20971520,
            "inBytes": 21073920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19167.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 45065.0,
            "msecs": 0.045065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 439,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 440,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 42008576,
                "sub": 20971520,
                "mul": 41943040,
                "div": 131072,
                "mac": 20971520,
                "rsqrt": 65536
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126091264,
            "compute_cycles": 12830.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 441,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21073920,
            "outElems": 20971520,
            "inBytes": 21073920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19167.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 442,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 443,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20996160,
            "outElems": 40370176,
            "inBytes": 20996160,
            "outBytes": 40370176,
            "instrs": {
                "mac": 1614807040
            },
            "inParamCount": 0,
            "inActCount": 20996160,
            "outActCount": 40370176,
            "instr_count": 1614807040,
            "compute_cycles": 10267.0,
            "mem_rd_cycles": 19096.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 55863.0,
            "msecs": 0.055863
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 444,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "inElems": 40370177,
            "outElems": 40370176,
            "inBytes": 40370177,
            "outBytes": 40370176,
            "instrs": {
                "mul": 40370176
            },
            "inParamCount": 0,
            "inActCount": 40370177,
            "outActCount": 40370176,
            "instr_count": 40370176,
            "compute_cycles": 4107.0,
            "mem_rd_cycles": 36717.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 445,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "inElems": 40370176,
            "outElems": 40370176,
            "inBytes": 40370176,
            "outBytes": 40370176,
            "instrs": {
                "cmp": 40370176,
                "sub": 40370176,
                "exp": 40370176,
                "add": 40370176,
                "div": 40370176
            },
            "inParamCount": 0,
            "inActCount": 40370176,
            "outActCount": 40370176,
            "instr_count": 201850880,
            "compute_cycles": 20535.0,
            "mem_rd_cycles": 36717.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 446,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 40394816,
            "outElems": 20971520,
            "inBytes": 40394816,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1614807040
            },
            "inParamCount": 0,
            "inActCount": 40394816,
            "outActCount": 20971520,
            "instr_count": 1614807040,
            "compute_cycles": 10267.0,
            "mem_rd_cycles": 36739.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 55863.0,
            "msecs": 0.055863
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 447,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 448,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 449,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21073920,
            "outElems": 20971520,
            "inBytes": 21073920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19167.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 45065.0,
            "msecs": 0.045065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 450,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 451,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 42008576,
                "sub": 20971520,
                "mul": 41943040,
                "div": 131072,
                "mac": 20971520,
                "rsqrt": 65536
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126091264,
            "compute_cycles": 12830.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 452,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 83886080,
            "inBytes": 21381120,
            "outBytes": 83886080,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 83886080,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 453,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "mul": 503316480,
                "add": 167772160,
                "tanh": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 754974720,
            "compute_cycles": 76801.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 454,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84295680,
            "outElems": 20971520,
            "inBytes": 84295680,
            "outBytes": 20971520,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 409600,
            "inActCount": 83886080,
            "outActCount": 20971520,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 76667.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 173065.0,
            "msecs": 0.173065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 455,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 456,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 457,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21893120,
            "outElems": 5242880,
            "inBytes": 21893120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 921600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 19912.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 458,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 459,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5447680,
            "outElems": 10485760,
            "inBytes": 5447680,
            "outBytes": 10485760,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 204800,
            "inActCount": 5242880,
            "outActCount": 10485760,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 4955.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 21384.0,
            "msecs": 0.021384
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 460,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 461,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 462,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 7086080,
            "outElems": 10485760,
            "inBytes": 7086080,
            "outBytes": 10485760,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 1843200,
            "inActCount": 5242880,
            "outActCount": 10485760,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 6445.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 463,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486400,
            "outElems": 10485760,
            "inBytes": 10486400,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10486400,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 464,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 465,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 466,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 467,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 14172160,
            "outElems": 10485760,
            "inBytes": 14172160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 3686400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 12890.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 468,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 469,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 470,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 471,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 472,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 14172160,
            "outElems": 10485760,
            "inBytes": 14172160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 3686400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 12890.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 473,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486400,
            "outElems": 10485760,
            "inBytes": 10486400,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10486400,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 474,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 475,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 476,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 477,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 14172160,
            "outElems": 10485760,
            "inBytes": 14172160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 3686400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 12890.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 478,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 479,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 480,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 481,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11714560,
            "outElems": 31457280,
            "inBytes": 11714560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 1228800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 10655.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 482,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 483,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 484,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 485,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 486,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 487,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 4294967296,
            "inBytes": 20971520,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 4294967296,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 3975904.0,
            "msecs": 3.975904
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 488,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 489,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 490,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4305453056,
            "outElems": 10485760,
            "inBytes": 4305453056,
            "outBytes": 10485760,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 4305453056,
            "outActCount": 10485760,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 3915787.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3925374.0,
            "msecs": 3.9253739999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 491,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 492,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 493,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 494,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 495,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 496,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 497,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 498,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10535040,
            "outElems": 20185088,
            "inBytes": 10535040,
            "outBytes": 20185088,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10535040,
            "outActCount": 20185088,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9582.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 499,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 500,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 501,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20234368,
            "outElems": 10485760,
            "inBytes": 20234368,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 20234368,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 18404.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 502,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 503,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 504,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 505,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 506,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 507,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 41943040,
            "inBytes": 12124160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 508,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 509,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 43581440,
            "outElems": 10485760,
            "inBytes": 43581440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 39638.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 171891.0,
            "msecs": 0.171891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 510,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 511,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 512,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11714560,
            "outElems": 31457280,
            "inBytes": 11714560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 1228800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 10655.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 513,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 514,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 515,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 516,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 517,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 518,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 4294967296,
            "inBytes": 20971520,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 4294967296,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 3975904.0,
            "msecs": 3.975904
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 519,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 520,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 521,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4305453056,
            "outElems": 10485760,
            "inBytes": 4305453056,
            "outBytes": 10485760,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 4305453056,
            "outActCount": 10485760,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 3915787.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3925374.0,
            "msecs": 3.9253739999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 522,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 523,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 524,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 525,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 526,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 527,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 528,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 529,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10535040,
            "outElems": 20185088,
            "inBytes": 10535040,
            "outBytes": 20185088,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10535040,
            "outActCount": 20185088,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9582.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 530,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 531,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 532,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20234368,
            "outElems": 10485760,
            "inBytes": 20234368,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 20234368,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 18404.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 533,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 534,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 535,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 536,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 537,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 538,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 41943040,
            "inBytes": 12124160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 539,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 540,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 43581440,
            "outElems": 10485760,
            "inBytes": 43581440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 39638.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 171891.0,
            "msecs": 0.171891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 541,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 542,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 543,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11714560,
            "outElems": 31457280,
            "inBytes": 11714560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 1228800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 10655.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 544,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 545,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 546,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 547,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_2_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 548,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_2",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 549,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 4294967296,
            "inBytes": 20971520,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 4294967296,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 3975904.0,
            "msecs": 3.975904
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 550,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_2",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 551,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_2",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 552,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4305453056,
            "outElems": 10485760,
            "inBytes": 4305453056,
            "outBytes": 10485760,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 4305453056,
            "outActCount": 10485760,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 3915787.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3925374.0,
            "msecs": 3.9253739999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 553,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_2",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 554,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_2",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 555,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 556,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 557,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 558,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 559,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 560,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10535040,
            "outElems": 20185088,
            "inBytes": 10535040,
            "outBytes": 20185088,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10535040,
            "outActCount": 20185088,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9582.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 561,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_2",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 562,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_2",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 563,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20234368,
            "outElems": 10485760,
            "inBytes": 20234368,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 20234368,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 18404.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 564,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_2",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 565,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_2",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 566,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 567,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 568,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 569,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 41943040,
            "inBytes": 12124160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 570,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 571,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 43581440,
            "outElems": 10485760,
            "inBytes": 43581440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 39638.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 171891.0,
            "msecs": 0.171891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 572,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_2.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 573,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 574,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11714560,
            "outElems": 31457280,
            "inBytes": 11714560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 1228800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 10655.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 575,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 576,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 577,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 578,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_3_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 579,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_3",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 580,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 4294967296,
            "inBytes": 20971520,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 4294967296,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 3975904.0,
            "msecs": 3.975904
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 581,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_3",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 582,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_3",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 583,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4305453056,
            "outElems": 10485760,
            "inBytes": 4305453056,
            "outBytes": 10485760,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 4305453056,
            "outActCount": 10485760,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 3915787.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3925374.0,
            "msecs": 3.9253739999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 584,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_3",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 585,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_3",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 586,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 587,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 588,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 589,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 590,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 591,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10535040,
            "outElems": 20185088,
            "inBytes": 10535040,
            "outBytes": 20185088,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10535040,
            "outActCount": 20185088,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9582.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 592,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_3",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 593,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_3",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 594,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20234368,
            "outElems": 10485760,
            "inBytes": 20234368,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 20234368,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 18404.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 595,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_3",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 596,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_3",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 597,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 598,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 599,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 600,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 41943040,
            "inBytes": 12124160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 601,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 602,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 43581440,
            "outElems": 10485760,
            "inBytes": 43581440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 39638.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 171891.0,
            "msecs": 0.171891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 603,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_3.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 604,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 605,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11714560,
            "outElems": 31457280,
            "inBytes": 11714560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 1228800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 10655.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 128050.0,
            "msecs": 0.12805000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 606,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 607,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 608,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 609,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_4_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 610,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_4",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 611,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 4294967296,
            "inBytes": 20971520,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 4294967296,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 3975904.0,
            "msecs": 3.975904
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 612,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_4.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_4",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 613,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_4",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 614,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4305453056,
            "outElems": 10485760,
            "inBytes": 4305453056,
            "outBytes": 10485760,
            "instrs": {
                "mac": 171798691840
            },
            "inParamCount": 0,
            "inActCount": 4305453056,
            "outActCount": 10485760,
            "instr_count": 171798691840,
            "compute_cycles": 1092267.0,
            "mem_rd_cycles": 3915787.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3925374.0,
            "msecs": 3.9253739999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 615,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_4",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 616,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_4",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 617,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 618,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 619,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 620,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 621,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 622,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10535040,
            "outElems": 20185088,
            "inBytes": 10535040,
            "outBytes": 20185088,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10535040,
            "outActCount": 20185088,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9582.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 623,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_4.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_4",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 624,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_4",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 625,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20234368,
            "outElems": 10485760,
            "inBytes": 20234368,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 20234368,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 18404.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 27991.0,
            "msecs": 0.027991
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 626,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_4",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 627,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_4",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 628,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10895360,
            "outElems": 10485760,
            "inBytes": 10895360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9910.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43891.0,
            "msecs": 0.043891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 629,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 630,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20987904,
                "sub": 10485760,
                "mul": 20971520,
                "div": 32768,
                "mac": 10485760,
                "rsqrt": 16384
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62980096,
            "compute_cycles": 6409.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 631,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 41943040,
            "inBytes": 12124160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 170717.0,
            "msecs": 0.170717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 632,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 633,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 43581440,
            "outElems": 10485760,
            "inBytes": 43581440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 1638400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 39638.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 171891.0,
            "msecs": 0.171891
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 634,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_4.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 635,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_4.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 636,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 14172160,
            "outElems": 2621440,
            "inBytes": 14172160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 3686400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 12890.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 637,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 638,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 639,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 640,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 641,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 642,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 643,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 644,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 645,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 646,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 647,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 648,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 649,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 650,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 651,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 652,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 653,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 654,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 655,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 656,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 657,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 658,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 659,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 660,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 661,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 662,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 663,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 664,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 665,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 666,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 667,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 668,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 669,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 670,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 671,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 672,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 673,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 674,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 675,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 676,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 677,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 678,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 679,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 680,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 681,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 682,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 683,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 684,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 685,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 686,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 687,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 688,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 689,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 690,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 691,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 692,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 693,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 694,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 695,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 696,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 697,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 698,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 699,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 700,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 701,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 702,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 703,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 704,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 705,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 706,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 707,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 708,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 709,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 710,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 711,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 712,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 713,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 714,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 715,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 716,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 717,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 718,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 719,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 720,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 721,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 722,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 723,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 724,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 725,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 726,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 727,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 728,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 729,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 730,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 731,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 732,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 733,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 734,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 735,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_2_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 736,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_2",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 737,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 738,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_2",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 739,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_2",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 740,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 741,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_2",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 742,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_2",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 743,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 744,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 745,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 746,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 747,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 748,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 749,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_2",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 750,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_2",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 751,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 752,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_2",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 753,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_2",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 754,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 755,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 756,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 757,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 758,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 759,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 760,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_2.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 761,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 762,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 763,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 764,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 765,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 766,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_3_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 767,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_3",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 768,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 769,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_3",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 770,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_3",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 771,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 772,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_3",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 773,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_3",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 774,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 775,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 776,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 777,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 778,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 779,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 780,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_3",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 781,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_3",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 782,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 783,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_3",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 784,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_3",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 785,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 786,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 787,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 788,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 789,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 790,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 791,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_3.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 792,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 793,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 794,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 795,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 796,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 797,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_4_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 798,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_4",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 799,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 800,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_4.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_4",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 801,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_4",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 802,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 803,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_4",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 804,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_4",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 805,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 806,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 807,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 808,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 809,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 810,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 811,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_4.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_4",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 812,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_4",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 813,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 814,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_4",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 815,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_4",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 816,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 817,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 818,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 819,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 820,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 821,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 822,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_4.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 823,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 824,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 825,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 826,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 827,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 828,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_5_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 829,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_5",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 830,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 831,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_5.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_5",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 832,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_5",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 833,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 834,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_5",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 835,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_5",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 836,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 837,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_4.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 838,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 839,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 840,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 841,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 842,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_5.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_5",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 843,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_5",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 844,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 845,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_5.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_5",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 846,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_5",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_5.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_5",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 847,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 848,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 849,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 850,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 851,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 852,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 853,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_5.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 854,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 855,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 856,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 857,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 858,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 859,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_6_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 860,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_6",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 861,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 862,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_6.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_6",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 863,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_6",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 864,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 865,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_6",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 866,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_6",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 867,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 868,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_5.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 869,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 870,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 871,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 872,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 873,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_6.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_6",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 874,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_6",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 875,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 876,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_6.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_6",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 877,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_6",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_6.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_6",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 878,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 879,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 880,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 881,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 882,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 883,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 884,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_6.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 885,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 886,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 887,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 888,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 889,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 890,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_7_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 891,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_7",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 892,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 893,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_7.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_7",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 894,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_7",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 895,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 896,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_7",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 897,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_7",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 898,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 899,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_6.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 900,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 901,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 902,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 903,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 904,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_7.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_7",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 905,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_7",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 906,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 907,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_7.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_7",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 908,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_7",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_7.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_7",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 909,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 910,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 911,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 912,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 913,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 914,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 915,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_7",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_7.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_7.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 916,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 917,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 918,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 919,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 920,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 921,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_8_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 922,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_8",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 923,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 924,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_8.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_8",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 925,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_8",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 926,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 927,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_8",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 928,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_8",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 929,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 930,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_7.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 931,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 932,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 933,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 934,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 935,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_8.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_8",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 936,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_8",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 937,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 938,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_8.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_8",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 939,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_8",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_8.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_8",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 940,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 941,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 942,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 943,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 944,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 945,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 946,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_8",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_8.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_8.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 947,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 948,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3850240,
            "outElems": 7864320,
            "inBytes": 3850240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 1228800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 3502.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 949,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 950,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 951,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 952,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_9_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 953,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_9",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 954,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 268435456,
            "inBytes": 5242880,
            "outBytes": 268435456,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 268435456,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 955,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_9.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_9",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 956,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_9",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 957,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 271056896,
            "outElems": 2621440,
            "inBytes": 271056896,
            "outBytes": 2621440,
            "instrs": {
                "mac": 10737418240
            },
            "inParamCount": 0,
            "inActCount": 271056896,
            "outActCount": 2621440,
            "instr_count": 10737418240,
            "compute_cycles": 68267.0,
            "mem_rd_cycles": 246525.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 248960.0,
            "msecs": 0.24896000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 958,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_9",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 959,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_9",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 960,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 961,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_8.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 962,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 963,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 964,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 965,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2670720,
            "outElems": 5046272,
            "inBytes": 2670720,
            "outBytes": 5046272,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 2670720,
            "outActCount": 5046272,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 2430.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 966,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_9.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_9",
            "inElems": 5046273,
            "outElems": 5046272,
            "inBytes": 5046273,
            "outBytes": 5046272,
            "instrs": {
                "mul": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046273,
            "outActCount": 5046272,
            "instr_count": 5046272,
            "compute_cycles": 514.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 967,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_9",
            "inElems": 5046272,
            "outElems": 5046272,
            "inBytes": 5046272,
            "outBytes": 5046272,
            "instrs": {
                "cmp": 5046272,
                "sub": 5046272,
                "exp": 5046272,
                "add": 5046272,
                "div": 5046272
            },
            "inParamCount": 0,
            "inActCount": 5046272,
            "outActCount": 5046272,
            "instr_count": 25231360,
            "compute_cycles": 2570.0,
            "mem_rd_cycles": 4590.0,
            "mem_wr_cycles": 4590.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 968,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5095552,
            "outElems": 2621440,
            "inBytes": 5095552,
            "outBytes": 2621440,
            "instrs": {
                "mac": 201850880
            },
            "inParamCount": 0,
            "inActCount": 5095552,
            "outActCount": 2621440,
            "instr_count": 201850880,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 4635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7070.0,
            "msecs": 0.00707
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 969,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_9.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_9",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 970,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_9",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_9.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_9",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 971,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3031040,
            "outElems": 2621440,
            "inBytes": 3031040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2757.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11011.0,
            "msecs": 0.011011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 972,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 973,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5246976,
                "sub": 2621440,
                "mul": 5242880,
                "div": 8192,
                "mac": 2621440,
                "rsqrt": 4096
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15745024,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 974,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4259840,
            "outElems": 10485760,
            "inBytes": 4259840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 3875.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 975,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 976,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12124160,
            "outElems": 2621440,
            "inBytes": 12124160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 1638400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 11027.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43011.0,
            "msecs": 0.043011
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 977,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_9",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_9.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_9.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 978,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_9.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 979,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 980,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 981,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 982,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 983,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 984,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 985,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 986,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 987,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 988,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 989,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 990,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5245440,
            "outElems": 5242880,
            "inBytes": 5245440,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 2560,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4771.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9590.0,
            "msecs": 0.00959
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 991,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6062080,
            "outElems": 2621440,
            "inBytes": 6062080,
            "outBytes": 2621440,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 819200,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 5514.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 21384.0,
            "msecs": 0.021384
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 992,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 993,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 994,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12615680,
            "outElems": 2621440,
            "inBytes": 12615680,
            "outBytes": 2621440,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 7372800,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 11474.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 995,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 996,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 997,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 998,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 999,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1000,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1001,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1002,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5245440,
            "outElems": 5242880,
            "inBytes": 5245440,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 2560,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4771.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9590.0,
            "msecs": 0.00959
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1003,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6062080,
            "outElems": 2621440,
            "inBytes": 6062080,
            "outBytes": 2621440,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 819200,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 5514.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 21384.0,
            "msecs": 0.021384
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1004,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1005,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1006,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12615680,
            "outElems": 2621440,
            "inBytes": 12615680,
            "outBytes": 2621440,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 7372800,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 11474.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1007,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622080,
            "outElems": 2621440,
            "inBytes": 2622080,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2622080,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1008,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1009,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1010,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1011,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6307840,
            "outElems": 2621440,
            "inBytes": 6307840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 3686400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5737.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1012,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1013,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 10485760,
            "inBytes": 2621440,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621442,
            "outActCount": 10485760,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 11972.0,
            "msecs": 0.011972
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1014,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1015,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20974080,
            "outElems": 20971520,
            "inBytes": 20974080,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 2560,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19076.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38200.0,
            "msecs": 0.038200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1016,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1017,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1018,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1019,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 24657920,
            "outElems": 5242880,
            "inBytes": 24657920,
            "outBytes": 5242880,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 3686400,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 22427.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1020,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243200,
            "outElems": 5242880,
            "inBytes": 5243200,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5243200,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1021,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1022,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1023,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1024,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 5242880,
            "inBytes": 6164480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1025,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1026,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1027,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1028,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10690560,
            "outElems": 5242880,
            "inBytes": 10690560,
            "outBytes": 5242880,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 204800,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 9724.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 21384.0,
            "msecs": 0.021384
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1029,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1030,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1031,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 12328960,
            "outElems": 5242880,
            "inBytes": 12328960,
            "outBytes": 5242880,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 1843200,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 11214.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1032,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243200,
            "outElems": 5242880,
            "inBytes": 5243200,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5243200,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1033,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1034,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1035,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1036,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 5242880,
            "inBytes": 6164480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1037,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1038,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1039,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1040,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1041,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1042,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1043,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1044,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1045,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1046,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1047,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1048,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1049,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1050,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1051,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1052,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1053,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1054,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1055,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1056,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1057,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5267520,
            "outElems": 20185088,
            "inBytes": 5267520,
            "outBytes": 20185088,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 5267520,
            "outActCount": 20185088,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 4791.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1058,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1059,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1060,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20209728,
            "outElems": 5242880,
            "inBytes": 20209728,
            "outBytes": 5242880,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 20209728,
            "outActCount": 5242880,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 18381.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1061,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1062,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1063,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1064,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1065,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1066,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1067,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1068,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1069,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1070,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1071,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1072,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1073,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1074,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1075,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1076,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1077,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1078,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1079,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1080,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1081,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1082,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1083,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1084,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1085,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1086,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1087,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1088,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5267520,
            "outElems": 20185088,
            "inBytes": 5267520,
            "outBytes": 20185088,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 5267520,
            "outActCount": 20185088,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 4791.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1089,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1090,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1091,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20209728,
            "outElems": 5242880,
            "inBytes": 20209728,
            "outBytes": 5242880,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 20209728,
            "outActCount": 5242880,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 18381.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1092,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1093,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1094,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1095,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1096,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1097,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1098,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1099,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1100,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1101,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1102,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1103,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1104,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1105,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1106,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_2_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1107,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_2",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1108,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1109,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_2",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1110,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_2",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1111,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1112,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_2",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1113,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_2",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1114,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1115,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1116,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1117,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1118,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1119,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5267520,
            "outElems": 20185088,
            "inBytes": 5267520,
            "outBytes": 20185088,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 5267520,
            "outActCount": 20185088,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 4791.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1120,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_2",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1121,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_2",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1122,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20209728,
            "outElems": 5242880,
            "inBytes": 20209728,
            "outBytes": 5242880,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 20209728,
            "outActCount": 5242880,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 18381.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1123,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_2",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1124,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_2.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_2",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1125,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1126,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1127,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1128,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1129,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1130,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1131,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_2.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1132,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1133,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1134,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1135,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1136,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1137,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_3_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1138,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_3",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1139,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1140,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_3",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1141,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_3",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1142,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1143,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_3",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1144,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_3",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1145,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1146,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1147,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1148,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1149,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1150,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5267520,
            "outElems": 20185088,
            "inBytes": 5267520,
            "outBytes": 20185088,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 5267520,
            "outActCount": 20185088,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 4791.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1151,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_3",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1152,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_3",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1153,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20209728,
            "outElems": 5242880,
            "inBytes": 20209728,
            "outBytes": 5242880,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 20209728,
            "outActCount": 5242880,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 18381.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1154,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_3.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_3",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1155,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_3.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_3",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1156,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1157,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1158,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1159,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1160,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1161,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1162,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_3.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1163,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1164,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1165,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1166,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1167,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1168,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_4_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1169,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_4",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1170,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1171,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_4.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_4",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1172,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_4",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1173,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1174,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_4",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1175,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_4",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1176,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1177,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1178,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1179,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1180,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1181,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5267520,
            "outElems": 20185088,
            "inBytes": 5267520,
            "outBytes": 20185088,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 5267520,
            "outActCount": 20185088,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 4791.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1182,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_4.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_4",
            "inElems": 20185089,
            "outElems": 20185088,
            "inBytes": 20185089,
            "outBytes": 20185088,
            "instrs": {
                "mul": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185089,
            "outActCount": 20185088,
            "instr_count": 20185088,
            "compute_cycles": 2054.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1183,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_4",
            "inElems": 20185088,
            "outElems": 20185088,
            "inBytes": 20185088,
            "outBytes": 20185088,
            "instrs": {
                "cmp": 20185088,
                "sub": 20185088,
                "exp": 20185088,
                "add": 20185088,
                "div": 20185088
            },
            "inParamCount": 0,
            "inActCount": 20185088,
            "outActCount": 20185088,
            "instr_count": 100925440,
            "compute_cycles": 10270.0,
            "mem_rd_cycles": 18359.0,
            "mem_wr_cycles": 18359.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1184,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20209728,
            "outElems": 5242880,
            "inBytes": 20209728,
            "outBytes": 5242880,
            "instrs": {
                "mac": 403701760
            },
            "inParamCount": 0,
            "inActCount": 20209728,
            "outActCount": 5242880,
            "instr_count": 403701760,
            "compute_cycles": 2567.0,
            "mem_rd_cycles": 18381.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23200.0,
            "msecs": 0.0232
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1185,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_4.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_4",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1186,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_4",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_4.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_4",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1187,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1188,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1189,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1190,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1191,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1192,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1193,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_4.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1194,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_4.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1195,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 20971520,
            "inBytes": 5242880,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242882,
            "outActCount": 20971520,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23893.0,
            "msecs": 0.023893
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1196,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1197,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41944320,
            "outElems": 41943040,
            "inBytes": 41944320,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38149.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76346.0,
            "msecs": 0.076346
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1198,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42045440,
            "outElems": 10485760,
            "inBytes": 42045440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38241.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47828.0,
            "msecs": 0.047828
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1199,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1200,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1201,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42864640,
            "outElems": 10485760,
            "inBytes": 42864640,
            "outBytes": 10485760,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 921600,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38986.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1202,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485920,
            "outElems": 10485760,
            "inBytes": 10485920,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485920,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1203,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1204,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1205,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1206,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 10485760,
            "inBytes": 10716160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1207,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1208,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1209,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1210,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21022720,
            "outElems": 10485760,
            "inBytes": 21022720,
            "outBytes": 10485760,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 51200,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 19121.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28708.0,
            "msecs": 0.028707999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1211,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1212,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1213,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21432320,
            "outElems": 10485760,
            "inBytes": 21432320,
            "outBytes": 10485760,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 460800,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 19493.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1214,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485920,
            "outElems": 10485760,
            "inBytes": 10485920,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485920,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1215,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1216,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1217,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1218,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 10485760,
            "inBytes": 10716160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1219,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1220,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1221,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1222,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10562560,
            "outElems": 31457280,
            "inBytes": 10562560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 76800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 9607.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38268.0,
            "msecs": 0.038268
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1223,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1224,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1225,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1226,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1227,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1228,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 34359738368,
            "inBytes": 20971520,
            "outBytes": 34359738368,
            "instrs": {
                "mac": 687194767360
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 34359738368,
            "instr_count": 687194767360,
            "compute_cycles": 4369067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31269124.0,
            "msecs": 31.269124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1229,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "inElems": 34359738369,
            "outElems": 34359738368,
            "inBytes": 34359738369,
            "outBytes": 34359738368,
            "instrs": {
                "mul": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738369,
            "outActCount": 34359738368,
            "instr_count": 34359738368,
            "compute_cycles": 3495254.0,
            "mem_rd_cycles": 31250001.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1230,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "inElems": 34359738368,
            "outElems": 34359738368,
            "inBytes": 34359738368,
            "outBytes": 34359738368,
            "instrs": {
                "cmp": 34359738368,
                "sub": 34359738368,
                "exp": 34359738368,
                "add": 34359738368,
                "div": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738368,
            "outActCount": 34359738368,
            "instr_count": 171798691840,
            "compute_cycles": 17476270.0,
            "mem_rd_cycles": 31250000.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1231,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 34370224128,
            "outElems": 10485760,
            "inBytes": 34370224128,
            "outBytes": 10485760,
            "instrs": {
                "mac": 687194767360
            },
            "inParamCount": 0,
            "inActCount": 34370224128,
            "outActCount": 10485760,
            "instr_count": 687194767360,
            "compute_cycles": 4369067.0,
            "mem_rd_cycles": 31259537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31269124.0,
            "msecs": 31.269124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1232,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1233,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1234,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1235,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1236,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1237,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1238,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1239,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10498080,
            "outElems": 40370176,
            "inBytes": 10498080,
            "outBytes": 40370176,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 10498080,
            "outActCount": 40370176,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 9548.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 46315.0,
            "msecs": 0.046314999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1240,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "inElems": 40370177,
            "outElems": 40370176,
            "inBytes": 40370177,
            "outBytes": 40370176,
            "instrs": {
                "mul": 40370176
            },
            "inParamCount": 0,
            "inActCount": 40370177,
            "outActCount": 40370176,
            "instr_count": 40370176,
            "compute_cycles": 4107.0,
            "mem_rd_cycles": 36717.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1241,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "inElems": 40370176,
            "outElems": 40370176,
            "inBytes": 40370176,
            "outBytes": 40370176,
            "instrs": {
                "cmp": 40370176,
                "sub": 40370176,
                "exp": 40370176,
                "add": 40370176,
                "div": 40370176
            },
            "inParamCount": 0,
            "inActCount": 40370176,
            "outActCount": 40370176,
            "instr_count": 201850880,
            "compute_cycles": 20535.0,
            "mem_rd_cycles": 36717.0,
            "mem_wr_cycles": 36717.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1242,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 40382496,
            "outElems": 10485760,
            "inBytes": 40382496,
            "outBytes": 10485760,
            "instrs": {
                "mac": 807403520
            },
            "inParamCount": 0,
            "inActCount": 40382496,
            "outActCount": 10485760,
            "instr_count": 807403520,
            "compute_cycles": 5134.0,
            "mem_rd_cycles": 36728.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 46315.0,
            "msecs": 0.046314999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1243,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1244,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1245,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1246,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1247,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1248,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10588160,
            "outElems": 41943040,
            "inBytes": 10588160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9630.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47827.0,
            "msecs": 0.047827
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1249,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1250,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42045440,
            "outElems": 10485760,
            "inBytes": 42045440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38241.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47828.0,
            "msecs": 0.047828
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1251,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1252,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1253,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 41943040,
            "inBytes": 10485760,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485762,
            "outActCount": 41943040,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47734.0,
            "msecs": 0.047734
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1254,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "mov": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1255,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886720,
            "outElems": 83886080,
            "inBytes": 83886720,
            "outBytes": 83886080,
            "instrs": {
                "add": 167772192,
                "sub": 83886080,
                "mul": 167772160,
                "div": 64,
                "mac": 83886080,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 503316608,
            "compute_cycles": 51204.0,
            "mem_rd_cycles": 76295.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152639.0,
            "msecs": 0.152639
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1256,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83937280,
            "outElems": 41943040,
            "inBytes": 83937280,
            "outBytes": 41943040,
            "instrs": {
                "mac": 13421772800
            },
            "inParamCount": 51200,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 13421772800,
            "compute_cycles": 85334.0,
            "mem_rd_cycles": 76341.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114538.0,
            "msecs": 0.114538
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1257,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "cmp": 83886080,
                "mov": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 167772160,
            "compute_cycles": 17068.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1258,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167772160,
            "outElems": 83886080,
            "inBytes": 167772160,
            "outBytes": 83886080,
            "instrs": {
                "mul": 83886080
            },
            "inParamCount": 0,
            "inActCount": 167772160,
            "outActCount": 83886080,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 152588.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 228932.0,
            "msecs": 0.228932
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1259,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84346880,
            "outElems": 41943040,
            "inBytes": 84346880,
            "outBytes": 41943040,
            "instrs": {
                "mac": 120795955200
            },
            "inParamCount": 460800,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 120795955200,
            "compute_cycles": 768000.0,
            "mem_rd_cycles": 76714.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 768050.0,
            "msecs": 0.7680499999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1260,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943200,
            "outElems": 41943040,
            "inBytes": 41943200,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943200,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1261,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1262,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1263,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1264,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1265,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1266,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.conv_in.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "mov": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1267,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886720,
            "outElems": 83886080,
            "inBytes": 83886720,
            "outBytes": 83886080,
            "instrs": {
                "add": 167772192,
                "sub": 83886080,
                "mul": 167772160,
                "div": 64,
                "mac": 83886080,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 503316608,
            "compute_cycles": 51204.0,
            "mem_rd_cycles": 76295.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152639.0,
            "msecs": 0.152639
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1268,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83937280,
            "outElems": 41943040,
            "inBytes": 83937280,
            "outBytes": 41943040,
            "instrs": {
                "mac": 13421772800
            },
            "inParamCount": 51200,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 13421772800,
            "compute_cycles": 85334.0,
            "mem_rd_cycles": 76341.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114538.0,
            "msecs": 0.114538
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1269,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "cmp": 83886080,
                "mov": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 167772160,
            "compute_cycles": 17068.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1270,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167772160,
            "outElems": 83886080,
            "inBytes": 167772160,
            "outBytes": 83886080,
            "instrs": {
                "mul": 83886080
            },
            "inParamCount": 0,
            "inActCount": 167772160,
            "outActCount": 83886080,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 152588.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 228932.0,
            "msecs": 0.228932
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1271,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84346880,
            "outElems": 41943040,
            "inBytes": 84346880,
            "outBytes": 41943040,
            "instrs": {
                "mac": 120795955200
            },
            "inParamCount": 460800,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 120795955200,
            "compute_cycles": 768000.0,
            "mem_rd_cycles": 76714.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 768050.0,
            "msecs": 0.7680499999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1272,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943200,
            "outElems": 41943040,
            "inBytes": 41943200,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943200,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1273,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1274,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1275,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1276,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42173440,
            "outElems": 41943040,
            "inBytes": 42173440,
            "outBytes": 41943040,
            "instrs": {
                "mac": 60397977600
            },
            "inParamCount": 230400,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 60397977600,
            "compute_cycles": 384000.0,
            "mem_rd_cycles": 38357.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 384050.0,
            "msecs": 0.38405
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1277,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1278,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1279,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1280,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42019840,
            "outElems": 125829120,
            "inBytes": 42019840,
            "outBytes": 125829120,
            "instrs": {
                "mac": 20132659200
            },
            "inParamCount": 76800,
            "inActCount": 41943040,
            "outActCount": 125829120,
            "instr_count": 20132659200,
            "compute_cycles": 128000.0,
            "mem_rd_cycles": 38217.0,
            "mem_wr_cycles": 114441.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152708.0,
            "msecs": 0.152708
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1281,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 125829120,
            "inBytes": 3,
            "outBytes": 125829120,
            "instrs": {
                "mov": 125829120
            },
            "inParamCount": 0,
            "inActCount": 125829123,
            "outActCount": 125829120,
            "instr_count": 125829120,
            "compute_cycles": 12800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 114441.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114492.0,
            "msecs": 0.11449200000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1282,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1283,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1284,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1285,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1286,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 274877906944,
            "inBytes": 83886080,
            "outBytes": 274877906944,
            "instrs": {
                "mac": 10995116277760
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 274877906944,
            "instr_count": 10995116277760,
            "compute_cycles": 69905067.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 254454496.0,
            "msecs": 254.454496
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1287,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "inElems": 274877906945,
            "outElems": 274877906944,
            "inBytes": 274877906945,
            "outBytes": 274877906944,
            "instrs": {
                "mul": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906945,
            "outActCount": 274877906944,
            "instr_count": 274877906944,
            "compute_cycles": 27962027.0,
            "mem_rd_cycles": 250000001.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1288,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "inElems": 274877906944,
            "outElems": 274877906944,
            "inBytes": 274877906944,
            "outBytes": 274877906944,
            "instrs": {
                "cmp": 274877906944,
                "sub": 274877906944,
                "exp": 274877906944,
                "add": 274877906944,
                "div": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906944,
            "outActCount": 274877906944,
            "instr_count": 1374389534720,
            "compute_cycles": 139810135.0,
            "mem_rd_cycles": 250000000.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1289,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 274919849984,
            "outElems": 41943040,
            "inBytes": 274919849984,
            "outBytes": 41943040,
            "instrs": {
                "mac": 10995116277760
            },
            "inParamCount": 0,
            "inActCount": 274919849984,
            "outActCount": 41943040,
            "instr_count": 10995116277760,
            "compute_cycles": 69905067.0,
            "mem_rd_cycles": 250038147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250076344.0,
            "msecs": 250.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1290,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1291,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1292,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1293,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1294,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1295,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1296,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1297,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41955360,
            "outElems": 80740352,
            "inBytes": 41955360,
            "outBytes": 80740352,
            "instrs": {
                "mac": 3229614080
            },
            "inParamCount": 0,
            "inActCount": 41955360,
            "outActCount": 80740352,
            "instr_count": 3229614080,
            "compute_cycles": 20534.0,
            "mem_rd_cycles": 38159.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 111642.0,
            "msecs": 0.11164199999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1298,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "inElems": 80740353,
            "outElems": 80740352,
            "inBytes": 80740353,
            "outBytes": 80740352,
            "instrs": {
                "mul": 80740352
            },
            "inParamCount": 0,
            "inActCount": 80740353,
            "outActCount": 80740352,
            "instr_count": 80740352,
            "compute_cycles": 8214.0,
            "mem_rd_cycles": 73433.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1299,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "inElems": 80740352,
            "outElems": 80740352,
            "inBytes": 80740352,
            "outBytes": 80740352,
            "instrs": {
                "cmp": 80740352,
                "sub": 80740352,
                "exp": 80740352,
                "add": 80740352,
                "div": 80740352
            },
            "inParamCount": 0,
            "inActCount": 80740352,
            "outActCount": 80740352,
            "instr_count": 403701760,
            "compute_cycles": 41070.0,
            "mem_rd_cycles": 73433.0,
            "mem_wr_cycles": 73433.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1300,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 80752672,
            "outElems": 41943040,
            "inBytes": 80752672,
            "outBytes": 41943040,
            "instrs": {
                "mac": 3229614080
            },
            "inParamCount": 0,
            "inActCount": 80752672,
            "outActCount": 41943040,
            "instr_count": 3229614080,
            "compute_cycles": 20534.0,
            "mem_rd_cycles": 73445.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 111642.0,
            "msecs": 0.11164199999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1301,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1302,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "inElems": 41943043,
            "outElems": 41943040,
            "inBytes": 41943043,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943043,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1303,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41968640,
            "outElems": 41943040,
            "inBytes": 41968640,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38171.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76368.0,
            "msecs": 0.07636799999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1304,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1305,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 84148224,
                "sub": 41943040,
                "mul": 83886080,
                "div": 524288,
                "mac": 41943040,
                "rsqrt": 262144
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 252706816,
            "compute_cycles": 25709.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1306,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42045440,
            "outElems": 167772160,
            "inBytes": 42045440,
            "outBytes": 167772160,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 102400,
            "inActCount": 41943040,
            "outActCount": 167772160,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 38241.0,
            "mem_wr_cycles": 152588.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 190879.0,
            "msecs": 0.190879
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1307,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167772160,
            "outElems": 167772160,
            "inBytes": 167772160,
            "outBytes": 167772160,
            "instrs": {
                "mul": 1006632960,
                "add": 335544320,
                "tanh": 167772160
            },
            "inParamCount": 0,
            "inActCount": 167772160,
            "outActCount": 167772160,
            "instr_count": 1509949440,
            "compute_cycles": 153601.0,
            "mem_rd_cycles": 152588.0,
            "mem_wr_cycles": 152588.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 305226.0,
            "msecs": 0.305226
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1308,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 167874560,
            "outElems": 41943040,
            "inBytes": 167874560,
            "outBytes": 41943040,
            "instrs": {
                "mac": 26843545600
            },
            "inParamCount": 102400,
            "inActCount": 167772160,
            "outActCount": 41943040,
            "instr_count": 26843545600,
            "compute_cycles": 170667.0,
            "mem_rd_cycles": 152682.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 190879.0,
            "msecs": 0.190879
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1309,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "add": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1310,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943044,
            "outElems": 41943040,
            "inBytes": 41943044,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943044,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1311,
            "opname": "sdxl_complete_pipeline.unet.conv_norm_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.conv_norm_out.scale",
                "sdxl_complete_pipeline.unet.conv_norm_out.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1312,
            "opname": "sdxl_complete_pipeline.unet.conv_act.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_act.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1313,
            "opname": "sdxl_complete_pipeline.unet.conv_act.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out",
                "sdxl_complete_pipeline.unet.conv_act.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_act.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1314,
            "opname": "sdxl_complete_pipeline.unet.conv_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_act.mul.out",
                "sdxl_complete_pipeline.unet.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41948800,
            "outElems": 1048576,
            "inBytes": 41948800,
            "outBytes": 1048576,
            "instrs": {
                "mac": 1509949440
            },
            "inParamCount": 5760,
            "inActCount": 41943040,
            "outActCount": 1048576,
            "instr_count": 1509949440,
            "compute_cycles": 9600.0,
            "mem_rd_cycles": 38153.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 39157.0,
            "msecs": 0.039157
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1315,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_out.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1085440,
            "outElems": 268435456,
            "inBytes": 1085440,
            "outBytes": 268435456,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 36864,
            "inActCount": 1048576,
            "outActCount": 268435456,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 988.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 245179.0,
            "msecs": 0.245179
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1316,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1317,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1318,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 277872640,
            "outElems": 268435456,
            "inBytes": 277872640,
            "outBytes": 268435456,
            "instrs": {
                "mac": 2473901162496
            },
            "inParamCount": 9437184,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2473901162496,
            "compute_cycles": 15728640.0,
            "mem_rd_cycles": 252724.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15728690.0,
            "msecs": 15.72869
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1319,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1320,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1321,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 277872640,
            "outElems": 268435456,
            "inBytes": 277872640,
            "outBytes": 268435456,
            "instrs": {
                "mac": 2473901162496
            },
            "inParamCount": 9437184,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2473901162496,
            "compute_cycles": 15728640.0,
            "mem_rd_cycles": 252724.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15728690.0,
            "msecs": 15.72869
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1322,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1323,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1324,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 1073741824,
            "inBytes": 268435456,
            "outBytes": 1073741824,
            "instrs": {
                "cmp": 268435456,
                "mov": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435458,
            "outActCount": 1073741824,
            "instr_count": 536870912,
            "compute_cycles": 54614.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1220754.0,
            "msecs": 1.220754
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1325,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1326,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1327,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1328,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1329,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1330,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1331,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1332,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1333,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1334,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 4294967296,
            "inBytes": 1073741824,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 1073741824,
                "mov": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741826,
            "outActCount": 4294967296,
            "instr_count": 2147483648,
            "compute_cycles": 218454.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4882863.0,
            "msecs": 4.882863
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1335,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4299685888,
            "outElems": 2147483648,
            "inBytes": 4299685888,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 19791209299968
            },
            "inParamCount": 4718592,
            "inActCount": 4294967296,
            "outActCount": 2147483648,
            "instr_count": 19791209299968,
            "compute_cycles": 125829120.0,
            "mem_rd_cycles": 3910542.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 125829170.0,
            "msecs": 125.82917
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1336,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1337,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1338,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2149842944,
            "outElems": 2147483648,
            "inBytes": 2149842944,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 2359296,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 1955271.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1339,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1340,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1341,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2149842944,
            "outElems": 2147483648,
            "inBytes": 2149842944,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 2359296,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 1955271.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1342,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1343,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1344,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 8589934592,
            "inBytes": 2147483648,
            "outBytes": 8589934592,
            "instrs": {
                "cmp": 2147483648,
                "mov": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483650,
            "outActCount": 8589934592,
            "instr_count": 4294967296,
            "compute_cycles": 436908.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 7812500.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9765675.0,
            "msecs": 9.765675
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1345,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8591114240,
            "outElems": 4294967296,
            "inBytes": 8591114240,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 19791209299968
            },
            "inParamCount": 1179648,
            "inActCount": 8589934592,
            "outActCount": 4294967296,
            "instr_count": 19791209299968,
            "compute_cycles": 125829120.0,
            "mem_rd_cycles": 7813573.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 125829170.0,
            "msecs": 125.82917
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1346,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1347,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1348,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4295557120,
            "outElems": 4294967296,
            "inBytes": 4295557120,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 589824,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 3906787.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1349,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1350,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1351,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4295557120,
            "outElems": 4294967296,
            "inBytes": 4295557120,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 589824,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 3906787.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1352,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1353,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 1354,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out",
            "is_input_node": true,
            "is_output_node": true,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294974208,
            "outElems": 50331648,
            "inBytes": 4294974208,
            "outBytes": 50331648,
            "instrs": {
                "mac": 115964116992
            },
            "inParamCount": 6912,
            "inActCount": 4294967296,
            "outActCount": 50331648,
            "instr_count": 115964116992,
            "compute_cycles": 737280.0,
            "mem_rd_cycles": 3906257.0,
            "mem_wr_cycles": 45777.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3952084.0,
            "msecs": 3.9520839999999997
        }
    ]
}
