Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 23 19:00:51 2025
| Host         : DESKTOP-8R40T2G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Counters_timing_summary_routed.rpt -pb Counters_timing_summary_routed.pb -rpx Counters_timing_summary_routed.rpx -warn_on_violation
| Design       : Counters
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.065ns  (logic 2.805ns (68.990%)  route 1.261ns (31.010%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[1]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.249     0.249 r  count_sig_reg[1]/Q
                         net (fo=4, routed)           1.261     1.510    count_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.556     4.065 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    count[1]
    P18                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 2.706ns (67.289%)  route 1.315ns (32.711%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.272     0.272 r  count_sig_reg[0]/Q
                         net (fo=5, routed)           1.315     1.587    count_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     4.021 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    count[0]
    U16                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 2.768ns (68.910%)  route 1.249ns (31.090%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[3]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.249     0.249 r  count_sig_reg[3]/Q
                         net (fo=2, routed)           1.249     1.498    count_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.519     4.017 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.017    count[3]
    T17                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.976ns  (logic 2.718ns (68.360%)  route 1.258ns (31.640%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[2]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.272     0.272 r  count_sig_reg[2]/Q
                         net (fo=3, routed)           1.258     1.530    count_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.976 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.976    count[2]
    R18                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            count_sig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.741ns  (logic 0.891ns (51.155%)  route 0.851ns (48.845%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  up_down_IBUF_inst/O
                         net (fo=3, routed)           0.851     1.679    up_down_IBUF
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.062     1.741 r  count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    count_sig[3]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            count_sig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.733ns  (logic 0.885ns (51.045%)  route 0.849ns (48.955%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  up_down_IBUF_inst/O
                         net (fo=3, routed)           0.849     1.677    up_down_IBUF
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.056     1.733 r  count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    count_sig[1]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            count_sig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.732ns  (logic 0.882ns (50.901%)  route 0.851ns (49.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  up_down_IBUF_inst/O
                         net (fo=3, routed)           0.851     1.679    up_down_IBUF
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.053     1.732 r  count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    count_sig[2]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.785ns (47.518%)  route 0.868ns (52.482%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.868     1.653    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.785ns (47.518%)  route 0.868ns (52.482%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.868     1.653    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.785ns (47.518%)  route 0.868ns (52.482%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.868     1.653    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_sig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.135ns (46.590%)  route 0.155ns (53.410%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.107     0.107 r  count_sig_reg[0]/Q
                         net (fo=5, routed)           0.155     0.262    count_OBUF[0]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.028     0.290 r  count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    count_sig[2]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_sig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.137ns (46.956%)  route 0.155ns (53.044%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.107     0.107 r  count_sig_reg[0]/Q
                         net (fo=5, routed)           0.155     0.262    count_OBUF[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.030     0.292 r  count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    count_sig[3]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_sig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.135ns (45.772%)  route 0.160ns (54.228%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.107     0.107 f  count_sig_reg[0]/Q
                         net (fo=5, routed)           0.160     0.267    count_OBUF[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.028     0.295 r  count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    count_sig[0]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_sig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.136ns (45.955%)  route 0.160ns (54.045%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.107     0.107 r  count_sig_reg[0]/Q
                         net (fo=5, routed)           0.160     0.267    count_OBUF[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.029     0.296 r  count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    count_sig[1]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.050ns (12.146%)  route 0.362ns (87.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.362     0.412    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.050ns (12.146%)  route 0.362ns (87.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.362     0.412    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.050ns (12.146%)  route 0.362ns (87.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.362     0.412    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_sig_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.050ns (12.146%)  route 0.362ns (87.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.362     0.412    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.383ns (81.255%)  route 0.319ns (18.745%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[3]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.098     0.098 r  count_sig_reg[3]/Q
                         net (fo=2, routed)           0.319     0.417    count_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         1.285     1.702 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.702    count[3]
    T17                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.382ns (80.820%)  route 0.328ns (19.180%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_sig_reg[2]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.107     0.107 r  count_sig_reg[2]/Q
                         net (fo=3, routed)           0.328     0.435    count_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.710 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.710    count[2]
    R18                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------





