{
  "design": {
    "design_info": {
      "boundary_crc": "0xC0A3EA9B84B32BD3",
      "device": "xcvu9p-flga2104-2L-e",
      "gen_directory": "../../../../System.gen/sources_1/bd/system_design",
      "name": "system_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "pcie_xdma": "",
      "pcie_clock_buffer": "",
      "constant_0": "",
      "ddr4_0": "",
      "ddr4_0_reset": "",
      "ddr4_1": "",
      "ddr4_1_reset": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_cc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": ""
        }
      }
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_refclk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "pcie_refclk_clk_n",
            "direction": "I"
          }
        }
      },
      "pci_express_x16": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pci_express_x16_rxn",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pci_express_x16_rxp",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "txn": {
            "physical_name": "pci_express_x16_txn",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "txp": {
            "physical_name": "pci_express_x16_txp",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ddr4_sdram_c1_062": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16LY-062E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "ddr4_sdram_c1_062_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "ddr4_sdram_c1_062_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_sdram_c1_062_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_sdram_c1_062_bg",
            "direction": "O"
          },
          "CK_C": {
            "physical_name": "ddr4_sdram_c1_062_ck_c",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddr4_sdram_c1_062_ck_t",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "ddr4_sdram_c1_062_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "ddr4_sdram_c1_062_cs_n",
            "direction": "O"
          },
          "DM_N": {
            "physical_name": "ddr4_sdram_c1_062_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr4_sdram_c1_062_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_sdram_c1_062_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_sdram_c1_062_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_sdram_c1_062_odt",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr4_sdram_c1_062_reset_n",
            "direction": "O"
          }
        }
      },
      "default_250mhz_clk1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "default_250mhz_clk1_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "default_250mhz_clk1_clk_p",
            "direction": "I"
          }
        }
      },
      "ddr4_sdram_c2_062": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16LY-062E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "ddr4_sdram_c2_062_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "ddr4_sdram_c2_062_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_sdram_c2_062_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_sdram_c2_062_bg",
            "direction": "O"
          },
          "CK_C": {
            "physical_name": "ddr4_sdram_c2_062_ck_c",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddr4_sdram_c2_062_ck_t",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "ddr4_sdram_c2_062_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "ddr4_sdram_c2_062_cs_n",
            "direction": "O"
          },
          "DM_N": {
            "physical_name": "ddr4_sdram_c2_062_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr4_sdram_c2_062_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_sdram_c2_062_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_sdram_c2_062_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_sdram_c2_062_odt",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr4_sdram_c2_062_reset_n",
            "direction": "O"
          }
        }
      },
      "default_250mhz_clk2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "default_250mhz_clk2_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "default_250mhz_clk2_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "pcie_xdma": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "26",
        "xci_name": "system_design_xdma_0_0",
        "xci_path": "ip\\system_design_xdma_0_0\\system_design_xdma_0_0.xci",
        "inst_hier_path": "pcie_xdma",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x16"
          },
          "PF0_DEVICE_ID_mqdma": {
            "value": "903F"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "A03F"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "923F"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "933F"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axi_data_width": {
            "value": "512_bit"
          },
          "axisten_freq": {
            "value": "250"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pf0_base_class_menu": {
            "value": "Memory_controller"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "7022"
          },
          "pf0_msi_enabled": {
            "value": "false"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Other_memory_controller"
          },
          "pf0_subsystem_id": {
            "value": "2D3D"
          },
          "pf0_subsystem_vendor_id": {
            "value": "C10E"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "pcie_clock_buffer": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "system_design_util_ds_buf_0_0",
        "xci_path": "ip\\system_design_util_ds_buf_0_0\\system_design_util_ds_buf_0_0.xci",
        "inst_hier_path": "pcie_clock_buffer",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "constant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "system_design_xlconstant_0_0",
        "xci_path": "ip\\system_design_xlconstant_0_0\\system_design_xlconstant_0_0.xci",
        "inst_hier_path": "constant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "ip_revision": "20",
        "xci_name": "system_design_ddr4_0_0",
        "xci_path": "ip\\system_design_ddr4_0_0\\system_design_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "None"
          },
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "31"
          },
          "C0.DDR4_SAVE_RESTORE": {
            "value": "false"
          },
          "C0.DDR4_SELF_REFRESH": {
            "value": "false"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk1"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c1_062"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "ddr4_0_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "system_design_proc_sys_reset_0_0",
        "xci_path": "ip\\system_design_proc_sys_reset_0_0\\system_design_proc_sys_reset_0_0.xci",
        "inst_hier_path": "ddr4_0_reset"
      },
      "ddr4_1": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "ip_revision": "20",
        "xci_name": "system_design_ddr4_1_0",
        "xci_path": "ip\\system_design_ddr4_1_0\\system_design_ddr4_1_0.xci",
        "inst_hier_path": "ddr4_1",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "None"
          },
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "31"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk2"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c2_062"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "ddr4_1_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "system_design_proc_sys_reset_0_1",
        "xci_path": "ip\\system_design_proc_sys_reset_0_1\\system_design_proc_sys_reset_0_1.xci",
        "inst_hier_path": "ddr4_1_reset"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_design_axi_interconnect_0_0\\system_design_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "system_design_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "system_design_xbar_0",
            "xci_path": "ip\\system_design_xbar_0\\system_design_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "system_design_s00_regslice_0",
                "xci_path": "ip\\system_design_s00_regslice_0\\system_design_s00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "system_design_m00_regslice_0",
                "xci_path": "ip\\system_design_m00_regslice_0\\system_design_m00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "28",
                "xci_name": "system_design_auto_cc_0",
                "xci_path": "ip\\system_design_auto_cc_0\\system_design_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "m00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "system_design_m01_regslice_0",
                "xci_path": "ip\\system_design_m01_regslice_0\\system_design_m01_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "28",
                "xci_name": "system_design_auto_cc_1",
                "xci_path": "ip\\system_design_auto_cc_1\\system_design_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "m01_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "pcie_xdma/M_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "ddr4_1/C0_DDR4_S_AXI"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c1_062",
          "ddr4_0/C0_DDR4"
        ]
      },
      "ddr4_1_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c2_062",
          "ddr4_1/C0_DDR4"
        ]
      },
      "default_250mhz_clk1_1": {
        "interface_ports": [
          "default_250mhz_clk1",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "default_250mhz_clk2_1": {
        "interface_ports": [
          "default_250mhz_clk2",
          "ddr4_1/C0_SYS_CLK"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_clock_buffer/CLK_IN_D"
        ]
      },
      "pcie_xdma_pcie_mgt": {
        "interface_ports": [
          "pci_express_x16",
          "pcie_xdma/pcie_mgt"
        ]
      }
    },
    "nets": {
      "constant_0_dout": {
        "ports": [
          "constant_0/dout",
          "pcie_xdma/usr_irq_req"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_interconnect_0/M00_ACLK",
          "ddr4_0_reset/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "ddr4_0_reset/ext_reset_in"
        ]
      },
      "ddr4_0_reset_interconnect_aresetn": {
        "ports": [
          "ddr4_0_reset/interconnect_aresetn",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "ddr4_1_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk",
          "axi_interconnect_0/M01_ACLK",
          "ddr4_1_reset/slowest_sync_clk"
        ]
      },
      "ddr4_1_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk_sync_rst",
          "ddr4_1_reset/ext_reset_in"
        ]
      },
      "ddr4_1_reset_interconnect_aresetn": {
        "ports": [
          "ddr4_1_reset/interconnect_aresetn",
          "axi_interconnect_0/M01_ARESETN"
        ]
      },
      "ddr4_1_reset_peripheral_aresetn": {
        "ports": [
          "ddr4_1_reset/peripheral_aresetn",
          "ddr4_1/c0_ddr4_aresetn"
        ]
      },
      "pcie_clock_buffer_IBUF_DS_ODIV2": {
        "ports": [
          "pcie_clock_buffer/IBUF_DS_ODIV2",
          "pcie_xdma/sys_clk"
        ]
      },
      "pcie_clock_buffer_IBUF_OUT": {
        "ports": [
          "pcie_clock_buffer/IBUF_OUT",
          "pcie_xdma/sys_clk_gt"
        ]
      },
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "ddr4_0_reset/aux_reset_in",
          "ddr4_1_reset/aux_reset_in",
          "pcie_xdma/sys_rst_n"
        ]
      },
      "pcie_xdma_axi_aclk": {
        "ports": [
          "pcie_xdma/axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK"
        ]
      },
      "pcie_xdma_axi_aresetn": {
        "ports": [
          "pcie_xdma/axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "ddr4_0/sys_rst",
          "ddr4_1/sys_rst"
        ]
      },
      "system_reset_peripheral_aresetn": {
        "ports": [
          "ddr4_0_reset/peripheral_aresetn",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      }
    },
    "addressing": {
      "/pcie_xdma": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000100000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000200000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}