Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 11:26:07 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.607        0.000                      0                 1859        0.106        0.000                      0                 1859        3.750        0.000                       0                   787  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.607        0.000                      0                 1859        0.106        0.000                      0                 1859        3.750        0.000                       0                   787  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.616ns (17.778%)  route 7.474ns (82.222%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.329     6.987    U_Core/U_DataPath/U_PC/q_reg[31]_1[2]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.111 r  U_Core/U_DataPath/U_PC/q[14]_i_4/O
                         net (fo=1, routed)           0.986     8.098    U_Core/U_DataPath/U_PC/q[14]_i_4_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.152     8.250 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.867     9.117    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.443 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.519     9.962    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.086 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.525    11.611    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.735 r  U_Core/U_ControlUnit/q[28]_i_5/O
                         net (fo=1, routed)           0.811    12.546    U_Core/U_ControlUnit/q[28]_i_5_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.670 r  U_Core/U_ControlUnit/q[28]_i_1/O
                         net (fo=2, routed)           0.731    13.401    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.525 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.705    14.230    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.837    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.843ns (31.552%)  route 6.168ns (68.448%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=78, routed)          1.358     6.954    U_Core/U_DataPath/U_PC/q_reg[31]_1[4]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.670     7.749    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.007     8.879    U_Core/U_DataPath/U_PC/q_reg[4]_0[6]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  U_Core/U_DataPath/U_PC/q[31]_i_2__2/O
                         net (fo=33, routed)          0.599     9.602    U_Core/U_ControlUnit/RData11__3
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.774    10.500    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.624 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.624    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.156 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.156    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.270    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.384    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.498    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.612    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.726    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.965 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.577    12.543    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X58Y35         LUT6 (Prop_lut6_I1_O)        0.302    12.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.627    13.472    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.555    14.151    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.827    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 1.612ns (17.942%)  route 7.373ns (82.058%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.620     5.141    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.241     6.900    U_Core/U_ControlUnit/Q[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.024 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=103, routed)         1.591     8.615    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X45Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.739 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11/O
                         net (fo=3, routed)           0.450     9.188    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11/O
                         net (fo=2, routed)           0.862    10.174    U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.146    10.320 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6/O
                         net (fo=2, routed)           0.897    11.217    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I0_O)        0.328    11.545 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_2/O
                         net (fo=1, routed)           0.796    12.341    U_Core/U_ControlUnit/q_reg[20]
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.465 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.757    13.223    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.347 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.779    14.126    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X56Y31         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.443    14.784    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y31         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.824    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.053ns (34.214%)  route 5.870ns (65.786%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=78, routed)          1.358     6.954    U_Core/U_DataPath/U_PC/q_reg[31]_1[4]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.670     7.749    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.007     8.879    U_Core/U_DataPath/U_PC/q_reg[4]_0[6]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  U_Core/U_DataPath/U_PC/q[31]_i_2__2/O
                         net (fo=33, routed)          0.599     9.602    U_Core/U_ControlUnit/RData11__3
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.774    10.500    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.624 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.624    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.156 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.156    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.270    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.384    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.498    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.612    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.726    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.840    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.174 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.504    12.679    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.303    12.982 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.390    13.371    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.495 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.568    14.063    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.447    14.788    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.764    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 3.053ns (34.226%)  route 5.867ns (65.774%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=78, routed)          1.358     6.954    U_Core/U_DataPath/U_PC/q_reg[31]_1[4]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.670     7.749    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.007     8.879    U_Core/U_DataPath/U_PC/q_reg[4]_0[6]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  U_Core/U_DataPath/U_PC/q[31]_i_2__2/O
                         net (fo=33, routed)          0.599     9.602    U_Core/U_ControlUnit/RData11__3
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.774    10.500    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.624 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.624    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.156 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.156    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.270    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.384    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.498    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.612    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.726    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.840    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.174 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.504    12.679    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.303    12.982 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.390    13.371    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.495 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.565    14.060    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.763    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.616ns (18.004%)  route 7.360ns (81.996%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.329     6.987    U_Core/U_DataPath/U_PC/q_reg[31]_1[2]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.111 r  U_Core/U_DataPath/U_PC/q[14]_i_4/O
                         net (fo=1, routed)           0.986     8.098    U_Core/U_DataPath/U_PC/q[14]_i_4_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.152     8.250 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.867     9.117    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.443 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.516     9.959    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.083 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_66/O
                         net (fo=34, routed)          1.133    11.216    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_5
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124    11.340 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[15]_i_2/O
                         net (fo=1, routed)           0.699    12.040    U_Core/U_ControlUnit/q_reg[15]
    SLICE_X49Y30         LUT5 (Prop_lut5_I0_O)        0.124    12.164 r  U_Core/U_ControlUnit/q[15]_i_1/O
                         net (fo=2, routed)           1.055    13.219    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.343 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.774    14.116    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X60Y29         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.507    14.848    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y29         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.845    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.035ns (34.172%)  route 5.846ns (65.828%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=78, routed)          1.358     6.954    U_Core/U_DataPath/U_PC/q_reg[31]_1[4]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.670     7.749    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.007     8.879    U_Core/U_DataPath/U_PC/q_reg[4]_0[6]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  U_Core/U_DataPath/U_PC/q[31]_i_2__2/O
                         net (fo=33, routed)          0.599     9.602    U_Core/U_ControlUnit/RData11__3
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.774    10.500    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.624 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.624    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.156 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.156    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.270    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.384    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.498    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.612    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.726    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.840    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.434    12.587    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.306    12.893 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.520    13.413    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.537 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.484    14.022    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.448    14.789    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.756    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 1.612ns (18.035%)  route 7.326ns (81.965%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.620     5.141    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.241     6.900    U_Core/U_ControlUnit/Q[1]
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.024 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=103, routed)         1.591     8.615    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X45Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.739 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11/O
                         net (fo=3, routed)           0.450     9.188    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11/O
                         net (fo=2, routed)           0.862    10.174    U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.146    10.320 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6/O
                         net (fo=2, routed)           0.897    11.217    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I0_O)        0.328    11.545 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_2/O
                         net (fo=1, routed)           0.796    12.341    U_Core/U_ControlUnit/q_reg[20]
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.465 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.757    13.223    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.347 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.733    14.079    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB0
    SLICE_X56Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 1.616ns (18.058%)  route 7.333ns (81.942%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.329     6.987    U_Core/U_DataPath/U_PC/q_reg[31]_1[2]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.111 r  U_Core/U_DataPath/U_PC/q[14]_i_4/O
                         net (fo=1, routed)           0.986     8.098    U_Core/U_DataPath/U_PC/q[14]_i_4_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.152     8.250 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.867     9.117    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.443 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.519     9.962    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.086 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.525    11.611    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.735 r  U_Core/U_ControlUnit/q[28]_i_5/O
                         net (fo=1, routed)           0.811    12.546    U_Core/U_ControlUnit/q[28]_i_5_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.670 r  U_Core/U_ControlUnit/q[28]_i_1/O
                         net (fo=2, routed)           0.731    13.401    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.525 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.564    14.089    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.447    14.788    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.838    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 2.843ns (31.809%)  route 6.095ns (68.191%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.619     5.140    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=78, routed)          1.358     6.954    U_Core/U_DataPath/U_PC/q_reg[31]_1[4]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.670     7.749    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.007     8.879    U_Core/U_DataPath/U_PC/q_reg[4]_0[6]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.003 r  U_Core/U_DataPath/U_PC/q[31]_i_2__2/O
                         net (fo=33, routed)          0.599     9.602    U_Core/U_ControlUnit/RData11__3
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.774    10.500    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.624 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.624    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.156 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.156    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.270    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.384    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.498    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.612    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.726    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.965 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.577    12.543    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X58Y35         LUT6 (Prop_lut6_I1_O)        0.302    12.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.627    13.472    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    13.596 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.482    14.078    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.447    14.788    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.828    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.582     1.465    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.054     1.660    U_GPIOC/U_APB_Intf_GPIO/slv_reg0__1[16]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.705 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.705    U_GPIOC/U_APB_Intf_GPIO/PRDATA[16]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.850     1.977    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.032%)  route 0.328ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.555     1.438    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=7, routed)           0.328     1.908    U_RAM/mem_reg_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.799    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.687%)  route 0.323ns (66.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[24]/Q
                         net (fo=8, routed)           0.323     1.932    U_RAM/mem_reg_0[24]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.581     1.464    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/Q
                         net (fo=2, routed)           0.068     1.673    U_Core/U_DataPath/U_ExeReg_RFRD2/D[1]
    SLICE_X61Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.848     1.975    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.075     1.539    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.591     1.474    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_GPIB/U_APB_Intf/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_GPIB/U_APB_Intf/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.057     1.673    U_GPIB/U_APB_Intf/slv_reg0__0[25]
    SLICE_X58Y37         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.860     1.987    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[25]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.047     1.534    U_GPIB/U_APB_Intf/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/PRDATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.592     1.475    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf/PRDATA_reg[26]/Q
                         net (fo=1, routed)           0.087     1.703    U_APB_Master/q_reg[31][26]
    SLICE_X60Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.748 r  U_APB_Master/q[26]_i_1__2/O
                         net (fo=1, routed)           0.000     1.748    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[26]
    SLICE_X60Y38         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.862     1.989    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.120     1.608    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.593     1.476    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/Q
                         net (fo=1, routed)           0.087     1.704    U_GPOA/U_APB_Intf/slv_reg1_reg[7]_0[0]
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  U_GPOA/U_APB_Intf/PRDATA[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    U_GPOA/U_APB_Intf/p_0_in[0]
    SLICE_X64Y38         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.864     1.991    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.120     1.609    U_GPOA/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.586     1.469    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPOA/U_APB_Intf/slv_reg0_reg[10]/Q
                         net (fo=1, routed)           0.087     1.697    U_GPOA/U_APB_Intf/slv_reg0__0[10]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.742 r  U_GPOA/U_APB_Intf/PRDATA[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    U_GPOA/U_APB_Intf/p_0_in[10]
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.855     1.982    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[10]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.120     1.602    U_GPOA/U_APB_Intf/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.582     1.465    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.089     1.695    U_GPIOC/U_APB_Intf_GPIO/slv_reg0__1[17]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    U_GPIOC/U_APB_Intf_GPIO/PRDATA[17]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.850     1.977    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[17]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.590     1.473    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.099     1.713    U_GPIOD/U_APB_Intf_GPIO/slv_reg0__2[9]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.758    U_GPIOD/U_APB_Intf_GPIO/PRDATA[9]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.859     1.986    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.121     1.609    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y23   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y23   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y25   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y30   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y30   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y29   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y29   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y29   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y29   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK



