
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004450                       # Number of seconds simulated (Second)
simTicks                                   4450297000                       # Number of ticks simulated (Tick)
finalTick                                  4450297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.74                       # Real time elapsed on the host (Second)
hostTickRate                                323969516                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     717444                       # Number of bytes of host memory used (Byte)
simInsts                                      1390852                       # Number of instructions simulated (Count)
simOps                                        2573877                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   101249                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     187369                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          4450298                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.199692                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.312530                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2680329                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      135                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2664225                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2718                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               106578                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            154413                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  45                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4404390                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.604902                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.847734                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2796464     63.49%     63.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    551627     12.52%     76.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1056299     23.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 2                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4404390                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2257      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1689302     63.41%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          836      0.03%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1622      0.06%     63.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       100570      3.77%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          430      0.02%     67.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1200      0.05%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1058      0.04%     67.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1031      0.04%     67.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          328      0.01%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       100000      3.75%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       100000      3.75%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        29091      1.09%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        14333      0.54%     76.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       202167      7.59%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       419996     15.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2664225                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.598662                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7881115                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1839284                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1732691                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1854441                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   947788                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           909303                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1734788                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       927180                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3074                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1052                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           45908                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         232142                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        435512                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1454                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1423                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          236      0.09%      0.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1177      0.47%      0.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1291      0.52%      1.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          129      0.05%      1.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       245856     98.24%     99.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1129      0.45%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          443      0.18%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         250261                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          200      1.20%      1.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          248      1.49%      2.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          468      2.81%      5.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           18      0.11%      5.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        15166     90.95%     96.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          364      2.18%     98.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          212      1.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         16676                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           36      1.15%      1.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.10%      1.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          324     10.33%     11.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          102      3.25%     14.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2237     71.33%     86.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          272      8.67%     94.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          162      5.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3136                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           36      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          929      0.40%      0.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          823      0.35%      0.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          111      0.05%      0.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       230689     98.76%     99.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          764      0.33%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          231      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       233583                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           36      1.27%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          229      8.06%      9.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          100      3.52%     12.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2148     75.58%     88.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          181      6.37%     94.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          148      5.21%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2842                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        16519      6.60%      6.60% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       232449     92.88%     99.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1177      0.47%     99.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          116      0.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       250261                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2453     83.44%     83.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          470     15.99%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.10%     99.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           14      0.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2940                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            246092                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       231657                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3136                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            839                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         2637                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           499                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               250261                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2334                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  238479                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.952921                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1377                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             572                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                116                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              456                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          236      0.09%      0.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1177      0.47%      0.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1291      0.52%      1.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          129      0.05%      1.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       245856     98.24%     99.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1129      0.45%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          443      0.18%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       250261                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           86      0.73%      0.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1177      9.99%     10.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          367      3.11%     13.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          129      1.09%     14.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         9272     78.70%     93.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          308      2.61%     96.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          443      3.76%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         11782                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          324     13.88%     13.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     13.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1738     74.46%     88.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          272     11.65%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2334                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          324     13.88%     13.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1738     74.46%     88.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          272     11.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2334                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          572                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          116                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          456                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          264                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          836                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1668                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1663                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                734                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    929                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 929                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           99424                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              90                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2811                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4377723                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.587949                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.198296                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3304959     75.49%     75.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          355137      8.11%     83.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          262273      5.99%     89.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          127222      2.91%     92.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          328132      7.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4377723                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   934                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1391      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1626518     63.19%     63.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          724      0.03%     63.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1493      0.06%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       100412      3.90%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          424      0.02%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          919      0.04%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          970      0.04%     67.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1017      0.04%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          201      0.01%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        25158      0.98%     76.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12418      0.48%     76.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2573877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        328132                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1390852                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2573877                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1390852                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2573877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.199692                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.312530                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             639804                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             906538                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2267883                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           226228                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          413576                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1391      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1626518     63.19%     63.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          724      0.03%     63.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1493      0.06%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       100412      3.90%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          424      0.02%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          919      0.04%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          970      0.04%     67.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1017      0.04%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          201      0.01%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        25158      0.98%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12418      0.48%     76.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2573877                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       233583                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       232276                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1271                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       230689                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2858                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          934                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          929                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         422235                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            422235                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        422235                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           422235                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       220611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          220611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       220611                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         220611                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10696617000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10696617000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10696617000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10696617000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       642846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        642846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       642846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       642846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.343179                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.343179                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.343179                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.343179                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48486.326611                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48486.326611                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48486.326611                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48486.326611                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       115807                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2808                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.241809                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        50251                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             50251                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       144053                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        144053                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       144053                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       144053                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        76558                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        76558                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        76558                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        76558                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5269453000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5269453000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5269453000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5269453000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.119092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.119092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.119092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.119092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68829.554064                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68829.554064                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68829.554064                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68829.554064                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  75535                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           27                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           27                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       182000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       182000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 60666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 60666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       592000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       592000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 197333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 197333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        59074                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           59074                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       170225                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        170225                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7213491000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7213491000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       229299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       229299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.742371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.742371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 42376.213835                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 42376.213835                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       144053                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       144053                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        26172                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        26172                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1887099000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1887099000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.114139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.114139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72103.736818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72103.736818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       363161                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         363161                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        50386                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        50386                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3483126000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3483126000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.121839                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.121839                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 69128.845314                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 69128.845314                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        50386                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        50386                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   3382354000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   3382354000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.121839                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.121839                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 67128.845314                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 67128.845314                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1001.074918                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               498853                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              76559                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.515929                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              165000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1001.074918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.977612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.977612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          963                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1362371                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1362371                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   106569                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2942577                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1234398                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                117255                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   3591                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               230020                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   629                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2694852                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1077                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             2661149                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           241960                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          230739                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         434124                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.597971                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1228976                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1156999                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1029374                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        505610                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       2626972                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1243404                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            664863                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1149516                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             233742                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4241114                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8406                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2272                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    125187                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   717                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4404390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.619864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.923566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3033771     68.88%     68.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    11114      0.25%     69.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1359505     30.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4404390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               1471053                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.330552                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             250261                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.056235                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       156487                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         123501                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            123501                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        123501                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           123501                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1686                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1686                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1686                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1686                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    109716000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    109716000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    109716000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    109716000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       125187                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        125187                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       125187                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       125187                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.013468                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.013468                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.013468                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.013468                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65074.733096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65074.733096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65074.733096                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65074.733096                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          261                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          261                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1425                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1425                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1425                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1425                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     94428000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     94428000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     94428000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     94428000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.011383                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.011383                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.011383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.011383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66265.263158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66265.263158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66265.263158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66265.263158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    531                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       123501                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          123501                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1686                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1686                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    109716000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    109716000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       125187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       125187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.013468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.013468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65074.733096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65074.733096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          261                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          261                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1425                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1425                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     94428000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     94428000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.011383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66265.263158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66265.263158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           792.675157                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               124926                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1425                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              87.667368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   792.675157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.774097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.774097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          892                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          175                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          615                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.871094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             251799                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            251799                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      3591                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      27475                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    47221                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2680464                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  416                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   232142                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  435512                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    46                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        78                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    47195                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            549                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2433                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2982                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2659633                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2641994                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1667908                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   2176104                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.593667                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.766465                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         477                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5914                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  32                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  21935                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    863                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             34.343101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.806912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  63514     28.08%     28.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                27222     12.03%     40.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                33859     14.97%     55.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                30114     13.31%     68.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                21729      9.60%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12826      5.67%     83.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                21508      9.51%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1843      0.81%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  441      0.19%     94.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  677      0.30%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                690      0.31%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1615      0.71%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1470      0.65%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1842      0.81%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1450      0.64%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1507      0.67%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1044      0.46%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                575      0.25%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                323      0.14%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 95      0.04%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 70      0.03%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 22      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 24      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 76      0.03%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                135      0.06%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                192      0.08%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                254      0.11%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                277      0.12%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              807      0.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  229981                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  434127                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       714                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     17627                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  125510                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       500                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   3591                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   172755                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   90744                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1025                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1284188                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2852087                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2688599                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1249                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    330                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                2787314                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4941936                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9495831                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2668408                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1032033                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4740655                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   201264                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      64                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  52                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    231232                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6713129                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5373293                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1390852                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2573877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                27597                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          97122                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              60734                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               50387                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              50387                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           27597                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3379                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       228657                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   232036                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        91072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8115840                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8206912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             81792                       # Total snoops (Count)
system.l2bus.snoopTraffic                     2999872                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              159782                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.157734                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.364492                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    134579     84.23%     84.23% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     25203     15.77%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                159782                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            254698930                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4275000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           229679000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          154127                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        76140                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             25193                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        25193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                17                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               104                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  121                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               17                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              104                       # number of overall hits (Count)
system.l2cache.overallHits::total                 121                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1406                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           76455                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              77861                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1406                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          76455                       # number of overall misses (Count)
system.l2cache.overallMisses::total             77861                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     89930996                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5037345997                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    5127276993                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     89930996                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5037345997                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   5127276993                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1423                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         76559                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            77982                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1423                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        76559                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           77982                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.988053                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.998642                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.998448                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.988053                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.998642                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.998448                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 63962.301565                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 65886.416807                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 65851.671479                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 63962.301565                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 65886.416807                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 65851.671479                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs         104575                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           1863                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         56.132582                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           46871                       # number of writebacks (Count)
system.l2cache.writebacks::total                46871                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1406                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        76455                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          77861                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1406                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        76455                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         77861                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     87118996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   4884435997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   4971554993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     87118996                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   4884435997                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   4971554993                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.988053                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.998642                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.998448                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.988053                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.998642                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.998448                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 61962.301565                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 63886.416807                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 63851.671479                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 61962.301565                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 63886.416807                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 63851.671479                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     81790                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        12408                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        12408                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            14                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               14                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        50373                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          50373                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   3231247999                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   3231247999                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        50387                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        50387                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999722                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999722                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 64146.427630                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 64146.427630                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        50373                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        50373                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   3130501999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   3130501999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999722                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999722                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 62146.427630                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 62146.427630                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           17                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           90                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          107                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1406                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        26082                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        27488                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     89930996                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   1806097998                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1896028994                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        26172                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        27595                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.988053                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.996561                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.996122                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 63962.301565                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 69246.913504                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 68976.607756                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1406                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        26082                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        27488                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     87118996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   1753933998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1841052994                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.988053                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.996561                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.996122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 61962.301565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67246.913504                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 66976.607756                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        50251                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        50251                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        50251                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        50251                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             7494.247960                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  141639                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 89982                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.574081                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   738.499626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   136.762738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  6618.985597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.090149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.016695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.807982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.914825                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             162                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            2589                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            5441                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                398076                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               398076                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     46871.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1406.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     76455.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000600878500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2927                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2927                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               197282                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               43968                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        77861                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       46871                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      77861                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     46871                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  77861                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 46871                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    54739                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    16654                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     5526                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      942                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2470                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2894                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2927                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2945                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2955                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2939                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2988                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3113                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2965                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2989                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2943                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2950                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2951                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2927                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       26.595832                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.088182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     151.867386                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2924     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7936-8191            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2927                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.004783                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004402                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.116823                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2922     99.83%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.03%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2927                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4983104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2999744                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1119723919.54963923                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               674054787.80404997                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4450275000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35678.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        89984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4893120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2998144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 20219774.095976065844                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1099504145.453663110733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 673695261.237620830536                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1406                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        76455                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        46871                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     40243251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2321820500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  98922227750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28622.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30368.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2110520.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        89984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4893120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4983104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        89984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        89984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2999744                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2999744                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1406                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         76455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            77861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        46871                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           46871                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        20219774                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data      1099504145                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1119723920                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     20219774                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       20219774                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    674054788                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         674054788                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    674054788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       20219774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data     1099504145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1793778707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 77861                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                46846                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          4980                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4967                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4807                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4910                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4795                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4830                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2912                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2922                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2877                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2990                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2879                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                902170001                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              389305000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2362063751                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11586.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30336.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                71370                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               43364                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             91.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         9962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   800.892993                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   664.214725                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   330.641297                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          534      5.36%      5.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          561      5.63%     10.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          575      5.77%     16.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          369      3.70%     20.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          617      6.19%     26.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          410      4.12%     30.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          443      4.45%     35.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          359      3.60%     38.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         6094     61.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         9962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            4983104                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2998144                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1119.723920                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               673.695261                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         36299760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         19271010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       281144640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      123520860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 350959440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1224179310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    678026400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2713401420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    609.712435                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1732419000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    148460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2569418000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         34907460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         18534780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       274782900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      121015260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 350959440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1212892170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    687531360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2700623370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    606.841155                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1757088000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    148460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2544749000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27488                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         46871                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             22134                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              50373                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             50373                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27488                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       224727                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       224727                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  224727                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      7982848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      7982848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7982848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              77861                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    77861    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                77861                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4450297000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           334350002                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          409081750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         146866                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        69008                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
