###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:46:06 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.101
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.048 | 
     | U0_ALU/FE_PHC17_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.035 | 0.101 |   0.101 |    0.053 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.035 | 0.000 |   0.101 |    0.053 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.125 |       |   0.000 |    0.048 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |    0.051 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.125 | 0.003 |   0.003 |    0.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/odd_edge_tog_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  0.814
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.053 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.036 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.014 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.138 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.212 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^  | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.291 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v  | INVXLM     | 0.069 | 0.055 |   0.400 |    0.346 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^  | INVXLM     | 0.097 | 0.075 |   0.474 |    0.421 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v  | INVX2M     | 0.039 | 0.032 |   0.506 |    0.453 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^  | INVX4M     | 0.161 | 0.101 |   0.607 |    0.554 | 
     | U1_ClkDiv/odd_edge_tog_reg   | CK ^ -> Q ^ | SDFFSQX1M  | 0.086 | 0.207 |   0.814 |    0.761 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.086 | 0.000 |   0.814 |    0.761 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.053 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.071 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.092 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.138 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.185 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.234 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.282 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.329 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.377 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.428 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.456 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.504 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.523 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.630 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.732 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.157 | 0.044 |   0.723 |    0.777 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.835
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.058 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.041 | 
     | scan_clk__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.019 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.026 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.074 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.123 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.170 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.218 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.266 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.317 | 
     | scan_clk__L10_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.345 | 
     | scan_clk__L11_I0                             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.393 | 
     | scan_clk__L12_I0                             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.412 | 
     | U3_mux2X1/U1                                 | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.520 | 
     | UART_TX_SCAN_CLK__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.600 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/parity_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.070 | 0.177 |   0.835 |    0.777 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0]  | SI ^        | SDFFRQX2M  | 0.070 | 0.000 |   0.835 |    0.777 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.058 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.075 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.097 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.142 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.190 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.238 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.286 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.334 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.382 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.433 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.460 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.509 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.528 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.634 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.737 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.167 | 0.059 |   0.738 |    0.796 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/SI    (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.705
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.743
  Arrival Time                  0.803
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.060 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.042 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.020 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.132 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.205 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^  | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.285 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v  | INVXLM     | 0.069 | 0.055 |   0.400 |    0.340 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^  | INVXLM     | 0.097 | 0.075 |   0.474 |    0.415 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v  | INVX2M     | 0.039 | 0.032 |   0.506 |    0.446 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^  | INVX4M     | 0.161 | 0.101 |   0.607 |    0.548 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.086 | 0.194 |   0.802 |    0.742 | 
     | U0_RegFile/RdData_VLD_reg    | SI ^        | SDFFRQX2M  | 0.086 | 0.001 |   0.803 |    0.743 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.077 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.099 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.144 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.191 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.240 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.288 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.336 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.383 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.434 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.462 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.510 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.530 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.636 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.738 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.139 | 0.026 |   0.705 |    0.765 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.611
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.728
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.062 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.045 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.023 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.130 | 
     | UART_SCAN_CLK__L1_I1                      | A ^ -> Y v  | INVX2M     | 0.051 | 0.031 |   0.222 |    0.161 | 
     | UART_SCAN_CLK__L2_I1                      | A v -> Y ^  | INVX4M     | 0.023 | 0.024 |   0.247 |    0.185 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.153 |   0.400 |    0.338 | 
     | U1_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.078 | 0.074 |   0.473 |    0.412 | 
     | U1_ClkDiv/FE_PHC18_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.047 | 0.254 |   0.728 |    0.666 | 
     | U1_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.047 | 0.000 |   0.728 |    0.666 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.062 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.079 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.101 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.254 | 
     | UART_SCAN_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.327 | 
     | UART_SCAN_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.406 | 
     | UART_SCAN_CLK__L3_I1       | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.461 | 
     | UART_SCAN_CLK__L4_I2       | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.536 | 
     | UART_SCAN_CLK__L5_I2       | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.568 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.669 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.161 | 0.004 |   0.611 |    0.673 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  0.786
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.085 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |   -0.064 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |   -0.045 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.100 | 
     | UART_SCAN_CLK__L1_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.073 |   0.258 |    0.173 | 
     | UART_SCAN_CLK__L2_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.022 | 0.049 |   0.307 |    0.222 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.046 |   0.353 |    0.268 | 
     | UART_SCAN_CLK__L4_I1                        | A ^ -> Y v  | INVX2M        | 0.020 | 0.020 |   0.372 |    0.288 | 
     | UART_SCAN_CLK__L5_I1                        | A v -> Y ^  | INVX4M        | 0.020 | 0.019 |   0.391 |    0.307 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.056 |   0.447 |    0.362 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.447 |    0.362 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.552 |    0.467 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.631 |    0.547 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.154 |   0.785 |    0.701 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.786 |    0.701 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.085 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |    0.105 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |    0.124 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.269 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | INVX2M        | 0.052 | 0.033 |   0.217 |    0.302 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y ^  | INVX4M        | 0.023 | 0.025 |   0.242 |    0.327 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.153 |   0.395 |    0.480 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.033 | 0.067 |   0.463 |    0.547 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.463 |    0.547 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.567 |    0.652 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.647 |    0.731 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.006 |   0.653 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.743
  Arrival Time                  0.828
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.085 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.068 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.046 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.001 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.047 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.095 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.143 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.191 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.239 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.290 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.317 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.366 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.385 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.493 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.573 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.170 |   0.827 |    0.742 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.057 | 0.000 |   0.828 |    0.743 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.085 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.102 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.124 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.169 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.217 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.265 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.313 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.361 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.409 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.460 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.487 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.536 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.555 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.661 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.764 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.018 |   0.696 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.788
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |   -0.066 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |   -0.046 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.099 | 
     | UART_SCAN_CLK__L1_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.073 |   0.258 |    0.172 | 
     | UART_SCAN_CLK__L2_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.022 | 0.049 |   0.307 |    0.221 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.046 |   0.353 |    0.267 | 
     | UART_SCAN_CLK__L4_I1                        | A ^ -> Y v  | INVX2M        | 0.020 | 0.020 |   0.372 |    0.287 | 
     | UART_SCAN_CLK__L5_I1                        | A v -> Y ^  | INVX4M        | 0.020 | 0.019 |   0.391 |    0.305 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.056 |   0.447 |    0.361 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.447 |    0.361 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.552 |    0.466 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.631 |    0.546 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.157 |   0.788 |    0.702 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.788 |    0.703 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |    0.106 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |    0.125 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.270 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | INVX2M        | 0.052 | 0.033 |   0.217 |    0.303 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y ^  | INVX4M        | 0.023 | 0.025 |   0.242 |    0.328 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.153 |   0.395 |    0.481 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.033 | 0.067 |   0.463 |    0.548 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.463 |    0.548 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.567 |    0.653 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.647 |    0.733 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.008 |   0.655 |    0.741 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.789
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |   -0.066 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |   -0.047 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.098 | 
     | UART_SCAN_CLK__L1_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.073 |   0.258 |    0.172 | 
     | UART_SCAN_CLK__L2_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.022 | 0.049 |   0.307 |    0.220 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.046 |   0.353 |    0.267 | 
     | UART_SCAN_CLK__L4_I1                        | A ^ -> Y v  | INVX2M        | 0.020 | 0.020 |   0.372 |    0.286 | 
     | UART_SCAN_CLK__L5_I1                        | A v -> Y ^  | INVX4M        | 0.020 | 0.019 |   0.391 |    0.305 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.056 |   0.447 |    0.361 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.447 |    0.361 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.552 |    0.466 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.631 |    0.545 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.157 |   0.789 |    0.703 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.789 |    0.703 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |    0.106 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |    0.125 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.271 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | INVX2M        | 0.052 | 0.033 |   0.217 |    0.304 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y ^  | INVX4M        | 0.023 | 0.025 |   0.242 |    0.328 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.153 |   0.395 |    0.482 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.033 | 0.067 |   0.463 |    0.549 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.463 |    0.549 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.567 |    0.654 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.647 |    0.733 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.008 |   0.655 |    0.741 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.853
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.087 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.069 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.048 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.002 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.045 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.094 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.142 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.189 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.237 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.288 | 
     | scan_clk__L10_I0                          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.316 | 
     | scan_clk__L11_I0                          | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.364 | 
     | scan_clk__L12_I0                          | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.383 | 
     | U3_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.491 | 
     | UART_TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.571 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.100 | 0.195 |   0.853 |    0.766 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | SI ^        | SDFFRQX2M  | 0.100 | 0.000 |   0.853 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.087 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.104 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.126 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.171 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.219 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.267 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.315 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.363 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.410 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.461 | 
     | scan_clk__L10_I0                          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.489 | 
     | scan_clk__L11_I0                          | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.538 | 
     | scan_clk__L12_I0                          | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.557 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.663 | 
     | REF_SCAN_CLK__L1_I1                       | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.766 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.162 | 0.050 |   0.729 |    0.816 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  0.789
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.087 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |   -0.067 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |   -0.048 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.098 | 
     | UART_SCAN_CLK__L1_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.073 |   0.258 |    0.171 | 
     | UART_SCAN_CLK__L2_I2                        | A ^ -> Y ^  | CLKBUFX40M    | 0.022 | 0.049 |   0.307 |    0.220 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.046 |   0.353 |    0.266 | 
     | UART_SCAN_CLK__L4_I1                        | A ^ -> Y v  | INVX2M        | 0.020 | 0.020 |   0.372 |    0.285 | 
     | UART_SCAN_CLK__L5_I1                        | A v -> Y ^  | INVX4M        | 0.020 | 0.019 |   0.391 |    0.304 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.056 |   0.447 |    0.360 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.447 |    0.360 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.552 |    0.465 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.631 |    0.544 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.038 | 0.158 |   0.789 |    0.702 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.038 | 0.000 |   0.789 |    0.702 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.087 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |    0.107 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |    0.126 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.272 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | INVX2M        | 0.052 | 0.033 |   0.217 |    0.304 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y ^  | INVX4M        | 0.023 | 0.025 |   0.242 |    0.329 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.153 |   0.395 |    0.482 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.033 | 0.067 |   0.463 |    0.549 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.463 |    0.549 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.567 |    0.654 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.647 |    0.734 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.008 |   0.655 |    0.742 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.882
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.089 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.072 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.050 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.005 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.043 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.091 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.139 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.187 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.235 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.286 | 
     | scan_clk__L10_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.313 | 
     | scan_clk__L11_I0             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.362 | 
     | scan_clk__L12_I0             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.381 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.487 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.591 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M | 0.107 | 0.200 |   0.880 |    0.791 | 
     | U0_RegFile/\regArr_reg[1][4] | SI ^        | SDFFRHQX4M | 0.107 | 0.002 |   0.882 |    0.793 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.089 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.106 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.128 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.173 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.221 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.269 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.317 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.365 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.413 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.464 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.491 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.540 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.559 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.665 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.769 | 
     | U0_RegFile/\regArr_reg[1][4] | CK ^       | SDFFRHQX4M | 0.161 | 0.060 |   0.741 |    0.829 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  0.832
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.090 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.072 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.051 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.005 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.042 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.139 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.186 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.234 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.285 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.313 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.361 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.380 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.488 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.568 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.063 | 0.174 |   0.832 |    0.742 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.063 | 0.000 |   0.832 |    0.742 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.107 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.129 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.174 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.222 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.270 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.318 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.366 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.413 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.464 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.492 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.541 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.560 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.666 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.769 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.786 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\RdData_reg[2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.734
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.862
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.090 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.073 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.051 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.006 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.042 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.090 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.138 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.186 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.234 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.285 | 
     | scan_clk__L10_I0          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.312 | 
     | scan_clk__L11_I0          | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.361 | 
     | scan_clk__L12_I0          | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.380 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.486 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^  | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.590 | 
     | U0_RegFile/\RdData_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.077 | 0.182 |   0.862 |    0.772 | 
     | U0_RegFile/\RdData_reg[3] | SI ^        | SDFFRQX2M  | 0.077 | 0.000 |   0.862 |    0.772 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.107 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.222 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.270 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.318 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.366 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.414 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.465 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.492 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.541 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.560 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.666 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.770 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.158 | 0.054 |   0.734 |    0.824 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  0.834
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.075 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.053 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.008 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.040 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.088 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.136 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.184 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.232 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.283 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.310 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.359 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.378 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.486 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.566 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.176 |   0.834 |    0.742 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.065 | 0.000 |   0.834 |    0.742 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.109 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.131 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.176 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.224 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.272 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.320 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.368 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.416 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.467 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.494 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.543 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.562 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.668 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.771 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.788 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  0.834
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.075 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.053 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.008 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.040 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.088 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.136 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.184 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.232 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.283 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.310 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.359 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.378 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.486 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.566 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.176 |   0.833 |    0.741 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.066 | 0.000 |   0.834 |    0.742 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.109 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.131 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.176 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.224 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.272 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.320 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.368 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.416 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.467 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.494 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.543 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.562 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.668 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.771 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.788 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.870
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.075 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.053 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.008 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.040 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.088 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.136 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.184 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.231 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.282 | 
     | scan_clk__L10_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.310 | 
     | scan_clk__L11_I0                | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.359 | 
     | scan_clk__L12_I0                | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.378 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.484 | 
     | REF_SCAN_CLK__L1_I1             | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.587 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.190 |   0.869 |    0.777 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.870 |    0.777 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.110 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.131 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.177 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.224 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.273 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.321 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.368 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.416 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.467 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.495 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.543 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.562 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.669 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.773 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | CK ^       | SDFFRQX2M  | 0.161 | 0.058 |   0.738 |    0.830 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[9][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.863
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.076 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.054 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.009 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.038 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.087 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.135 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.183 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.230 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.281 | 
     | scan_clk__L10_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.309 | 
     | scan_clk__L11_I0             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.357 | 
     | scan_clk__L12_I0             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.377 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.483 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.586 | 
     | U0_RegFile/\regArr_reg[9][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.184 |   0.863 |    0.769 | 
     | U0_RegFile/\regArr_reg[9][7] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.863 |    0.770 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.111 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.133 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.178 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.225 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.274 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.322 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.370 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.417 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.468 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.496 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.544 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.564 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.670 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.774 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.157 | 0.050 |   0.730 |    0.823 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\RdData_reg[4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.869
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.094 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.077 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.055 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.010 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.038 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.087 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.134 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.182 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.230 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.281 | 
     | scan_clk__L10_I0          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.309 | 
     | scan_clk__L11_I0          | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.357 | 
     | scan_clk__L12_I0          | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.376 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.482 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.585 | 
     | U0_RegFile/\RdData_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.190 |   0.868 |    0.775 | 
     | U0_RegFile/\RdData_reg[5] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.869 |    0.775 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.094 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.111 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.133 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.178 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.226 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.274 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.322 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.370 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.469 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.496 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.545 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.564 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.670 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.774 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.159 | 0.055 |   0.736 |    0.829 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SI                 (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.759
  Arrival Time                  0.857
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.081 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.059 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.014 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.034 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.082 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.130 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.178 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.226 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.277 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.304 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.353 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.372 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.480 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.559 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.107 | 0.199 |   0.856 |    0.758 | 
     | U0_ref_sync/enable_flop_reg                 | SI ^        | SDFFRQX2M  | 0.107 | 0.001 |   0.857 |    0.759 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.115 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.137 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.182 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.230 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.279 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.326 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.374 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.422 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.473 | 
     | scan_clk__L10_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.501 | 
     | scan_clk__L11_I0            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.549 | 
     | scan_clk__L12_I0            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.568 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.674 | 
     | REF_SCAN_CLK__L1_I1         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.777 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    0.821 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[10][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.868
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.083 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.061 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.016 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.031 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.080 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.128 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.176 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.223 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.274 | 
     | scan_clk__L10_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.302 | 
     | scan_clk__L11_I0              | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.350 | 
     | scan_clk__L12_I0              | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.370 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.476 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.578 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.189 |   0.867 |    0.767 | 
     | U0_RegFile/\regArr_reg[10][6] | SI ^        | SDFFRQX2M  | 0.062 | 0.001 |   0.868 |    0.767 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.118 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.140 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.185 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.232 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.281 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.329 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.377 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.424 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.475 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.503 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.551 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.571 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.677 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.781 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.157 | 0.048 |   0.728 |    0.829 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI     (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  0.866
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.084 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.062 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.017 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.031 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.079 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.127 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.175 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.222 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.273 | 
     | scan_clk__L10_I0                          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.301 | 
     | scan_clk__L11_I0                          | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.350 | 
     | scan_clk__L12_I0                          | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.369 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.475 | 
     | REF_SCAN_CLK__L1_I1                       | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.578 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.187 |   0.866 |    0.765 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0]      | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.866 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.119 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.140 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.186 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.233 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.282 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.330 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.377 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.425 | 
     | scan_clk__L9_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.476 | 
     | scan_clk__L10_I0                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.504 | 
     | scan_clk__L11_I0                     | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.552 | 
     | scan_clk__L12_I0                     | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.571 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.678 | 
     | REF_SCAN_CLK__L1_I1                  | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.780 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.161 | 0.047 |   0.726 |    0.827 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.876
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.084 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.063 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.017 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.030 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.079 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.127 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.174 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.222 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.273 | 
     | scan_clk__L10_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.301 | 
     | scan_clk__L11_I0                | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.349 | 
     | scan_clk__L12_I0                | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.368 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.475 | 
     | REF_SCAN_CLK__L1_I1             | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.577 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^ -> Q ^ | SDFFRX1M   | 0.043 | 0.197 |   0.876 |    0.774 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | SI ^        | SDFFRX1M   | 0.043 | 0.000 |   0.876 |    0.774 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.119 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.141 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.186 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.234 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.282 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.330 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.378 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.425 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.476 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.504 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.553 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.572 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.678 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.782 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.161 | 0.058 |   0.738 |    0.840 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.766
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.087 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.065 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.088 | 
     | UART_SCAN_CLK__L1_I0                      | A ^ -> Y v  | INVX2M     | 0.052 | 0.033 |   0.224 |    0.120 | 
     | UART_SCAN_CLK__L2_I0                      | A v -> Y ^  | INVX4M     | 0.023 | 0.025 |   0.249 |    0.145 | 
     | U0_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.153 |   0.402 |    0.298 | 
     | U0_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.102 | 0.087 |   0.489 |    0.385 | 
     | U0_ClkDiv/FE_PHC19_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.079 | 0.277 |   0.766 |    0.662 | 
     | U0_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.079 | 0.000 |   0.766 |    0.663 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.121 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.143 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.296 | 
     | UART_SCAN_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.369 | 
     | UART_SCAN_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.448 | 
     | UART_SCAN_CLK__L3_I1       | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.504 | 
     | UART_SCAN_CLK__L4_I2       | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.578 | 
     | UART_SCAN_CLK__L5_I2       | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.610 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.711 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.161 | 0.002 |   0.609 |    0.713 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[8][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  0.870
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.066 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.021 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.027 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.075 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.123 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.171 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.219 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.270 | 
     | scan_clk__L10_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.297 | 
     | scan_clk__L11_I0             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.346 | 
     | scan_clk__L12_I0             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.365 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.471 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.574 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.191 |   0.870 |    0.765 | 
     | U0_RegFile/\regArr_reg[9][0] | SI ^        | SDFFRQX2M  | 0.067 | 0.000 |   0.870 |    0.765 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.144 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.189 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.237 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.285 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.333 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.381 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.429 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.480 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.507 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.556 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.575 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.681 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.785 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.157 | 0.046 |   0.726 |    0.831 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.264
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.312
  Arrival Time                  0.419
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |   -0.085 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.038 |   -0.069 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.037 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.140 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.419 |    0.312 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.419 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.022 |   0.022 |    0.129 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.038 |    0.146 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.252 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.354 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.264 |    0.371 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.812
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.068 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.023 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.024 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.073 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.121 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.169 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.216 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.267 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.295 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.343 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.363 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.471 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.550 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.154 |   0.812 |    0.704 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.812 |    0.704 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.147 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.192 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.239 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.288 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.336 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.384 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.431 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.482 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.510 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.558 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.578 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.686 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.765 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.006 |   0.664 |    0.771 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.804
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.108 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |   -0.087 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |   -0.068 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.077 | 
     | UART_SCAN_CLK__L1_I2      | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.073 |   0.258 |    0.150 | 
     | UART_SCAN_CLK__L2_I2      | A ^ -> Y ^  | CLKBUFX40M    | 0.022 | 0.049 |   0.307 |    0.199 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.046 |   0.353 |    0.245 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y v  | INVX2M        | 0.020 | 0.020 |   0.372 |    0.265 | 
     | UART_SCAN_CLK__L5_I1      | A v -> Y ^  | INVX4M        | 0.020 | 0.019 |   0.391 |    0.284 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.056 |   0.447 |    0.339 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.447 |    0.339 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.552 |    0.444 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.631 |    0.524 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.064 | 0.172 |   0.804 |    0.696 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M     | 0.064 | 0.000 |   0.804 |    0.696 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.108 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.020 |   0.020 |    0.128 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.019 |   0.039 |    0.147 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.196 | 0.146 |   0.185 |    0.292 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y v  | INVX2M        | 0.052 | 0.033 |   0.217 |    0.325 | 
     | UART_SCAN_CLK__L2_I0      | A v -> Y ^  | INVX4M        | 0.023 | 0.025 |   0.242 |    0.350 | 
     | U0_ClkDiv/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.153 |   0.395 |    0.503 | 
     | U0_ClkDiv/U15             | B ^ -> Y ^  | MX2X2M        | 0.033 | 0.067 |   0.463 |    0.570 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.463 |    0.570 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.114 | 0.105 |   0.567 |    0.675 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.079 |   0.647 |    0.754 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.057 | 0.004 |   0.651 |    0.758 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.744
  Arrival Time                  0.852
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.068 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.023 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.024 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.073 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.121 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.169 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.216 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.267 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.295 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.343 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.363 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.469 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.571 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.173 |   0.852 |    0.744 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.852 |    0.744 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.147 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.192 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.239 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.288 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.336 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.384 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.431 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.482 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.510 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.558 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.578 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.684 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.787 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.804 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.744
  Arrival Time                  0.851
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.068 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.023 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.024 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.073 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.121 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.169 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.216 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.267 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.295 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.343 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.363 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.469 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.571 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.851 |    0.744 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.851 |    0.744 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.147 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.192 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.239 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.288 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.336 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.384 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.431 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.482 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.510 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.558 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.578 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.684 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.787 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.804 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.264
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.312
  Arrival Time                  0.419
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |   -0.086 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.038 |   -0.069 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.037 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.139 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.173 |   0.419 |    0.312 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.419 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.022 |   0.022 |    0.130 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.038 |    0.146 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.252 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.355 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.264 |    0.372 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.815
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.070 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.024 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.023 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.072 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.120 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.167 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.215 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.266 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.294 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.342 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.361 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.469 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.549 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.157 |   0.814 |    0.706 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.815 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.193 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.240 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.289 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.337 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.385 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.432 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.483 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.511 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.559 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.579 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.687 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.766 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    0.774 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.815
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.070 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.025 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.023 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.071 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.119 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.167 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.215 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.266 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.293 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.342 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.361 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.469 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.548 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.157 |   0.815 |    0.706 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.815 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.193 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.241 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.289 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.337 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.385 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.433 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.484 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.512 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.560 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.579 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.687 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.767 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    0.775 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.806
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.070 | 
     | scan_clk__L3_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.025 | 
     | scan_clk__L4_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.023 | 
     | scan_clk__L5_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.071 | 
     | scan_clk__L6_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.119 | 
     | scan_clk__L7_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.167 | 
     | scan_clk__L8_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.215 | 
     | scan_clk__L9_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.266 | 
     | scan_clk__L10_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.293 | 
     | scan_clk__L11_I0                                   | A v -> Y v   | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.342 | 
     | scan_clk__L12_I0                                   | A v -> Y ^   | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.361 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.146 | 0.125 |   0.595 |    0.486 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | BUFX32M    | 0.043 | 0.062 |   0.657 |    0.548 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.085 | 0.148 |   0.806 |    0.697 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.085 | 0.000 |   0.806 |    0.697 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.148 | 
     | scan_clk__L3_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.193 | 
     | scan_clk__L4_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.241 | 
     | scan_clk__L5_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.290 | 
     | scan_clk__L6_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.337 | 
     | scan_clk__L7_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.385 | 
     | scan_clk__L8_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.433 | 
     | scan_clk__L9_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.484 | 
     | scan_clk__L10_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.512 | 
     | scan_clk__L11_I0                                   | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.560 | 
     | scan_clk__L12_I0                                   | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.579 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.146 | 0.125 |   0.595 |    0.705 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | BUFX32M    | 0.043 | 0.062 |   0.657 |    0.767 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   0.659 |    0.768 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.816
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.071 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.025 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.022 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.071 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.119 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.166 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.214 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.265 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.293 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.341 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.360 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.468 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.548 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.158 |   0.815 |    0.706 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.816 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.127 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.149 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.194 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.242 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.290 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.338 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.386 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.433 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.484 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.512 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.561 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.580 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.688 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.767 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.665 |    0.775 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.604
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  0.762
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.020 |   0.020 |   -0.090 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.019 |   0.039 |   -0.071 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.196 | 0.146 |   0.185 |    0.074 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.073 |   0.258 |    0.148 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^  | CLKBUFX1M  | 0.090 | 0.079 |   0.337 |    0.227 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v  | INVXLM     | 0.069 | 0.055 |   0.393 |    0.282 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^  | INVXLM     | 0.097 | 0.075 |   0.467 |    0.357 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v  | INVX2M     | 0.039 | 0.032 |   0.499 |    0.389 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^  | INVX4M     | 0.161 | 0.101 |   0.600 |    0.490 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.162 |   0.762 |    0.652 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.762 |    0.652 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.020 |   0.020 |    0.130 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.019 |   0.039 |    0.149 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.196 | 0.146 |   0.185 |    0.295 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.258 |    0.368 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.337 |    0.447 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.393 |    0.503 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.467 |    0.578 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.499 |    0.609 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.600 |    0.711 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.161 | 0.004 |   0.604 |    0.714 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.881
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.075 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.030 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.017 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.066 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.114 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.162 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.209 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.260 | 
     | scan_clk__L10_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.288 | 
     | scan_clk__L11_I0             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.336 | 
     | scan_clk__L12_I0             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.356 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.462 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.564 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.203 |   0.881 |    0.767 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.881 |    0.767 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.154 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.199 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.246 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.295 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.343 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.391 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.438 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.489 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.517 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.565 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.585 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.691 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.793 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.157 | 0.044 |   0.723 |    0.838 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.851
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.075 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.030 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.017 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.066 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.114 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.162 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.209 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.260 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.288 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.336 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.356 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.462 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.564 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.851 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.851 |    0.737 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.154 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.199 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.246 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.295 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.343 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.391 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.438 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.489 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.517 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.565 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.585 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.691 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.794 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.811 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.852
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.076 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.031 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.017 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.066 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.113 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.161 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.209 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.260 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.288 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.336 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.355 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.461 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.564 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.173 |   0.852 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.852 |    0.737 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.154 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.199 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.295 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.343 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.391 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.439 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.490 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.517 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.566 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.585 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.691 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.794 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.811 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.851
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.076 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.031 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.017 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.065 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.113 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.161 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.209 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.260 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.287 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.336 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.355 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.461 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.564 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.851 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.851 |    0.737 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.154 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.199 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.295 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.343 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.391 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.439 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.490 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.517 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.566 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.585 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.691 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.794 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.811 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.696
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.852
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.076 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.031 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.017 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.065 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.113 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.161 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.209 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.260 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.287 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.336 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.355 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.461 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.564 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.173 |   0.852 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.852 |    0.737 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.154 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.199 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.295 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.343 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.391 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.439 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.490 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.517 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.566 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.585 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.691 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.794 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.017 |   0.696 |    0.811 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.821
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.076 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.031 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.016 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.065 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.113 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.161 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.208 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.259 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.287 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.335 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.355 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.463 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.542 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.163 |   0.821 |    0.705 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.821 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.155 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.200 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.296 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.344 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.392 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.439 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.490 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.518 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.566 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.586 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.694 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.773 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.705
  Arrival Time                  0.821
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.077 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.032 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.016 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.065 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.112 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.160 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.208 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.259 | 
     | scan_clk__L10_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.287 | 
     | scan_clk__L11_I0                            | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.335 | 
     | scan_clk__L12_I0                            | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.354 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.462 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.542 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.164 |   0.821 |    0.705 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.821 |    0.705 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.155 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.200 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.248 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.296 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.344 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.392 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.440 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.491 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.518 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.567 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.586 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.694 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    0.773 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.291
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.334
  Arrival Time                  0.451
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.116 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |   -0.094 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.038 |   -0.078 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.028 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.131 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.204 |   0.451 |    0.334 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.037 | 0.000 |   0.451 |    0.334 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.017 | 0.022 |   0.022 |    0.138 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.038 |    0.155 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.144 |    0.261 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.247 |    0.363 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.158 | 0.044 |   0.291 |    0.407 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.611
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.651
  Arrival Time                  0.769
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.100 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.079 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.074 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.147 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^  | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.226 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v  | INVXLM     | 0.069 | 0.055 |   0.400 |    0.282 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^  | INVXLM     | 0.097 | 0.075 |   0.474 |    0.357 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v  | INVX2M     | 0.039 | 0.032 |   0.506 |    0.388 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^  | INVX4M     | 0.161 | 0.101 |   0.607 |    0.489 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.162 |   0.769 |    0.651 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.769 |    0.651 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.135 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.157 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.310 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.383 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.462 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.517 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.592 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.624 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.725 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.161 | 0.004 |   0.611 |    0.729 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.163
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.125 |       |   0.000 |   -0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.163 |   0.163 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.040 | 0.000 |   0.163 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.125 |       |   0.000 |    0.118 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |    0.122 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.125 | 0.004 |   0.004 |    0.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.708
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  0.879
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.102 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.080 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.035 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.013 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.061 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.109 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.157 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.205 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.256 | 
     | scan_clk__L10_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.283 | 
     | scan_clk__L11_I0             | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.332 | 
     | scan_clk__L12_I0             | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.351 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.457 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.561 | 
     | U0_RegFile/\regArr_reg[1][2] | CK ^ -> Q ^ | SDFFRHQX4M | 0.099 | 0.198 |   0.879 |    0.760 | 
     | U0_RegFile/\regArr_reg[1][3] | SI ^        | SDFFRHQX4M | 0.099 | 0.001 |   0.879 |    0.760 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.136 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.158 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.203 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.251 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.299 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.347 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.395 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.443 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.494 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.521 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.570 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.589 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.695 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.799 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^       | SDFFRHQX4M | 0.143 | 0.028 |   0.708 |    0.827 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[12][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  0.879
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.017 |   0.017 |   -0.102 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.015 | 0.022 |   0.039 |   -0.080 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.045 |   0.084 |   -0.035 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.013 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.109 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.157 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.204 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.255 | 
     | scan_clk__L10_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.283 | 
     | scan_clk__L11_I0              | A v -> Y v  | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.332 | 
     | scan_clk__L12_I0              | A v -> Y ^  | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.351 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.457 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.561 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.198 |   0.879 |    0.759 | 
     | U0_RegFile/\regArr_reg[12][1] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.879 |    0.760 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.158 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.204 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.251 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.300 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.348 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.395 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.443 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.494 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.522 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.570 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.589 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.696 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.800 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M  | 0.155 | 0.040 |   0.720 |    0.839 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.156
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.125 |       |   0.000 |   -0.120 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -0.116 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.080 | 0.155 |   0.155 |    0.036 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.080 | 0.000 |   0.156 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.125 |       |   0.000 |    0.120 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.122 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.125 | 0.002 |   0.002 |    0.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.164
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.125 |       |   0.000 |   -0.120 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -0.116 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.164 |   0.164 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.164 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.125 |       |   0.000 |    0.120 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |    0.124 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.125 | 0.004 |   0.004 |    0.124 | 
     +-------------------------------------------------------------------------------------------+ 

