[
	{
		"original_line": "         $finish;", 
		"bug_line": "         $finish",
		"error_description": "Missing semicolon at the end of the statement. VerilogA requires semicolons to terminate statements, and its absence creates a syntax error."
	},
	{
		"original_line": "parameter real vtrans = 1.4;", 
		"bug_line": "parameter real vtrans = 1.4",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as the next token 'parameter' becomes unexpected after the assignment."
	},
	{
		"original_line": "            $finish;", 
		"bug_line": "            $finish",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "@ (cross(V(vin2) - vtrans, -1)) logic2 = 0;", 
		"bug_line": "@ (cross(V(vin2) - vtrans, -1) logic2 = 0;",
		"error_description": "Missing closing parenthesis for the event control. The event control requires a closing parenthesis after the cross function call."
	},
	{
		"original_line": "           real vout_val;", 
		"bug_line": "           real vout_val",
		"error_description": "Missing semicolon at the end of variable declaration"
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing a syntax error as VerilogA requires semicolons to terminate port declarations."
	},
	{
		"original_line": "      logic2 = V(vin2) > vtrans;", 
		"bug_line": "      logic2 = V(vin2) > vtrans",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token '@' is unexpected without statement termination"
	},
	{
		"original_line": "parameter real tfall = 1u from (0:inf);", 
		"bug_line": "parameter real tfall = 1u from (0:inf;",
		"error_description": "Missing closing parenthesis ')' in the range expression (0:inf)"
	},
	{
		"original_line": "            $display("Range specification error.  vlogic_high = (%E) less than vlogic_low = (%E).\n", vlogic_high, vlogic_low );", 
		"bug_line": "            $display("Range specification error.  vlogic_high = (%E) less than vlogic_low = (%E).\n", vlogic_high, vlogic_low ;",
		"error_description": "Missing closing parenthesis for the $display function call. The line ends with a semicolon instead of the required ')', making it a syntax error due to unmatched parentheses."
	},
	{
		"original_line": "@ (cross(V(vin2) - vtrans, 1))  logic2 = 1;", 
		"bug_line": "@ (cross(V(vin2) - vtrans 1))  logic2 = 1;",
		"error_description": "Missing comma between function arguments in cross() call. The comma separating the expression and direction parameter is absent, causing invalid syntax for the two-argument function."
	},
	{
		"original_line": "              logic1 = V(vin1) > vtrans;", 
		"bug_line": "              logic1 = V(vin1) vtrans;",
		"error_description": "Missing operator between 'V(vin1)' and 'vtrans'. Adjacent expressions without an operator is invalid syntax."
	},
	{
		"original_line": "            $display("Inconsistent $threshold specification w/logic family.\n");", 
		"bug_line": "            $display("Inconsistent $threshold specification w/logic family.\n);",
		"error_description": "Unterminated string literal due to missing closing double quote after escape sequence"
	},
	{
		"original_line": "vout_val = (!(logic1 || logic2)) ? vlogic_high : vlogic_low;", 
		"bug_line": "vout_val = (!(logic1 || logic2)) ? vlogic_high vlogic_low;",
		"error_description": "Missing colon in ternary operator, which violates VerilogA syntax requiring three operands separated by '?' and ':' for conditional expressions."
	},
	{
		"original_line": "input vin1, vin2;", 
		"bug_line": "input vin1 vin2;",
		"error_description": "Missing comma between port identifiers in module port declaration. Verilog-A requires commas to separate multiple port identifiers in declaration lists."
	},
	{
		"original_line": "module nor_gate(vin1, vin2, vout);", 
		"bug_line": "module nor_gate(vin1, vin2, vout;",
		"error_description": "Missing closing parenthesis for port list. The unclosed '(' causes syntax error as the port list parentheses must be balanced."
	},
	{
		"original_line": "parameter real trise = 1u from (0:inf);", 
		"bug_line": "parameter real trise = 1u from (0:inf;",
		"error_description": "Missing closing parenthesis ')' for the range specification"
	},
	{
		"original_line": "   integer logic1, logic2;", 
		"bug_line": "   integer logic1 logic2;",
		"error_description": "Missing comma between variable declarations. VerilogA requires commas to separate multiple variables in a single declaration statement."
	},
	{
		"original_line": "            $finish;", 
		"bug_line": "            $finish",
		"error_description": "Missing semicolon at the end of the $finish system task statement. VerilogA requires all statements to be properly terminated with semicolons."
	},
	{
		"original_line": "              logic2 = V(vin2) > vtrans;", 
		"bug_line": "              logic2 = V(vin2) > vtrans",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "parameter real vlogic_high = 5;", 
		"bug_line": "parameter real vlogic_high = 5",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	}
]