module shifter (
    input alufn[7],  // ALU Function Input
    input a[16],
    input b[16],
    output out[16]   // 16-bit output
  ) {

  always {
    case(alufn[1:0]){
      b00:           // SHL
        out = a << b[3:0];
      b01:           // SHR
        out = a >> b[3:0];
      b11:           // SRA
        out = $signed(a) >>> b[3:0]; 
      default:
        out = a;    
    }
  }
}
