{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "src/seg_test.v" "Div0" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1726820933274 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1726820933274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1726820933493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1726820933493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1726820933493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1726820933493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1726820933493 ""}  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1726820933493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1726820933602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1726820933602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1726820933696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1726820933696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1726820933822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1726820933822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1726820934025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1726820934025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1726820934150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1726820934150 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1726820934696 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart_seg.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/uart_seg.v" 43 -1 0 } } { "src/uart_rx.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/uart_rx.v" 15 -1 0 } } { "src/uart_rx.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/uart_rx.v" 14 -1 0 } } { "src/uart_rx.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/uart_rx.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1726820934728 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1726820934728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[0\] GND " "Pin \"seg_data_0\[0\]\" is stuck at GND" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[1\] GND " "Pin \"seg_data_0\[1\]\" is stuck at GND" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[2\] GND " "Pin \"seg_data_0\[2\]\" is stuck at GND" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[3\] GND " "Pin \"seg_data_0\[3\]\" is stuck at GND" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[4\] VCC " "Pin \"seg_data_0\[4\]\" is stuck at VCC" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[5\] VCC " "Pin \"seg_data_0\[5\]\" is stuck at VCC" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data_0\[6\] VCC " "Pin \"seg_data_0\[6\]\" is stuck at VCC" {  } { { "src/seg_test.v" "" { Text "C:/Verilog/quartus/uart_seg/doc/05_seg_test(1)(1)/05_seg_test/src/seg_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1726820935119 "|seg_test|seg_data_0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1726820935119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1726820935197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1561 " "Implemented 1561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1726820936089 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1726820936089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1502 " "Implemented 1502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1726820936089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1726820936089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1726820936136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:28:56 2024 " "Processing ended: Fri Sep 20 16:28:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1726820936136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1726820936136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1726820936136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1726820936136 ""}
