# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5_1_2.srcs/sources_1/new/sr_latch_gated.v" \
"../../../../lab5_1_2.srcs/sources_1/new/sr_latch_gated_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
