static T_1 F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\nif ( ! F_2 () )\r\nreturn 0 ;\r\nif ( ! ( F_3 () & V_2 ) )\r\nreturn 0 ;\r\nV_1 = F_4 () ;\r\nif ( V_1 & V_3 )\r\nreturn V_1 & V_4 ;\r\nV_1 = F_5 () ;\r\nF_6 ( V_1 | V_3 ) ;\r\nreturn V_1 ;\r\n}\r\nint F_7 ( void )\r\n{\r\nT_1 V_5 ;\r\nunsigned V_6 ;\r\nF_8 (cpu)\r\nF_9 ( & F_10 ( V_7 , V_6 ) ) ;\r\nV_5 = F_1 () ;\r\nif ( ! V_5 )\r\nreturn - V_8 ;\r\nV_9 = F_11 ( V_5 , 0x8000 ) ;\r\nif ( ! V_9 )\r\nreturn - V_10 ;\r\nreturn 0 ;\r\n}\r\nvoid F_12 ( unsigned int V_11 )\r\n{\r\nunsigned V_12 ;\r\nF_13 () ;\r\nV_12 = V_13 . V_11 ;\r\nF_14 ( & F_10 ( V_7 , V_12 ) ,\r\nF_10 ( V_14 , V_12 ) ) ;\r\nF_15 ( V_11 << V_15 ) ;\r\nF_16 () ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nunsigned V_12 = V_13 . V_11 ;\r\nF_18 ( & F_10 ( V_7 , V_12 ) ,\r\nF_10 ( V_14 , V_12 ) ) ;\r\nF_19 () ;\r\n}
