// Seed: 1510445908
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3
);
  logic [7:0][-1 : -1 'h0] id_5;
  assign id_3 = -1'b0;
  assign id_5[1 :-1] = id_0;
endmodule
module module_1 (
    input tri id_0,
    inout tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4[-1 : -1],
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    input wand id_13
);
  assign id_1 = id_0;
  localparam id_15 = 1;
  integer id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = id_3;
endmodule
