

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jun 30 19:22:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_1_puf_2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.205|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  437537|  437537|  437537|  437537|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  437536|  437536|       226|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     218|     218|        11|          8|          1|    27|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    571|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    310|    -|
|Register         |        -|      -|     324|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      7|     777|   1851|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_5fYi_U5  |conv_mac_muladd_5fYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U     |conv_conv_bias     |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_U  |conv_conv_weights  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  32|   8|    0|   880|   64|     2|        28160|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_351_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln13_1_fu_816_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln20_1_fu_484_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln20_fu_548_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln23_1_fu_790_p2     |     +    |      0|  0|  13|           1|           4|
    |add_ln26_fu_800_p2       |     +    |      0|  0|  12|           2|           3|
    |add_ln28_1_fu_611_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_2_fu_647_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln28_4_fu_707_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_5_fu_721_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_6_fu_731_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_7_fu_760_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_8_fu_774_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_9_fu_779_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_473_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln37_1_fu_458_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_407_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_811_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_357_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_575_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_490_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln28_1_fu_641_p2     |     -    |      0|  0|  71|          64|          64|
    |sub_ln28_2_fu_689_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln28_fu_534_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln20_fu_569_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln36_fu_865_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_401_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_345_p2      |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln13_fu_363_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln16_fu_395_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln20_fu_478_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln23_fu_496_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_563_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln36_1_fu_853_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln36_fu_847_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln23_fu_581_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_742_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln36_fu_859_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln37_fu_413_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_822_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln20_1_fu_510_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln20_2_fu_652_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln20_fu_502_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln23_1_fu_599_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln23_2_fu_659_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln23_3_fu_805_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln23_fu_587_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln37_1_fu_377_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln37_2_fu_419_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln37_3_fu_427_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln37_fu_369_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln20_fu_557_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln37_fu_389_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 571|         292|         304|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_0_phi_fu_309_p4            |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten21_phi_fu_253_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_275_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_286_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_264_p4              |   9|          2|    2|          4|
    |c_0_reg_227                                |   9|          2|    4|          8|
    |ch_0_0_reg_305                             |   9|          2|    3|          6|
    |conv_weights_address0                      |  15|          3|   10|         30|
    |f_0_reg_238                                |   9|          2|    5|         10|
    |grp_fu_316_p0                              |  21|          4|   32|        128|
    |grp_fu_316_p1                              |  21|          4|   32|        128|
    |grp_fu_322_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_249                   |   9|          2|    5|         10|
    |indvar_flatten29_reg_215                   |   9|          2|    9|         18|
    |indvar_flatten43_reg_193                   |   9|          2|   11|         22|
    |indvar_flatten_reg_271                     |   9|          2|    4|          8|
    |r_0_reg_204                                |   9|          2|    4|          8|
    |w_sum_2_0_reg_293                          |   9|          2|   32|         64|
    |wc_0_reg_282                               |   9|          2|    2|          4|
    |wr_0_reg_260                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 310|         65|  205|        595|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_903                 |  11|   0|   11|          0|
    |add_ln20_1_reg_952               |   5|   0|    5|          0|
    |add_ln23_1_reg_997               |   4|   0|    4|          0|
    |add_ln26_reg_1027                |   3|   0|    3|          0|
    |add_ln28_8_reg_987               |  11|   0|   11|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_227                      |   4|   0|    4|          0|
    |ch_0_0_reg_305                   |   3|   0|    3|          0|
    |conv_out_addr_reg_943            |  11|   0|   11|          0|
    |f_0_reg_238                      |   5|   0|    5|          0|
    |f_reg_1047                       |   5|   0|    5|          0|
    |icmp_ln13_reg_908                |   1|   0|    1|          0|
    |icmp_ln20_reg_948                |   1|   0|    1|          0|
    |icmp_ln20_reg_948_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln23_reg_957                |   1|   0|    1|          0|
    |indvar_flatten21_reg_249         |   5|   0|    5|          0|
    |indvar_flatten29_reg_215         |   9|   0|    9|          0|
    |indvar_flatten43_reg_193         |  11|   0|   11|          0|
    |indvar_flatten_reg_271           |   4|   0|    4|          0|
    |input_load_1_reg_1012            |  32|   0|   32|          0|
    |r_0_reg_204                      |   4|   0|    4|          0|
    |reg_339                          |  32|   0|   32|          0|
    |select_ln13_reg_1052             |   9|   0|    9|          0|
    |select_ln20_1_reg_962            |   2|   0|    2|          0|
    |select_ln23_1_reg_972            |   2|   0|    2|          0|
    |select_ln23_3_reg_1032           |   4|   0|    4|          0|
    |select_ln23_reg_967              |   3|   0|    3|          0|
    |select_ln37_1_reg_913            |   4|   0|    4|          0|
    |select_ln37_2_reg_919            |   5|   0|    5|          0|
    |select_ln37_3_reg_924            |   4|   0|    4|          0|
    |tmp_1_1_reg_1022                 |  32|   0|   32|          0|
    |tmp_s_reg_1017                   |  32|   0|   32|          0|
    |w_sum_2_0_reg_293                |  32|   0|   32|          0|
    |wc_0_reg_282                     |   2|   0|    2|          0|
    |wr_0_reg_260                     |   2|   0|    2|          0|
    |zext_ln28_reg_932                |   5|   0|   64|         59|
    |zext_ln37_2_reg_937              |   5|   0|   11|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 324|   0|  389|         65|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 8, D = 11, States = { 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 14 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln10, %Filter2_Loop_end ]" [conv/conv.cpp:10]   --->   Operation 24 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [conv/conv.cpp:37]   --->   Operation 25 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln13, %Filter2_Loop_end ]" [conv/conv.cpp:13]   --->   Operation 26 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_3, %Filter2_Loop_end ]" [conv/conv.cpp:37]   --->   Operation 27 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 28 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.88ns)   --->   "%icmp_ln10 = icmp eq i11 %indvar_flatten43, -112" [conv/conv.cpp:10]   --->   Operation 29 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %indvar_flatten43, 1" [conv/conv.cpp:10]   --->   Operation 30 'add' 'add_ln10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Filter2_Loop_begin" [conv/conv.cpp:10]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:10]   --->   Operation 32 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 34 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %indvar_flatten29, 176" [conv/conv.cpp:13]   --->   Operation 35 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln13, i4 0, i4 %c_0" [conv/conv.cpp:37]   --->   Operation 36 'select' 'select_ln37' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln13, i4 %r, i4 %r_0" [conv/conv.cpp:37]   --->   Operation 37 'select' 'select_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_1 to i8" [conv/conv.cpp:37]   --->   Operation 38 'zext' 'zext_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.36ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37 = mul i8 %zext_ln37, 11" [conv/conv.cpp:37]   --->   Operation 39 'mul' 'mul_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln13, true" [conv/conv.cpp:37]   --->   Operation 40 'xor' 'xor_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %f_0, -16" [conv/conv.cpp:16]   --->   Operation 41 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln16, %xor_ln37" [conv/conv.cpp:37]   --->   Operation 42 'and' 'and_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln37, 1" [conv/conv.cpp:13]   --->   Operation 43 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln13" [conv/conv.cpp:37]   --->   Operation 45 'or' 'or_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %or_ln37, i5 0, i5 %f_0" [conv/conv.cpp:37]   --->   Operation 46 'select' 'select_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.02ns)   --->   "%select_ln37_3 = select i1 %and_ln37, i4 %c, i4 %select_ln37" [conv/conv.cpp:37]   --->   Operation 47 'select' 'select_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %select_ln37_3 to i8" [conv/conv.cpp:37]   --->   Operation 48 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37 = add i8 %zext_ln37_1, %mul_ln37" [conv/conv.cpp:37]   --->   Operation 49 'add' 'add_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln37, i4 0)" [conv/conv.cpp:13]   --->   Operation 50 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:17]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:17]   --->   Operation 52 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln37_2 to i64" [conv/conv.cpp:28]   --->   Operation 53 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i5 %select_ln37_2 to i11" [conv/conv.cpp:37]   --->   Operation 54 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i5 %select_ln37_2 to i12" [conv/conv.cpp:37]   --->   Operation 55 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %zext_ln37_3, %tmp_2_cast" [conv/conv.cpp:37]   --->   Operation 56 'add' 'add_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i12 %add_ln37_1 to i64" [conv/conv.cpp:37]   --->   Operation 57 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln37_4" [conv/conv.cpp:37]   --->   Operation 58 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:20]   --->   Operation 59 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:43]   --->   Operation 60 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 17.2>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i5 [ 0, %Filter2_Loop_begin ], [ %add_ln20_1, %Filter1_Loop ]" [conv/conv.cpp:20]   --->   Operation 61 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln20_1, %Filter1_Loop ]" [conv/conv.cpp:20]   --->   Operation 62 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter2_Loop_begin ], [ %select_ln23_3, %Filter1_Loop ]" [conv/conv.cpp:23]   --->   Operation 63 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln23_1, %Filter1_Loop ]" [conv/conv.cpp:23]   --->   Operation 64 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_1, %Filter1_Loop ]" [conv/conv.cpp:28]   --->   Operation 65 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %add_ln26, %Filter1_Loop ]" [conv/conv.cpp:26]   --->   Operation 66 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %wc_0 to i4" [conv/conv.cpp:23]   --->   Operation 67 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %select_ln37_3, %zext_ln23" [conv/conv.cpp:28]   --->   Operation 68 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %indvar_flatten21, -5" [conv/conv.cpp:20]   --->   Operation 69 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i5 %indvar_flatten21, 1" [conv/conv.cpp:20]   --->   Operation 70 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Filter2_Loop_end, label %Filter1_Loop" [conv/conv.cpp:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.56ns)   --->   "%wr = add i2 1, %wr_0" [conv/conv.cpp:20]   --->   Operation 72 'add' 'wr' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %indvar_flatten, -7" [conv/conv.cpp:23]   --->   Operation 73 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln23, i2 0, i2 %wc_0" [conv/conv.cpp:20]   --->   Operation 74 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln23, i2 %wr, i2 %wr_0" [conv/conv.cpp:20]   --->   Operation 75 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln20_1 to i5" [conv/conv.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln20_1, i2 0)" [conv/conv.cpp:28]   --->   Operation 77 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %tmp_4 to i5" [conv/conv.cpp:28]   --->   Operation 78 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%sub_ln28 = sub i5 %zext_ln28_2, %zext_ln28_1" [conv/conv.cpp:28]   --->   Operation 79 'sub' 'sub_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i5 %sub_ln28 to i6" [conv/conv.cpp:28]   --->   Operation 80 'sext' 'sext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %select_ln20_1 to i4" [conv/conv.cpp:20]   --->   Operation 81 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %zext_ln20, %select_ln37_1" [conv/conv.cpp:20]   --->   Operation 82 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln20 to i8" [conv/conv.cpp:28]   --->   Operation 83 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28 = mul i8 13, %zext_ln28_3" [conv/conv.cpp:28]   --->   Operation 84 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln20)   --->   "%xor_ln20 = xor i1 %icmp_ln23, true" [conv/conv.cpp:20]   --->   Operation 85 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:26]   --->   Operation 86 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln20 = and i1 %icmp_ln26, %xor_ln20" [conv/conv.cpp:20]   --->   Operation 87 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln20" [conv/conv.cpp:23]   --->   Operation 88 'add' 'wc' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%or_ln23 = or i1 %and_ln20, %icmp_ln23" [conv/conv.cpp:23]   --->   Operation 89 'or' 'or_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %or_ln23, i3 0, i3 %ch_0_0" [conv/conv.cpp:23]   --->   Operation 90 'select' 'select_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %wc to i4" [conv/conv.cpp:23]   --->   Operation 91 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.99ns)   --->   "%select_ln23_1 = select i1 %and_ln20, i2 %wc, i2 %select_ln20" [conv/conv.cpp:23]   --->   Operation 92 'select' 'select_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %select_ln23_1 to i6" [conv/conv.cpp:23]   --->   Operation 93 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln28_1 = add i6 %sext_ln28, %zext_ln23_2" [conv/conv.cpp:28]   --->   Operation 94 'add' 'add_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln28_1, i3 0)" [conv/conv.cpp:28]   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i9 %tmp_1 to i64" [conv/conv.cpp:28]   --->   Operation 96 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln28_1, i1 false)" [conv/conv.cpp:28]   --->   Operation 97 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i7 %tmp_2 to i64" [conv/conv.cpp:28]   --->   Operation 98 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%sub_ln28_1 = sub i64 %sext_ln28_1, %sext_ln28_2" [conv/conv.cpp:28]   --->   Operation 99 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i4 %zext_ln23_1, %select_ln37_3" [conv/conv.cpp:28]   --->   Operation 100 'add' 'add_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_2)   --->   "%select_ln20_2 = select i1 %icmp_ln23, i4 %select_ln37_3, i4 %add_ln28" [conv/conv.cpp:20]   --->   Operation 101 'select' 'select_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln23_2 = select i1 %and_ln20, i4 %add_ln28_2, i4 %select_ln20_2" [conv/conv.cpp:23]   --->   Operation 102 'select' 'select_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %select_ln23_2 to i8" [conv/conv.cpp:28]   --->   Operation 103 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28_3 = add i8 %mul_ln28, %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 104 'add' 'add_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln28_3, i3 0)" [conv/conv.cpp:28]   --->   Operation 105 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln28_3, i1 false)" [conv/conv.cpp:28]   --->   Operation 106 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i9 %tmp_5 to i11" [conv/conv.cpp:28]   --->   Operation 107 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.63ns)   --->   "%sub_ln28_2 = sub i11 %p_shl_cast, %zext_ln28_5" [conv/conv.cpp:28]   --->   Operation 108 'sub' 'sub_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i3 %select_ln23 to i11" [conv/conv.cpp:28]   --->   Operation 109 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i3 %select_ln23 to i7" [conv/conv.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %sub_ln28_1 to i7" [conv/conv.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln28_4 = add i7 %trunc_ln28, %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 112 'add' 'add_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln28_4, i4 0)" [conv/conv.cpp:28]   --->   Operation 113 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln28_5 = add i11 %tmp_12_cast, %zext_ln37_2" [conv/conv.cpp:28]   --->   Operation 114 'add' 'add_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i11 %add_ln28_5 to i64" [conv/conv.cpp:28]   --->   Operation 115 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 116 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.63ns)   --->   "%add_ln28_6 = add i11 %sub_ln28_2, %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 117 'add' 'add_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i11 %add_ln28_6 to i64" [conv/conv.cpp:28]   --->   Operation 118 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln28_9" [conv/conv.cpp:28]   --->   Operation 119 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:28]   --->   Operation 120 'load' 'conv_weights_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:28]   --->   Operation 121 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln26 = or i3 %select_ln23, 1" [conv/conv.cpp:26]   --->   Operation 122 'or' 'or_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i3 %or_ln26 to i11" [conv/conv.cpp:28]   --->   Operation 123 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i3 %or_ln26 to i7" [conv/conv.cpp:28]   --->   Operation 124 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i64 %sub_ln28_1 to i7" [conv/conv.cpp:28]   --->   Operation 125 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.87ns)   --->   "%add_ln28_7 = add i7 %trunc_ln28_1, %zext_ln28_11" [conv/conv.cpp:28]   --->   Operation 126 'add' 'add_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln28_7, i4 0)" [conv/conv.cpp:28]   --->   Operation 127 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln28_8 = add i11 %tmp_14_cast, %zext_ln37_2" [conv/conv.cpp:28]   --->   Operation 128 'add' 'add_ln28_8' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln28_9 = add i11 %sub_ln28_2, %zext_ln28_10" [conv/conv.cpp:28]   --->   Operation 129 'add' 'add_ln28_9' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i11 %add_ln28_9 to i64" [conv/conv.cpp:28]   --->   Operation 130 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln28_13" [conv/conv.cpp:28]   --->   Operation 131 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 132 'load' 'input_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln23_1 = add i4 1, %indvar_flatten" [conv/conv.cpp:23]   --->   Operation 133 'add' 'add_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:28]   --->   Operation 134 'load' 'conv_weights_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:28]   --->   Operation 135 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 136 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:28]   --->   Operation 136 'fmul' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i11 %add_ln28_8 to i64" [conv/conv.cpp:28]   --->   Operation 137 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%conv_weights_addr_1 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln28_12" [conv/conv.cpp:28]   --->   Operation 138 'getelementptr' 'conv_weights_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 139 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 140 'load' 'input_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 141 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:28]   --->   Operation 141 'fmul' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 142 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 143 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:28]   --->   Operation 143 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 144 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 144 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:28]   --->   Operation 145 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 146 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 146 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 147 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 147 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 148 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 148 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 149 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 149 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 2, %select_ln23" [conv/conv.cpp:26]   --->   Operation 150 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (1.02ns)   --->   "%select_ln23_3 = select i1 %icmp_ln23, i4 1, i4 %add_ln23_1" [conv/conv.cpp:23]   --->   Operation 151 'select' 'select_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 152 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 152 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 153 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 153 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 154 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27) nounwind"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 156 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv/conv.cpp:27]   --->   Operation 157 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [conv/conv.cpp:27]   --->   Operation 158 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv/conv.cpp:28]   --->   Operation 159 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv/conv.cpp:29]   --->   Operation 160 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 161 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 161 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:26]   --->   Operation 162 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 3.25>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln28" [conv/conv.cpp:33]   --->   Operation 163 'getelementptr' 'conv_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 164 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 165 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln37_2" [conv/conv.cpp:16]   --->   Operation 165 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 1, %indvar_flatten29" [conv/conv.cpp:13]   --->   Operation 166 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.96ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i9 1, i9 %add_ln13_1" [conv/conv.cpp:13]   --->   Operation 167 'select' 'select_ln13' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 4> <Delay = 13.7>
ST_15 : Operation 168 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 168 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_15 : Operation 169 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 169 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 10.5>
ST_16 : Operation 170 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 170 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 10.5>
ST_17 : Operation 171 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 171 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 15.9>
ST_18 : Operation 172 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 172 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 173 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 9.66>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast float %w_sum to i32" [conv/conv.cpp:36]   --->   Operation 174 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln36, i32 23, i32 30)" [conv/conv.cpp:36]   --->   Operation 175 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36 to i23" [conv/conv.cpp:36]   --->   Operation 176 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln36 = icmp ne i8 %tmp, -1" [conv/conv.cpp:36]   --->   Operation 177 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (2.44ns)   --->   "%icmp_ln36_1 = icmp eq i23 %trunc_ln36, 0" [conv/conv.cpp:36]   --->   Operation 178 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln36 = or i1 %icmp_ln36_1, %icmp_ln36" [conv/conv.cpp:36]   --->   Operation 179 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 180 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln36 = and i1 %or_ln36, %tmp_7" [conv/conv.cpp:36]   --->   Operation 181 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln36, float %w_sum, float 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 182 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:37]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:40]   --->   Operation 184 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:16]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000]
br_ln10             (br               ) [ 01111111111111111111]
indvar_flatten43    (phi              ) [ 00100000000000000000]
r_0                 (phi              ) [ 00100000000000000000]
indvar_flatten29    (phi              ) [ 00111111111111100000]
c_0                 (phi              ) [ 00100000000000000000]
f_0                 (phi              ) [ 00100000000000000000]
icmp_ln10           (icmp             ) [ 00111111111111111111]
add_ln10            (add              ) [ 01111111111111111111]
br_ln10             (br               ) [ 00000000000000000000]
r                   (add              ) [ 00000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty_6             (speclooptripcount) [ 00000000000000000000]
icmp_ln13           (icmp             ) [ 00011111111111100000]
select_ln37         (select           ) [ 00000000000000000000]
select_ln37_1       (select           ) [ 01111111111111111111]
zext_ln37           (zext             ) [ 00000000000000000000]
mul_ln37            (mul              ) [ 00000000000000000000]
xor_ln37            (xor              ) [ 00000000000000000000]
icmp_ln16           (icmp             ) [ 00000000000000000000]
and_ln37            (and              ) [ 00000000000000000000]
c                   (add              ) [ 00000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
or_ln37             (or               ) [ 00000000000000000000]
select_ln37_2       (select           ) [ 00011111111111100000]
select_ln37_3       (select           ) [ 01111111111111111111]
zext_ln37_1         (zext             ) [ 00000000000000000000]
add_ln37            (add              ) [ 00000000000000000000]
tmp_2_cast          (bitconcatenate   ) [ 00000000000000000000]
specloopname_ln17   (specloopname     ) [ 00000000000000000000]
tmp_3               (specregionbegin  ) [ 00011111111111111111]
zext_ln28           (zext             ) [ 00011111111111100000]
zext_ln37_2         (zext             ) [ 00011111111111000000]
zext_ln37_3         (zext             ) [ 00000000000000000000]
add_ln37_1          (add              ) [ 00000000000000000000]
zext_ln37_4         (zext             ) [ 00000000000000000000]
conv_out_addr       (getelementptr    ) [ 00011111111111111111]
br_ln20             (br               ) [ 00111111111111111111]
ret_ln43            (ret              ) [ 00000000000000000000]
indvar_flatten21    (phi              ) [ 00010000000000000000]
wr_0                (phi              ) [ 00010000000000000000]
indvar_flatten      (phi              ) [ 00010000000000000000]
wc_0                (phi              ) [ 00010000000000000000]
w_sum_2_0           (phi              ) [ 00011111110000111110]
ch_0_0              (phi              ) [ 00010000000000000000]
zext_ln23           (zext             ) [ 00000000000000000000]
add_ln28            (add              ) [ 00000000000000000000]
icmp_ln20           (icmp             ) [ 00111111111111111111]
add_ln20_1          (add              ) [ 00111111111111111111]
br_ln20             (br               ) [ 00000000000000000000]
wr                  (add              ) [ 00000000000000000000]
icmp_ln23           (icmp             ) [ 00001111111000000000]
select_ln20         (select           ) [ 00000000000000000000]
select_ln20_1       (select           ) [ 00111111111111111111]
zext_ln28_1         (zext             ) [ 00000000000000000000]
tmp_4               (bitconcatenate   ) [ 00000000000000000000]
zext_ln28_2         (zext             ) [ 00000000000000000000]
sub_ln28            (sub              ) [ 00000000000000000000]
sext_ln28           (sext             ) [ 00000000000000000000]
zext_ln20           (zext             ) [ 00000000000000000000]
add_ln20            (add              ) [ 00000000000000000000]
zext_ln28_3         (zext             ) [ 00000000000000000000]
mul_ln28            (mul              ) [ 00000000000000000000]
xor_ln20            (xor              ) [ 00000000000000000000]
icmp_ln26           (icmp             ) [ 00000000000000000000]
and_ln20            (and              ) [ 00000000000000000000]
wc                  (add              ) [ 00000000000000000000]
or_ln23             (or               ) [ 00000000000000000000]
select_ln23         (select           ) [ 00001111111000000000]
zext_ln23_1         (zext             ) [ 00000000000000000000]
select_ln23_1       (select           ) [ 00111111111111111111]
zext_ln23_2         (zext             ) [ 00000000000000000000]
add_ln28_1          (add              ) [ 00000000000000000000]
tmp_1               (bitconcatenate   ) [ 00000000000000000000]
sext_ln28_1         (sext             ) [ 00000000000000000000]
tmp_2               (bitconcatenate   ) [ 00000000000000000000]
sext_ln28_2         (sext             ) [ 00000000000000000000]
sub_ln28_1          (sub              ) [ 00000000000000000000]
add_ln28_2          (add              ) [ 00000000000000000000]
select_ln20_2       (select           ) [ 00000000000000000000]
select_ln23_2       (select           ) [ 00000000000000000000]
zext_ln28_4         (zext             ) [ 00000000000000000000]
add_ln28_3          (add              ) [ 00000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 00000000000000000000]
tmp_5               (bitconcatenate   ) [ 00000000000000000000]
zext_ln28_5         (zext             ) [ 00000000000000000000]
sub_ln28_2          (sub              ) [ 00000000000000000000]
zext_ln28_6         (zext             ) [ 00000000000000000000]
zext_ln28_7         (zext             ) [ 00000000000000000000]
trunc_ln28          (trunc            ) [ 00000000000000000000]
add_ln28_4          (add              ) [ 00000000000000000000]
tmp_12_cast         (bitconcatenate   ) [ 00000000000000000000]
add_ln28_5          (add              ) [ 00000000000000000000]
zext_ln28_8         (zext             ) [ 00000000000000000000]
conv_weights_addr   (getelementptr    ) [ 00001000000000000000]
add_ln28_6          (add              ) [ 00000000000000000000]
zext_ln28_9         (zext             ) [ 00000000000000000000]
input_addr          (getelementptr    ) [ 00001000000000000000]
or_ln26             (or               ) [ 00000000000000000000]
zext_ln28_10        (zext             ) [ 00000000000000000000]
zext_ln28_11        (zext             ) [ 00000000000000000000]
trunc_ln28_1        (trunc            ) [ 00000000000000000000]
add_ln28_7          (add              ) [ 00000000000000000000]
tmp_14_cast         (bitconcatenate   ) [ 00000000000000000000]
add_ln28_8          (add              ) [ 00001000000000000000]
add_ln28_9          (add              ) [ 00000000000000000000]
zext_ln28_13        (zext             ) [ 00000000000000000000]
input_addr_1        (getelementptr    ) [ 00001000000000000000]
add_ln23_1          (add              ) [ 00001111111000000000]
conv_weights_load   (load             ) [ 00000100000000000000]
input_load          (load             ) [ 00000100000000000000]
zext_ln28_12        (zext             ) [ 00000000000000000000]
conv_weights_addr_1 (getelementptr    ) [ 00000100000000000000]
input_load_1        (load             ) [ 00000110000000000000]
tmp_s               (fmul             ) [ 00000011110000000000]
conv_weights_load_1 (load             ) [ 00000010000000000000]
tmp_1_1             (fmul             ) [ 00011101111111000000]
w_sum_3             (fadd             ) [ 00011100001111000000]
add_ln26            (add              ) [ 00111100000111111111]
select_ln23_3       (select           ) [ 00111100000111111111]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
specloopname_ln27   (specloopname     ) [ 00000000000000000000]
tmp_6               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln28   (specpipeline     ) [ 00000000000000000000]
empty_4             (specregionend    ) [ 00000000000000000000]
w_sum_3_1           (fadd             ) [ 00111111111111111111]
br_ln26             (br               ) [ 00111111111111111111]
conv_bias_addr      (getelementptr    ) [ 00000000000000010000]
f                   (add              ) [ 01100000000000011111]
add_ln13_1          (add              ) [ 00000000000000000000]
select_ln13         (select           ) [ 01100000000000011111]
conv_bias_load      (load             ) [ 00000000000000001110]
w_sum               (fadd             ) [ 00000000000000000001]
bitcast_ln36        (bitcast          ) [ 00000000000000000000]
tmp                 (partselect       ) [ 00000000000000000000]
trunc_ln36          (trunc            ) [ 00000000000000000000]
icmp_ln36           (icmp             ) [ 00000000000000000000]
icmp_ln36_1         (icmp             ) [ 00000000000000000000]
or_ln36             (or               ) [ 00000000000000000000]
tmp_7               (fcmp             ) [ 00000000000000000000]
and_ln36            (and              ) [ 00000000000000000000]
w_sum_1             (select           ) [ 00000000000000000000]
store_ln37          (store            ) [ 00000000000000000000]
empty_5             (specregionend    ) [ 00000000000000000000]
br_ln16             (br               ) [ 01111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="conv_out_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv_weights_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/3 conv_weights_load_1/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
<pin id="165" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="conv_weights_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv_bias_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="2"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/14 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln37_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="7"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/19 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_flatten43_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten43_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="r_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="r_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten29_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten29_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="9" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="c_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="c_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="f_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="f_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="5" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten21_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten21_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="wr_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="wr_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="indvar_flatten_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="wc_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="1"/>
<pin id="284" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="wc_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="2" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="w_sum_2_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="w_sum_2_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="ch_0_0_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="ch_0_0_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="3" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_1/10 w_sum/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/18 "/>
</bind>
</comp>

<comp id="334" class="1005" name="reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load conv_weights_load_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="r_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln13_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln37_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln37_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln37_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln37_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln16_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln37_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="c_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln37_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln37_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln37_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln37_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_2_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln28_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln37_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln37_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln37_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="12" slack="0"/>
<pin id="461" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln37_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln23_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln28_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln20_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln20_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="wr_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln23_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln20_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="0" index="2" bw="2" slack="0"/>
<pin id="506" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln20_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="0" index="2" bw="2" slack="0"/>
<pin id="514" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln28_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln28_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln28_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln28_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln20_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln20_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="1"/>
<pin id="551" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln28_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="xor_ln20_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln26_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln20_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="wc_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln23_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln23_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="3" slack="0"/>
<pin id="590" dir="0" index="2" bw="3" slack="0"/>
<pin id="591" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln23_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln23_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="0" index="2" bw="2" slack="0"/>
<pin id="603" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln23_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln28_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln28_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="6" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln28_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln28_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_1/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln28_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="1"/>
<pin id="650" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln20_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="1"/>
<pin id="655" dir="0" index="2" bw="4" slack="0"/>
<pin id="656" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln23_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln28_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_shl_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_5_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln28_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln28_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_2/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln28_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln28_7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln28_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln28_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_12_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="7" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln28_5_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="1"/>
<pin id="724" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln28_8_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln28_6_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln28_9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln26_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="0" index="1" bw="3" slack="0"/>
<pin id="745" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln28_10_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln28_11_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln28_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln28_7_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="0"/>
<pin id="762" dir="0" index="1" bw="3" slack="0"/>
<pin id="763" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_14_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="7" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln28_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="0"/>
<pin id="776" dir="0" index="1" bw="5" slack="1"/>
<pin id="777" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln28_9_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="0" index="1" bw="3" slack="0"/>
<pin id="782" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln28_13_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln23_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="1" index="2" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln28_12_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln26_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="0"/>
<pin id="802" dir="0" index="1" bw="3" slack="7"/>
<pin id="803" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="select_ln23_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="7"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="0" index="2" bw="4" slack="7"/>
<pin id="809" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_3/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="f_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="5" slack="2"/>
<pin id="814" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/14 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln13_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="9" slack="2"/>
<pin id="819" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln13_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="2"/>
<pin id="824" dir="0" index="1" bw="9" slack="0"/>
<pin id="825" dir="0" index="2" bw="9" slack="0"/>
<pin id="826" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="bitcast_ln36_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/19 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="6" slack="0"/>
<pin id="837" dir="0" index="3" bw="6" slack="0"/>
<pin id="838" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln36_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/19 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln36_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/19 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln36_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="23" slack="0"/>
<pin id="855" dir="0" index="1" bw="23" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/19 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln36_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln36_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/19 "/>
</bind>
</comp>

<comp id="871" class="1004" name="w_sum_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="32" slack="1"/>
<pin id="874" dir="0" index="2" bw="32" slack="0"/>
<pin id="875" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/19 "/>
</bind>
</comp>

<comp id="880" class="1007" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="4" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/2 add_ln37/2 "/>
</bind>
</comp>

<comp id="889" class="1007" name="grp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="0" index="2" bw="4" slack="0"/>
<pin id="893" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/3 add_ln28_3/3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln10_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="0"/>
<pin id="905" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln13_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln37_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="0"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="select_ln37_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="2"/>
<pin id="921" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln37_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln37_3_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="zext_ln28_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="2"/>
<pin id="934" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln37_2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="1"/>
<pin id="939" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="conv_out_addr_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="7"/>
<pin id="945" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="icmp_ln20_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln20_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="0"/>
<pin id="954" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln23_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="7"/>
<pin id="959" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="962" class="1005" name="select_ln20_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="2" slack="0"/>
<pin id="964" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="select_ln23_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="7"/>
<pin id="969" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="972" class="1005" name="select_ln23_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="2" slack="0"/>
<pin id="974" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="conv_weights_addr_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="1"/>
<pin id="979" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="982" class="1005" name="input_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="1"/>
<pin id="984" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln28_8_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="1"/>
<pin id="989" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_8 "/>
</bind>
</comp>

<comp id="992" class="1005" name="input_addr_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="10" slack="1"/>
<pin id="994" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln23_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="7"/>
<pin id="999" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="input_load_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1007" class="1005" name="conv_weights_addr_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="10" slack="1"/>
<pin id="1009" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr_1 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="input_load_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_s_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_1_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="4"/>
<pin id="1024" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="add_ln26_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="1"/>
<pin id="1029" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="select_ln23_3_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="1"/>
<pin id="1034" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_3 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="w_sum_3_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="conv_bias_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="f_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="5" slack="1"/>
<pin id="1049" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1052" class="1005" name="select_ln13_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="1"/>
<pin id="1054" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="conv_bias_load_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="129" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="136" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="293" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="182" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="143" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="149" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="143" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="349"><net_src comp="197" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="197" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="208" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="219" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="231" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="363" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="357" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="208" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="363" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="242" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="369" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="363" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="20" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="242" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="401" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="407" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="369" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="419" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="419" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="419" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="439" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="472"><net_src comp="286" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="253" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="253" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="264" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="275" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="286" pin="4"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="496" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="490" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="264" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="510" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="518" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="510" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="496" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="309" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="64" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="502" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="569" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="496" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="309" pin="4"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="575" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="569" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="575" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="502" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="540" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="58" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="611" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="625" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="595" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="496" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="473" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="569" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="647" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="652" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="80" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="58" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="82" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="78" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="678" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="671" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="587" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="587" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="641" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="84" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="16" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="735"><net_src comp="689" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="695" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="746"><net_src comp="587" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="86" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="742" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="641" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="752" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="84" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="16" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="689" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="748" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="794"><net_src comp="26" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="275" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="796" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="804"><net_src comp="88" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="810"><net_src comp="26" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="62" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="110" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="215" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="110" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="816" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="832"><net_src comp="339" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="839"><net_src comp="112" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="114" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="842"><net_src comp="116" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="846"><net_src comp="829" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="833" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="118" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="843" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="120" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="847" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="328" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="876"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="339" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="56" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="879"><net_src comp="871" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="885"><net_src comp="385" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="38" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="435" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="888"><net_src comp="880" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="894"><net_src comp="70" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="553" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="667" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="897"><net_src comp="889" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="898"><net_src comp="889" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="902"><net_src comp="345" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="351" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="911"><net_src comp="363" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="916"><net_src comp="377" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="922"><net_src comp="419" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="927"><net_src comp="427" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="935"><net_src comp="446" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="940"><net_src comp="450" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="946"><net_src comp="122" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="951"><net_src comp="478" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="484" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="960"><net_src comp="496" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="965"><net_src comp="510" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="970"><net_src comp="587" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="975"><net_src comp="599" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="980"><net_src comp="129" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="985"><net_src comp="136" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="990"><net_src comp="774" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="995"><net_src comp="155" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1000"><net_src comp="790" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1005"><net_src comp="149" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1010"><net_src comp="167" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1015"><net_src comp="149" pin="7"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1020"><net_src comp="322" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1025"><net_src comp="322" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1030"><net_src comp="800" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1035"><net_src comp="805" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1040"><net_src comp="316" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1045"><net_src comp="175" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1050"><net_src comp="811" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1055"><net_src comp="822" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1060"><net_src comp="182" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="316" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {19 }
 - Input state : 
	Port: conv : input_r | {3 4 }
	Port: conv : conv_weights | {3 4 5 }
	Port: conv : conv_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		r : 1
		icmp_ln13 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln37 : 3
		mul_ln37 : 4
		xor_ln37 : 2
		icmp_ln16 : 1
		and_ln37 : 2
		c : 3
		or_ln37 : 2
		select_ln37_2 : 2
		select_ln37_3 : 2
		zext_ln37_1 : 3
		add_ln37 : 4
		tmp_2_cast : 5
		zext_ln28 : 3
		zext_ln37_2 : 3
		zext_ln37_3 : 3
		add_ln37_1 : 6
		zext_ln37_4 : 7
		conv_out_addr : 8
	State 3
		zext_ln23 : 1
		add_ln28 : 2
		icmp_ln20 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		wr : 1
		icmp_ln23 : 1
		select_ln20 : 2
		select_ln20_1 : 2
		zext_ln28_1 : 3
		tmp_4 : 3
		zext_ln28_2 : 4
		sub_ln28 : 5
		sext_ln28 : 6
		zext_ln20 : 3
		add_ln20 : 4
		zext_ln28_3 : 5
		mul_ln28 : 6
		xor_ln20 : 2
		icmp_ln26 : 1
		and_ln20 : 2
		wc : 3
		or_ln23 : 2
		select_ln23 : 2
		zext_ln23_1 : 4
		select_ln23_1 : 2
		zext_ln23_2 : 3
		add_ln28_1 : 7
		tmp_1 : 8
		sext_ln28_1 : 9
		tmp_2 : 8
		sext_ln28_2 : 9
		sub_ln28_1 : 10
		add_ln28_2 : 5
		select_ln20_2 : 3
		select_ln23_2 : 6
		zext_ln28_4 : 7
		add_ln28_3 : 8
		p_shl_cast : 9
		tmp_5 : 9
		zext_ln28_5 : 10
		sub_ln28_2 : 11
		zext_ln28_6 : 3
		zext_ln28_7 : 3
		trunc_ln28 : 11
		add_ln28_4 : 12
		tmp_12_cast : 13
		add_ln28_5 : 14
		zext_ln28_8 : 15
		conv_weights_addr : 16
		add_ln28_6 : 12
		zext_ln28_9 : 13
		input_addr : 14
		conv_weights_load : 17
		input_load : 15
		or_ln26 : 3
		zext_ln28_10 : 3
		zext_ln28_11 : 3
		trunc_ln28_1 : 11
		add_ln28_7 : 12
		tmp_14_cast : 13
		add_ln28_8 : 14
		add_ln28_9 : 12
		zext_ln28_13 : 13
		input_addr_1 : 14
		input_load_1 : 15
		add_ln23_1 : 1
	State 4
		tmp_s : 1
		conv_weights_addr_1 : 1
		conv_weights_load_1 : 2
	State 5
		tmp_1_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_4 : 1
	State 14
		conv_bias_load : 1
		select_ln13 : 1
	State 15
		w_sum : 1
	State 16
	State 17
	State 18
		tmp_7 : 1
	State 19
		tmp : 1
		trunc_ln36 : 1
		icmp_ln36 : 2
		icmp_ln36_1 : 2
		or_ln36 : 3
		and_ln36 : 3
		w_sum_1 : 3
		store_ln37 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_316      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_322      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_328      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_351   |    0    |    0    |    13   |
|          |       r_fu_357       |    0    |    0    |    13   |
|          |       c_fu_407       |    0    |    0    |    13   |
|          |   add_ln37_1_fu_458  |    0    |    0    |    12   |
|          |    add_ln28_fu_473   |    0    |    0    |    13   |
|          |   add_ln20_1_fu_484  |    0    |    0    |    15   |
|          |       wr_fu_490      |    0    |    0    |    10   |
|          |    add_ln20_fu_548   |    0    |    0    |    13   |
|          |       wc_fu_575      |    0    |    0    |    10   |
|          |   add_ln28_1_fu_611  |    0    |    0    |    15   |
|    add   |   add_ln28_2_fu_647  |    0    |    0    |    13   |
|          |   add_ln28_4_fu_707  |    0    |    0    |    15   |
|          |   add_ln28_5_fu_721  |    0    |    0    |    13   |
|          |   add_ln28_6_fu_731  |    0    |    0    |    13   |
|          |   add_ln28_7_fu_760  |    0    |    0    |    15   |
|          |   add_ln28_8_fu_774  |    0    |    0    |    13   |
|          |   add_ln28_9_fu_779  |    0    |    0    |    13   |
|          |   add_ln23_1_fu_790  |    0    |    0    |    13   |
|          |    add_ln26_fu_800   |    0    |    0    |    12   |
|          |       f_fu_811       |    0    |    0    |    15   |
|          |   add_ln13_1_fu_816  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_345   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_363   |    0    |    0    |    13   |
|          |   icmp_ln16_fu_395   |    0    |    0    |    11   |
|   icmp   |   icmp_ln20_fu_478   |    0    |    0    |    11   |
|          |   icmp_ln23_fu_496   |    0    |    0    |    9    |
|          |   icmp_ln26_fu_563   |    0    |    0    |    9    |
|          |   icmp_ln36_fu_847   |    0    |    0    |    11   |
|          |  icmp_ln36_1_fu_853  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln37_fu_369  |    0    |    0    |    4    |
|          | select_ln37_1_fu_377 |    0    |    0    |    4    |
|          | select_ln37_2_fu_419 |    0    |    0    |    5    |
|          | select_ln37_3_fu_427 |    0    |    0    |    4    |
|          |  select_ln20_fu_502  |    0    |    0    |    2    |
|          | select_ln20_1_fu_510 |    0    |    0    |    2    |
|  select  |  select_ln23_fu_587  |    0    |    0    |    3    |
|          | select_ln23_1_fu_599 |    0    |    0    |    2    |
|          | select_ln20_2_fu_652 |    0    |    0    |    4    |
|          | select_ln23_2_fu_659 |    0    |    0    |    4    |
|          | select_ln23_3_fu_805 |    0    |    0    |    4    |
|          |  select_ln13_fu_822  |    0    |    0    |    9    |
|          |    w_sum_1_fu_871    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln28_fu_534   |    0    |    0    |    13   |
|    sub   |   sub_ln28_1_fu_641  |    0    |    0    |    15   |
|          |   sub_ln28_2_fu_689  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln37_fu_401   |    0    |    0    |    2    |
|    and   |    and_ln20_fu_569   |    0    |    0    |    2    |
|          |    and_ln36_fu_865   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln37_fu_413    |    0    |    0    |    2    |
|    or    |    or_ln23_fu_581    |    0    |    0    |    2    |
|          |    or_ln26_fu_742    |    0    |    0    |    0    |
|          |    or_ln36_fu_859    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln37_fu_389   |    0    |    0    |    2    |
|          |    xor_ln20_fu_557   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_880      |    1    |    0    |    0    |
|          |      grp_fu_889      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln37_fu_385   |    0    |    0    |    0    |
|          |  zext_ln37_1_fu_435  |    0    |    0    |    0    |
|          |   zext_ln28_fu_446   |    0    |    0    |    0    |
|          |  zext_ln37_2_fu_450  |    0    |    0    |    0    |
|          |  zext_ln37_3_fu_454  |    0    |    0    |    0    |
|          |  zext_ln37_4_fu_464  |    0    |    0    |    0    |
|          |   zext_ln23_fu_469   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_518  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_530  |    0    |    0    |    0    |
|          |   zext_ln20_fu_544   |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_553  |    0    |    0    |    0    |
|   zext   |  zext_ln23_1_fu_595  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_607  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_667  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_685  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_695  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_699  |    0    |    0    |    0    |
|          |  zext_ln28_8_fu_726  |    0    |    0    |    0    |
|          |  zext_ln28_9_fu_737  |    0    |    0    |    0    |
|          |  zext_ln28_10_fu_748 |    0    |    0    |    0    |
|          |  zext_ln28_11_fu_752 |    0    |    0    |    0    |
|          |  zext_ln28_13_fu_785 |    0    |    0    |    0    |
|          |  zext_ln28_12_fu_796 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_2_cast_fu_439  |    0    |    0    |    0    |
|          |     tmp_4_fu_522     |    0    |    0    |    0    |
|          |     tmp_1_fu_617     |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_629     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_671  |    0    |    0    |    0    |
|          |     tmp_5_fu_678     |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_713  |    0    |    0    |    0    |
|          |  tmp_14_cast_fu_766  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln28_fu_540   |    0    |    0    |    0    |
|   sext   |  sext_ln28_1_fu_625  |    0    |    0    |    0    |
|          |  sext_ln28_2_fu_637  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_703  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_756 |    0    |    0    |    0    |
|          |   trunc_ln36_fu_843  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_833      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1470  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  conv_bias |    0   |   32   |    8   |
|conv_weights|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   32   |    8   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln10_reg_903      |   11   |
|     add_ln20_1_reg_952     |    5   |
|     add_ln23_1_reg_997     |    4   |
|      add_ln26_reg_1027     |    3   |
|     add_ln28_8_reg_987     |   11   |
|         c_0_reg_227        |    4   |
|       ch_0_0_reg_305       |    3   |
|   conv_bias_addr_reg_1042  |    4   |
|   conv_bias_load_reg_1057  |   32   |
|    conv_out_addr_reg_943   |   11   |
|conv_weights_addr_1_reg_1007|   10   |
|  conv_weights_addr_reg_977 |   10   |
|         f_0_reg_238        |    5   |
|         f_reg_1047         |    5   |
|      icmp_ln10_reg_899     |    1   |
|      icmp_ln13_reg_908     |    1   |
|      icmp_ln20_reg_948     |    1   |
|      icmp_ln23_reg_957     |    1   |
|  indvar_flatten21_reg_249  |    5   |
|  indvar_flatten29_reg_215  |    9   |
|  indvar_flatten43_reg_193  |   11   |
|   indvar_flatten_reg_271   |    4   |
|    input_addr_1_reg_992    |   10   |
|     input_addr_reg_982     |   10   |
|    input_load_1_reg_1012   |   32   |
|     input_load_reg_1002    |   32   |
|         r_0_reg_204        |    4   |
|           reg_334          |   32   |
|           reg_339          |   32   |
|    select_ln13_reg_1052    |    9   |
|    select_ln20_1_reg_962   |    2   |
|    select_ln23_1_reg_972   |    2   |
|   select_ln23_3_reg_1032   |    4   |
|     select_ln23_reg_967    |    3   |
|    select_ln37_1_reg_913   |    4   |
|    select_ln37_2_reg_919   |    5   |
|    select_ln37_3_reg_924   |    4   |
|      tmp_1_1_reg_1022      |   32   |
|       tmp_s_reg_1017       |   32   |
|      w_sum_2_0_reg_293     |   32   |
|     w_sum_3_1_reg_1037     |   32   |
|        wc_0_reg_282        |    2   |
|        wr_0_reg_260        |    2   |
|      zext_ln28_reg_932     |   64   |
|     zext_ln37_2_reg_937    |   11   |
+----------------------------+--------+
|            Total           |   543  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_143    |  p0  |   4  |  10  |   40   ||    21   |
|     grp_access_fu_149    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_149    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_182    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten29_reg_215 |  p0  |   2  |   9  |   18   ||    9    |
|     w_sum_2_0_reg_293    |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_316        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_316        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_322        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_322        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_328        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   566  || 19.6877 ||   129   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   421  |  1470  |
|   Memory  |    2   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   19   |    -   |   129  |
|  Register |    -   |    -   |    -   |   543  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   19   |   996  |  1607  |
+-----------+--------+--------+--------+--------+--------+
