
# ğŸ’¡ Verilog è¯­æ³•ä¸æ•°å­—å™¨ä»¶çš„å¯¹åº”å…³ç³»

---

## ğŸ”— Verilog æ˜¯ä»€ä¹ˆï¼Ÿ

> Verilog æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼ˆHDLï¼‰ï¼Œæœ¬è´¨ä¸Šæ˜¯â€œç”¨ä»£ç æè¿°ç¡¬ä»¶â€çš„å·¥å…·ã€‚æ¯ä¸€æ®µ Verilog ä»£ç æœ€ç»ˆéƒ½ä¼šè¢«ç»¼åˆæˆ**å…·ä½“çš„æ•°å­—é€»è¾‘å™¨ä»¶**ï¼šä¸é—¨ã€è§¦å‘å™¨ã€åŠ æ³•å™¨ã€å¤šè·¯é€‰æ‹©å™¨ç­‰ã€‚

---

## ğŸ§  Verilog è¯­æ³•ä¸å™¨ä»¶å…³ç³»æ€»è§ˆ



## ç»„åˆé€»è¾‘ Combinational Logic

1. ä¸é—¨ï¼ˆAND gateï¼‰
```verilog
assign y = a & b;
```

2. æˆ–é—¨ï¼ˆOR gateï¼‰
```verilog
assign y = a | b;
```

3. éé—¨ï¼ˆNOT gate / inverterï¼‰
```verilog
assign y = ~a;
assign y = !a;
```
4. å¼‚æˆ–é—¨ï¼ˆXOR gateï¼‰
```verilog
assign y = a ^ b;
```

5. åŠ æ³•å™¨
```verilog
assign y = a + b;
```

6. ä¹˜æ³•
```verilog
assign y = a * b;
```

7. å¤šè·¯é€‰æ‹©å™¨ï¼ˆMultiplexerï¼‰
```
verilog
assign y = sel ? a : b;
```

8. æ¯”è¾ƒå™¨
```
verilog
assign y = (a == b);
assign y = (a > b);
assign y = (a < b);
assign y = (a != b);
assign y = (a >= b);
assign y = (a <= b);
```

9. ç§»ä½å™¨
```
verilog
assign y = a << 3; //å·¦ç§»ï¼Œç›¸å½“äºä¹˜2^3 = 8
assign y = a >> 3; //å³ç§»ï¼Œç›¸å½“äºé™¤2^3 = 8
```

## æ—¶åºé€»è¾‘

Dè§¦å‘å™¨ï¼ˆD Flip-Flopï¼‰
```
verilog
always @(posedge clk or negedge rst_n)
begin
    if(!rst_n)
        q <= 0;
    else
        q <= d;
end
```

