{
    "DESIGN_NAME": "tbu",
    "VERILOG_FILES": "dir::../rtl/tbu.v",

    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 12.5,
    "RUN_CTS": true,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150",

    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,

    "FP_PDN_MULTILAYER": true,
    "FP_PDN_ENABLE_RAILS": true,
    
    "FP_PDN_VPITCH": 40.0,
    "FP_PDN_VWIDTH": 2.0,
    "FP_PDN_VOFFSET": 10.0,

    "FP_PDN_HPITCH": 40.0,
    "FP_PDN_HWIDTH": 2.0,
    "FP_PDN_HOFFSET": 10.0,

    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PNR_SDC_FILE": "dir::constraints.sdc",

    "RUN_ANTENNA_REPAIR": true,
    "RUN_HEURISTIC_DIODE_INSERTION": true,

    "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "MAX_FANOUT_CONSTRAINT": 6,
    "CTS_MAX_FANOUT": 6
}