
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[3]$_DFF_P_/CK (DFF_X1)
     4    8.22    0.02    0.08    0.08 ^ state[3]$_DFF_P_/QN (DFF_X1)
                                         _004_ (net)
                  0.02    0.00    0.08 ^ _712_/B1 (AOI221_X2)
     1    1.06    0.01    0.02    0.10 v _712_/ZN (AOI221_X2)
                                         _076_ (net)
                  0.01    0.00    0.10 v wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_req (input port clocked by core_clock)
Endpoint: wb_adr_o[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 ^ _475_/A (BUF_X2)
     5   13.50    0.02    0.03    0.23 ^ _475_/Z (BUF_X2)
                                         _127_ (net)
                  0.02    0.00    0.23 ^ _477_/A1 (NOR2_X4)
     2    7.84    0.01    0.01    0.24 v _477_/ZN (NOR2_X4)
                                         _129_ (net)
                  0.01    0.00    0.24 v _606_/A2 (NOR2_X4)
     9   31.28    0.04    0.06    0.30 ^ _606_/ZN (NOR2_X4)
                                         _216_ (net)
                  0.04    0.00    0.30 ^ _607_/A (BUF_X8)
    10   19.20    0.01    0.03    0.33 ^ _607_/Z (BUF_X8)
                                         _217_ (net)
                  0.01    0.00    0.33 ^ _627_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.39 v _627_/Z (MUX2_X1)
                                         _231_ (net)
                  0.01    0.00    0.39 v _628_/A2 (AND2_X2)
     1    1.06    0.01    0.03    0.42 v _628_/ZN (AND2_X2)
                                         _050_ (net)
                  0.01    0.00    0.42 v wb_adr_o[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ wb_adr_o[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_req (input port clocked by core_clock)
Endpoint: wb_adr_o[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 ^ _475_/A (BUF_X2)
     5   13.50    0.02    0.03    0.23 ^ _475_/Z (BUF_X2)
                                         _127_ (net)
                  0.02    0.00    0.23 ^ _477_/A1 (NOR2_X4)
     2    7.84    0.01    0.01    0.24 v _477_/ZN (NOR2_X4)
                                         _129_ (net)
                  0.01    0.00    0.24 v _606_/A2 (NOR2_X4)
     9   31.28    0.04    0.06    0.30 ^ _606_/ZN (NOR2_X4)
                                         _216_ (net)
                  0.04    0.00    0.30 ^ _607_/A (BUF_X8)
    10   19.20    0.01    0.03    0.33 ^ _607_/Z (BUF_X8)
                                         _217_ (net)
                  0.01    0.00    0.33 ^ _627_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.39 v _627_/Z (MUX2_X1)
                                         _231_ (net)
                  0.01    0.00    0.39 v _628_/A2 (AND2_X2)
     1    1.06    0.01    0.03    0.42 v _628_/ZN (AND2_X2)
                                         _050_ (net)
                  0.01    0.00    0.42 v wb_adr_o[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ wb_adr_o[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.74e-04   8.69e-06   8.84e-06   7.91e-04  75.9%
Combinational          1.59e-04   8.02e-05   1.19e-05   2.51e-04  24.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.32e-04   8.89e-05   2.07e-05   1.04e-03 100.0%
                          89.5%       8.5%       2.0%
