INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersTB
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv:21]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv:22]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 21 [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/vivado/project_1/project_1.sim/sim_5_registers/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
