
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/spi_device/rtl/spi_fwmode.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// SPI FW Mode: Intention of this mode is to download FW image. Doesn't parse Commands</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module spi_fwmode (</pre>
<pre style="margin:0; padding:0 ">  // MOSI</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_in_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_in_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // MISO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_out_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_out_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Configurations</pre>
<pre style="margin:0; padding:0 ">  // No sync logic. Configuration should be static when SPI operating</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                             cpha_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                             cfg_rxorder_i, // 1: 0->7 , 0:7->0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                             cfg_txorder_i, // 1: 0->7 , 0:7->0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  spi_device_pkg::spi_mode_e mode_i, // Only works at mode_i == FwMode</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // RX, TX FIFO interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                      rx_wvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                             rx_wready_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output spi_device_pkg::spi_byte_t rx_data_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                             tx_rvalid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                      tx_rready_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  spi_device_pkg::spi_byte_t tx_data_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                      rx_overflow_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                      tx_underflow_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // SPI Interface: clock is given (ckl_in_i, clk_out_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        csb_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        mosi,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic miso,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic miso_oe</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import spi_device_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned BITS     = $bits(spi_byte_t);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned BITWIDTH = $clog2(BITS);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [BITWIDTH-1:0] rx_bitcount;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    TxIdle,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    TxActive</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } tx_state_e;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tx_state_e tx_state;   // Only for handling CPHA</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  spi_byte_t rx_data_d, rx_data_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Serial to Parallel</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (cfg_rxorder_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rx_data_d = {mosi, rx_data_q[BITS-1:1]};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rx_data_d = {rx_data_q[BITS-2:0], mosi};</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_in_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rx_data_q <= rx_data_d;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // As SCK shut off right after bytes are transferred,</pre>
<pre style="margin:0; padding:0 ">  // HW should give current MOSI and latched version of rx_data</pre>
<pre style="margin:0; padding:0 ">  // if not, FIFO request should be generated next cycle but it cannot be (as no clock exist)</pre>
<pre style="margin:0; padding:0 ">  // It means RX_FIFO should latch the write request at negedge of clk_in_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rx_data_o = rx_data_d;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Counter to generate write signal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_in_i or negedge rst_in_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_in_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rx_bitcount <= BITWIDTH'(BITS-1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (rx_bitcount == '0) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        rx_bitcount <= BITWIDTH'(BITS-1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        rx_bitcount <= rx_bitcount -1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rx_wvalid_o = (rx_bitcount == '0);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // TX Serialize</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [BITWIDTH-1:0] tx_bitcount;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic first_bit, last_bit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  spi_byte_t miso_shift;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign first_bit = (tx_bitcount == BITWIDTH'(BITS-1)) ? 1'b1 : 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign last_bit  = (tx_bitcount == '0) ? 1'b1 : 1'b0;</pre>
<pre style="margin:0; padding:0 ">  // Pop the entry from the FIFO at bit 1.</pre>
<pre style="margin:0; padding:0 ">  //    This let the module pop the entry correctly when CPHA == 1 If CPHA is set, there is no clock</pre>
<pre style="margin:0; padding:0 ">  //    posedge after bitcnt is 0 right before CSb is de-asserted.  So TX Async FIFO pop signal</pre>
<pre style="margin:0; padding:0 ">  //    cannot be latched inside FIFO.  It is safe to pop between bitcnt 6 to 1. If pop signal is</pre>
<pre style="margin:0; padding:0 ">  //    asserted when bitcnt 7 it can pop twice if CPHA is 1.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tx_rready_o = (tx_bitcount == BITWIDTH'(1)); // Pop at second bit transfer</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_out_i or negedge rst_out_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_out_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      tx_bitcount <= BITWIDTH'(BITS-1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (last_bit) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        tx_bitcount <= BITWIDTH'(BITS-1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (tx_state != TxIdle || cpha_i == 1'b0) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        tx_bitcount <= tx_bitcount - 1'b1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_out_i or negedge rst_out_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_out_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      tx_state <= TxIdle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      tx_state <= TxActive;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign miso = (cfg_txorder_i) ? ((~first_bit) ? miso_shift[0] : tx_data_i[0]) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                (~first_bit) ? miso_shift[7] : tx_data_i[7] ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign miso_oe = ~csb_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_out_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (cfg_txorder_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (first_bit) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        miso_shift <= {1'b0, tx_data_i[7:1]};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        miso_shift <= {1'b0, miso_shift[7:1]};</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (first_bit) begin</pre>
<pre style="margin:0; padding:0 ">        // Dummy byte cannot be used. empty signal could be delayed two clocks to cross</pre>
<pre style="margin:0; padding:0 ">        // async clock domain. It means even FW writes value to FIFO, empty signal deasserts</pre>
<pre style="margin:0; padding:0 ">        // after two negative edge of SCK. HW module already in the middle of sending DUMMY.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        miso_shift <= {tx_data_i[6:0], 1'b0};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        miso_shift <= {miso_shift[6:0], 1'b0};</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Events: rx_overflow, tx_underflow</pre>
<pre style="margin:0; padding:0 ">  //    Reminder: Those events are not 100% accurate. If the event happens at</pre>
<pre style="margin:0; padding:0 ">  //    the end of the transaction right before CSb de-assertion, the event</pre>
<pre style="margin:0; padding:0 ">  //    cannot be propagated to the main clock domain due to the reset and lack</pre>
<pre style="margin:0; padding:0 ">  //    of SCK after CSb de-assertion.</pre>
<pre style="margin:0; padding:0 ">  //</pre>
<pre style="margin:0; padding:0 ">  //    For these events to be propagated to the main clock domain, it needds</pre>
<pre style="margin:0; padding:0 ">  //    one more clock edge to creates toggle signal in the pulse synchronizer.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rx_overflow_o  = rx_wvalid_o & ~rx_wready_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tx_underflow_o = tx_rready_o & ~tx_rvalid_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
