<!DOCTYPE html>
<html>
<head>
    <title>UNIT 4 - CMP</title>
</head>
<body>

<h2>Unit IV - Memory Organization and Interrupts</h2>

<p><a href="topics4/t1.html">Segmentation</a></p>
<p><a href="topics4/t2.html">Logical to Physical Address Translation</a></p>
<p><a href="topics4/t3.html">Even and Odd Memory Banks</a></p>
<p><a href="topics4/t4.html">Read Write Cycle Timing Diagram</a></p>
<p><a href="topics4/t5.html">Address Mapping</a></p>
<p><a href="topics4/t6.html">Address Decoding</a></p>
<p><a href="topics4/t7.html">Memory Mapped I/O</a></p>
<p><a href="topics4/t8.html">I/O Mapped I/O</a></p>
<p><a href="topics4/t9.html">Interrupt Control Register</a></p>
<p><a href="topics4/t10.html">Interrupt Status Register</a></p>
<p><a href="topics4/t11.html">Interrupt Vector Table (IVT)</a></p>
<p><a href="topics4/t12.html">Interrupt Service Routine (ISR)</a></p>
<p><a href="topics4/t13.html">Hardware Interrupts</a></p>
<p><a href="topics4/t14.html">Software Interrupts</a></p>
<p><a href="topics4/t15.html">8259 Programmable Interrupt Controller</a></p>
<p><a href="topics4/t16.html">Features of 8259</a></p>
<p><a href="topics4/t17.html">Block Diagram of 8259</a></p>
<p><a href="topics4/t18.html">Control Registers of 8259</a></p>
<p><a href="topics4/t19.html">Status Registers of 8259</a></p>

<a href="../cmp.html">Back to Units</a>

</body>
</html>