Time resolution is 1 ps
[BAUD_GEN] INTERNAL_CLOCK = 125000000 Hz
[BAUD_GEN] BAUD_RATE = 115200 bps
[BAUD_GEN] TX_DIVISOR = 1085
[BAUD_GEN] RX_DIVISOR = 68
[BAUD_GEN] Actual TX Baud = 115207.4 bps
[BAUD_GEN] Actual RX Baud = 114889.7 bps
[BAUD_GEN] TX Period = 8680.0 ns
[BAUD_GEN] RX Period = 544.0 ns
========================================
UART Controller Testbench Started
Clock Period: 8 ns
Baud Rate: 115200
========================================

[TEST 1] Read Status Register
Status Register = 0x00000002
  tx_fifo_full = 0
  rx_fifo_empty = 1
  tx_busy = 0
  rx_busy = 0

[TEST 2] Write Single Byte to TX FIFO (Loopback Test)
[404000] AXI Write: addr=0x20000010, data=0x000000a5

[TEST 3] Wait and Read Received Byte from RX FIFO
[404000] Waiting for RX data...
[100276000] RX data available!
SUCCESS: Loopback data matched! Sent: 0xa5, Received: 0xa5

[TEST 4] Write Multiple Bytes
Sending byte 0: 0x30 (ASCII '0')
[101164000] AXI Write: addr=0x20000010, data=0x00000030
Sending byte 1: 0x31 (ASCII '1')
[102020000] AXI Write: addr=0x20000010, data=0x00000031
Sending byte 2: 0x32 (ASCII '2')
[102876000] AXI Write: addr=0x20000010, data=0x00000032
Sending byte 3: 0x33 (ASCII '3')
[103732000] AXI Write: addr=0x20000010, data=0x00000033
Sending byte 4: 0x34 (ASCII '4')
[104588000] AXI Write: addr=0x20000010, data=0x00000034

[TEST 5] Read Multiple Bytes from RX FIFO
[105388000] Waiting for RX data...
[204212000] RX data available!
  [PASS]: Byte 0 MATCH: Expected 0x30, Got 0x30 (ASCII '0')
[204244000] Waiting for RX data...
[308588000] RX data available!
  [PASS]: Byte 1 MATCH: Expected 0x31, Got 0x31 (ASCII '1')
[308620000] Waiting for RX data...
[412548000] RX data available!
  [PASS]: Byte 2 MATCH: Expected 0x32, Got 0x32 (ASCII '2')
[412580000] Waiting for RX data...
[516404000] RX data available!
  [PASS]: Byte 3 MATCH: Expected 0x33, Got 0x33 (ASCII '3')
[516436000] Waiting for RX data...
[620884000] RX data available!
  [PASS]: Byte 4 MATCH: Expected 0x34, Got 0x34 (ASCII '4')

[TEST 6] Check Status Register After Operations
Final Status Register = 0x00000012

========================================
UART Controller Testbench Completed
========================================
$finish called at time : 623540 ns : File "D:/GITHUB_PROJECT/UART/UART.srcs/sim_1/new/uart_ctrl_tb.v" Line 300
