#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 14 22:56:11 2021
# Process ID: 14776
# Current directory: /media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1
# Command line: vivado -log fourier_transform_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourier_transform_v1_0.tcl
# Log file: /media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/fourier_transform_v1_0.vds
# Journal file: /media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fourier_transform_v1_0.tcl -notrace
Command: synth_design -top fourier_transform_v1_0 -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15051 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1584.730 ; gain = 0.000 ; free physical = 373 ; free virtual = 25554
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourier_transform_v1_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:26' bound to instance 'user_logic_inst' of component 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ft_wrapper' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:34' bound to instance 'ft_wrapper_0' of component 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:413]
INFO: [Synth 8-638] synthesizing module 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dblclkfft_float_to_fixed21_0' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/.Xil/Vivado-14776-soc/realtime/dblclkfft_float_to_fixed21_0_stub.vhdl:5' bound to instance 'float_to_fixed21_inst' of component 'dblclkfft_float_to_fixed21_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:170]
INFO: [Synth 8-638] synthesizing module 'dblclkfft_float_to_fixed21_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/.Xil/Vivado-14776-soc/realtime/dblclkfft_float_to_fixed21_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'dblclkfft_fixed25_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/.Xil/Vivado-14776-soc/realtime/dblclkfft_fixed25_to_float_0_stub.vhdl:5' bound to instance 'fixed25_to_float_inst_real' of component 'dblclkfft_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:184]
INFO: [Synth 8-638] synthesizing module 'dblclkfft_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/.Xil/Vivado-14776-soc/realtime/dblclkfft_fixed25_to_float_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dblclkfft_fixed25_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/.Xil/Vivado-14776-soc/realtime/dblclkfft_fixed25_to_float_0_stub.vhdl:5' bound to instance 'fixed25_to_float_inst_imag' of component 'dblclkfft_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:197]
INFO: [Synth 8-3491] module 'fftmain' declared at '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftmain.v:78' bound to instance 'gppfft_inst' of component 'fftmain' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:210]
INFO: [Synth 8-6157] synthesizing module 'fftmain' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftmain.v:78]
	Parameter IWIDTH bound to: 21 - type: integer 
	Parameter OWIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftstage' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
	Parameter IWIDTH bound to: 21 - type: integer 
	Parameter CWIDTH bound to: 25 - type: integer 
	Parameter OWIDTH bound to: 22 - type: integer 
	Parameter LGSPAN bound to: 6 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_128.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_128.hex' is read successfully [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:119]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
	Parameter IWIDTH bound to: 21 - type: integer 
	Parameter CWIDTH bound to: 25 - type: integer 
	Parameter OWIDTH bound to: 22 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 23 - type: integer 
	Parameter MPYDELAY bound to: 14 - type: integer 
	Parameter LCLDELAY bound to: 14 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 17 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
	Parameter IAW bound to: 26 - type: integer 
	Parameter IBW bound to: 23 - type: integer 
	Parameter AW bound to: 23 - type: integer 
	Parameter BW bound to: 26 - type: integer 
	Parameter IW bound to: 24 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
	Parameter BW bound to: 26 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy' (1#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy' (2#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 49 - type: integer 
	Parameter OWID bound to: 22 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround' (3#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (4#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
	Parameter IWIDTH bound to: 22 - type: integer 
	Parameter CWIDTH bound to: 26 - type: integer 
	Parameter OWIDTH bound to: 23 - type: integer 
	Parameter LGSPAN bound to: 5 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_64.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_64.hex' is read successfully [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:119]
INFO: [Synth 8-6157] synthesizing module 'butterfly__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
	Parameter IWIDTH bound to: 22 - type: integer 
	Parameter CWIDTH bound to: 26 - type: integer 
	Parameter OWIDTH bound to: 23 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 24 - type: integer 
	Parameter MPYDELAY bound to: 14 - type: integer 
	Parameter LCLDELAY bound to: 14 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 17 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
	Parameter IAW bound to: 27 - type: integer 
	Parameter IBW bound to: 24 - type: integer 
	Parameter AW bound to: 24 - type: integer 
	Parameter BW bound to: 27 - type: integer 
	Parameter IW bound to: 24 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
	Parameter BW bound to: 27 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy__parameterized0' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy__parameterized0' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 51 - type: integer 
	Parameter OWID bound to: 23 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized0' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly__parameterized0' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized0' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
	Parameter IWIDTH bound to: 23 - type: integer 
	Parameter CWIDTH bound to: 27 - type: integer 
	Parameter OWIDTH bound to: 23 - type: integer 
	Parameter LGSPAN bound to: 4 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_32.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_32.hex' is read successfully [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:119]
INFO: [Synth 8-6157] synthesizing module 'butterfly__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
	Parameter IWIDTH bound to: 23 - type: integer 
	Parameter CWIDTH bound to: 27 - type: integer 
	Parameter OWIDTH bound to: 23 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 25 - type: integer 
	Parameter MPYDELAY bound to: 15 - type: integer 
	Parameter LCLDELAY bound to: 15 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 18 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
	Parameter IAW bound to: 28 - type: integer 
	Parameter IBW bound to: 25 - type: integer 
	Parameter AW bound to: 25 - type: integer 
	Parameter BW bound to: 28 - type: integer 
	Parameter IW bound to: 26 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
	Parameter BW bound to: 28 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy__parameterized1' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy__parameterized1' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 53 - type: integer 
	Parameter OWID bound to: 23 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized1' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly__parameterized1' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized1' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
	Parameter IWIDTH bound to: 23 - type: integer 
	Parameter CWIDTH bound to: 27 - type: integer 
	Parameter OWIDTH bound to: 24 - type: integer 
	Parameter LGSPAN bound to: 3 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_16.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_16.hex' is read successfully [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:119]
INFO: [Synth 8-6157] synthesizing module 'butterfly__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
	Parameter IWIDTH bound to: 23 - type: integer 
	Parameter CWIDTH bound to: 27 - type: integer 
	Parameter OWIDTH bound to: 24 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 25 - type: integer 
	Parameter MPYDELAY bound to: 15 - type: integer 
	Parameter LCLDELAY bound to: 15 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 18 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 53 - type: integer 
	Parameter OWID bound to: 24 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized2' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly__parameterized2' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized2' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
	Parameter IWIDTH bound to: 24 - type: integer 
	Parameter CWIDTH bound to: 28 - type: integer 
	Parameter OWIDTH bound to: 24 - type: integer 
	Parameter LGSPAN bound to: 2 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_8.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_8.hex' is read successfully [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:119]
INFO: [Synth 8-6157] synthesizing module 'butterfly__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
	Parameter IWIDTH bound to: 24 - type: integer 
	Parameter CWIDTH bound to: 28 - type: integer 
	Parameter OWIDTH bound to: 24 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 26 - type: integer 
	Parameter MPYDELAY bound to: 15 - type: integer 
	Parameter LCLDELAY bound to: 15 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 18 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
	Parameter IAW bound to: 29 - type: integer 
	Parameter IBW bound to: 26 - type: integer 
	Parameter AW bound to: 26 - type: integer 
	Parameter BW bound to: 29 - type: integer 
	Parameter IW bound to: 26 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
	Parameter BW bound to: 29 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy__parameterized2' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy__parameterized2' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 55 - type: integer 
	Parameter OWID bound to: 24 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized3' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly__parameterized3' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized3' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'qtrstage' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/qtrstage.v:73]
	Parameter IWIDTH bound to: 24 - type: integer 
	Parameter OWIDTH bound to: 25 - type: integer 
	Parameter LGWIDTH bound to: 7 - type: integer 
	Parameter INVERSE bound to: 0 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 25 - type: integer 
	Parameter OWID bound to: 25 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized4' (5#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'qtrstage' (6#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/qtrstage.v:73]
INFO: [Synth 8-6157] synthesizing module 'laststage' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/laststage.v:46]
	Parameter IWIDTH bound to: 25 - type: integer 
	Parameter OWIDTH bound to: 25 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
	Parameter IWID bound to: 26 - type: integer 
	Parameter OWID bound to: 25 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized5' (6#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'laststage' (7#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/laststage.v:46]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bitreverse.v:47]
	Parameter LGSIZE bound to: 7 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (8#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/bitreverse.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fftmain' (9#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftmain.v:78]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:264]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:306]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'ft_wrapper' (10#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/new/dblclkfft_wrapper.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (11#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'fourier_transform_v1_0' (12#1) [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
WARNING: [Synth 8-3331] design convround__parameterized3 has unconnected port i_val[54]
WARNING: [Synth 8-3331] design convround__parameterized3 has unconnected port i_val[53]
WARNING: [Synth 8-3331] design convround__parameterized3 has unconnected port i_val[52]
WARNING: [Synth 8-3331] design convround__parameterized3 has unconnected port i_val[51]
WARNING: [Synth 8-3331] design convround__parameterized2 has unconnected port i_val[52]
WARNING: [Synth 8-3331] design convround__parameterized2 has unconnected port i_val[51]
WARNING: [Synth 8-3331] design convround__parameterized2 has unconnected port i_val[50]
WARNING: [Synth 8-3331] design convround__parameterized2 has unconnected port i_val[49]
WARNING: [Synth 8-3331] design convround__parameterized1 has unconnected port i_val[52]
WARNING: [Synth 8-3331] design convround__parameterized1 has unconnected port i_val[51]
WARNING: [Synth 8-3331] design convround__parameterized1 has unconnected port i_val[50]
WARNING: [Synth 8-3331] design convround__parameterized1 has unconnected port i_val[49]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[50]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[49]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[48]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[47]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[48]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[47]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[46]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[45]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[63]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[62]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[61]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[60]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[59]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[58]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[57]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[56]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[55]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[54]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[53]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[52]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[51]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[50]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[49]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[48]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[47]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[46]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[45]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[44]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[43]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[42]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[41]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[40]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[39]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[38]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[37]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[36]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[35]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[34]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[33]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[32]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1584.730 ; gain = 0.000 ; free physical = 359 ; free virtual = 25551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1584.730 ; gain = 0.000 ; free physical = 360 ; free virtual = 25556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1584.730 ; gain = 0.000 ; free physical = 360 ; free virtual = 25556
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_fixed25_to_float_0/dblclkfft_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_fixed25_to_float_0/dblclkfft_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_fixed25_to_float_0/dblclkfft_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_fixed25_to_float_0/dblclkfft_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_float_to_fixed21_0/dblclkfft_float_to_fixed21_0/float_to_fixed21_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed21_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/ip/dblclkfft_float_to_fixed21_0/dblclkfft_float_to_fixed21_0/float_to_fixed21_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed21_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2419.418 ; gain = 0.000 ; free physical = 198 ; free virtual = 24772
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2419.418 ; gain = 834.688 ; free physical = 314 ; free virtual = 24901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2419.418 ; gain = 834.688 ; free physical = 314 ; free virtual = 24901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/float_to_fixed21_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2419.418 ; gain = 834.688 ; free physical = 313 ; free virtual = 24902
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[9].acc_reg[10]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[8].acc_reg[9]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[7].acc_reg[8]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[6].acc_reg[7]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[5].acc_reg[6]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[4].acc_reg[5]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[3].acc_reg[4]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[2].acc_reg[3]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[1].acc_reg[2]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[0].acc_reg[1]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_reg[0]' and it is trimmed from '50' to '49' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[8].r_a_reg[9]' and it is trimmed from '18' to '2' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[8].r_a_reg[9]' and it is trimmed from '18' to '2' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[10].acc_reg[11]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[9].acc_reg[10]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[8].acc_reg[9]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[7].acc_reg[8]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[6].acc_reg[7]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[5].acc_reg[6]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[4].acc_reg[5]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[3].acc_reg[4]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[2].acc_reg[3]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[1].acc_reg[2]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENSTAGES[0].acc_reg[1]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_reg[0]' and it is trimmed from '54' to '53' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[9].r_a_reg[10]' and it is trimmed from '20' to '2' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element iaddr_reg_rep was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:139]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[9].r_a_reg[10]' and it is trimmed from '20' to '2' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'output_state_reg' in module 'ft_wrapper'
INFO: [Synth 8-5546] ROM "stin_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "output_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             output_idle |                               00 |                               00
    output_convert_first |                               01 |                               01
            output_delay |                               10 |                               10
             output_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'output_state_reg' using encoding 'sequential' in module 'ft_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 2419.418 ; gain = 834.688 ; free physical = 286 ; free virtual = 24891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |longbimpy                      |           3|      6258|
|2     |butterfly__GC0                 |           1|      2454|
|3     |fftstage__GC0                  |           1|       212|
|4     |longbimpy__parameterized0      |           3|      6496|
|5     |butterfly__parameterized0__GC0 |           1|      2560|
|6     |fftstage__parameterized0__GC0  |           1|       209|
|7     |longbimpy__parameterized1      |           6|      7295|
|8     |butterfly__parameterized1__GC0 |           1|      2637|
|9     |fftstage__parameterized1__GC0  |           1|      1164|
|10    |butterfly__parameterized2__GC0 |           1|      2669|
|11    |fftstage__parameterized2__GC0  |           1|       451|
|12    |longbimpy__parameterized2      |           3|      7552|
|13    |butterfly__parameterized3__GC0 |           1|      2743|
|14    |fftstage__parameterized3__GC0  |           1|       365|
|15    |fftmain__GC0                   |           1|      2312|
|16    |ft_wrapper__GC0                |           1|      1602|
|17    |user_logic__GC0                |           1|       377|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 36    
	   4 Input     55 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 72    
	   4 Input     53 Bit       Adders := 2     
	   3 Input     53 Bit       Adders := 2     
	   2 Input     51 Bit       Adders := 33    
	   4 Input     51 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   2 Input     49 Bit       Adders := 33    
	   4 Input     49 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 3     
	   2 Input     34 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 39    
	   2 Input     30 Bit       Adders := 78    
	   2 Input     29 Bit       Adders := 40    
	   2 Input     28 Bit       Adders := 44    
	   2 Input     27 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 8     
	   3 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 15    
	   3 Input     25 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 16    
	   3 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 14    
	   3 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 6     
	   3 Input     22 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 39    
	   2 Input     29 Bit         XORs := 78    
	   2 Input     28 Bit         XORs := 36    
	   2 Input     27 Bit         XORs := 36    
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 3     
	               55 Bit    Registers := 38    
	               54 Bit    Registers := 6     
	               53 Bit    Registers := 76    
	               52 Bit    Registers := 3     
	               51 Bit    Registers := 35    
	               50 Bit    Registers := 10    
	               49 Bit    Registers := 35    
	               48 Bit    Registers := 12    
	               46 Bit    Registers := 13    
	               44 Bit    Registers := 7     
	               42 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 39    
	               30 Bit    Registers := 78    
	               29 Bit    Registers := 72    
	               28 Bit    Registers := 108   
	               27 Bit    Registers := 33    
	               26 Bit    Registers := 40    
	               25 Bit    Registers := 24    
	               24 Bit    Registers := 19    
	               23 Bit    Registers := 15    
	               22 Bit    Registers := 17    
	               20 Bit    Registers := 87    
	               18 Bit    Registers := 51    
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 63    
+---RAMs : 
	              12K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              800 Bit         RAMs := 1     
	              768 Bit         RAMs := 2     
	              736 Bit         RAMs := 3     
	              704 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              368 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 3     
	  17 Input     54 Bit        Muxes := 1     
	   9 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 6     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 81    
	   2 Input     28 Bit        Muxes := 240   
	   2 Input     27 Bit        Muxes := 231   
	   2 Input     26 Bit        Muxes := 150   
	   2 Input     25 Bit        Muxes := 84    
	   2 Input     24 Bit        Muxes := 27    
	   2 Input     23 Bit        Muxes := 27    
	   2 Input     22 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bimpy__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module bimpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
Module longbimpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               49 Bit    Registers := 11    
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 11    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module convround__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
Module convround__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
Module convround__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
Module convround 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
Module butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     49 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               22 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module fftstage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
Module bimpy__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module bimpy__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
Module longbimpy__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 11    
	   2 Input     33 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               51 Bit    Registers := 11    
	               33 Bit    Registers := 1     
	               27 Bit    Registers := 11    
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module convround__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module butterfly__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     51 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module fftstage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               46 Bit    Registers := 2     
	               44 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
Module bimpy__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module bimpy__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
Module longbimpy__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     53 Bit       Adders := 12    
	   2 Input     34 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 12    
	               34 Bit    Registers := 1     
	               28 Bit    Registers := 12    
	               25 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
Module convround__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module convround__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module butterfly__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     53 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module fftstage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               46 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              736 Bit         RAMs := 2     
+---Muxes : 
	  17 Input     54 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
Module convround__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module butterfly__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     53 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module fftstage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               46 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              384 Bit         RAMs := 1     
	              368 Bit         RAMs := 1     
+---Muxes : 
	   9 Input     54 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
Module bimpy__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module bimpy__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module longbimpy__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 12    
	   2 Input     35 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 12    
	               35 Bit    Registers := 1     
	               29 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module convround__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module convround__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module butterfly__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     55 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              800 Bit         RAMs := 1     
Module fftstage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	              192 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
Module convround__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module convround__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module convround__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module convround__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module qtrstage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   3 Input     25 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               25 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
Module convround__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
Module convround__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
Module laststage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitreverse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module fftmain 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ft_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[7].r_a_reg[8]' and it is trimmed from '18' to '4' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[7].r_a_reg[8]' and it is trimmed from '18' to '4' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/fftstage.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[8].r_a_reg[9]' and it is trimmed from '20' to '4' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[8].r_a_reg[9]' and it is trimmed from '20' to '4' bits. [/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.srcs/sources_1/imports/generated_core/longbimpy.v:169]
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design fourier_transform_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\acc_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[0].r_a_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[0].acc_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[1].acc_reg[2][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[2].acc_reg[3][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[3].acc_reg[4][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[4].acc_reg[5][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[5].acc_reg[6][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[6].acc_reg[7][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENSTAGES[7].acc_reg[8][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[1].r_a_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[2].r_a_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[3].r_a_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[4].r_a_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[5].r_a_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[6].r_a_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[7].r_a_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy:/\GENCOPIES[8].r_a_reg[9][1] )
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[9].genmpy/o_r_reg[27]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (acc_reg[0][31]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[0].acc_reg[1][33]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[1].acc_reg[2][35]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[2].acc_reg[3][37]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[3].acc_reg[4][39]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[4].acc_reg[5][41]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[5].acc_reg[6][43]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[6].acc_reg[7][45]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[7].acc_reg[8][47]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[0].r_a_reg[1][17]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[1].r_a_reg[2][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[2].r_a_reg[3][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[2].r_a_reg[3][14]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[2].r_a_reg[3][13]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][14]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][13]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][12]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][11]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][14]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][13]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][12]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][11]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][10]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][9]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][14]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][13]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][12]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][11]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][10]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][9]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][8]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][7]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][15]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][14]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][13]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][12]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][11]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][10]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][9]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][8]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][7]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][6]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][5]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[7].r_a_reg[8][3]) is unused and will be removed from module longbimpy.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[8].r_a_reg[9][1]) is unused and will be removed from module longbimpy.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\acc_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[0].acc_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[1].acc_reg[2][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[2].acc_reg[3][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[3].acc_reg[4][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[4].acc_reg[5][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[5].acc_reg[6][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[6].acc_reg[7][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[7].acc_reg[8][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized0:/\GENSTAGES[8].acc_reg[9][50] )
WARNING: [Synth 8-3332] Sequential element (acc_reg[0][32]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[0].acc_reg[1][34]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[1].acc_reg[2][36]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[2].acc_reg[3][38]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[3].acc_reg[4][40]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[4].acc_reg[5][42]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[5].acc_reg[6][44]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[6].acc_reg[7][46]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[7].acc_reg[8][48]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[8].acc_reg[9][50]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[2].r_a_reg[3][15]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[2].r_a_reg[3][14]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][15]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][14]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][13]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[3].r_a_reg[4][12]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][15]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][14]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][13]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][12]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][11]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[4].r_a_reg[5][10]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][15]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][14]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][13]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][12]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][11]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][10]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][9]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[5].r_a_reg[6][8]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][15]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][14]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][13]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][12]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][11]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][10]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][9]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][8]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][7]) is unused and will be removed from module longbimpy__parameterized0.
WARNING: [Synth 8-3332] Sequential element (GENCOPIES[6].r_a_reg[7][6]) is unused and will be removed from module longbimpy__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\acc_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[0].r_a_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[0].acc_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[1].acc_reg[2][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[2].acc_reg[3][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[3].acc_reg[4][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[4].acc_reg[5][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[5].acc_reg[6][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[6].acc_reg[7][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[7].acc_reg[8][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENSTAGES[8].acc_reg[9][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[1].r_a_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[2].r_a_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[3].r_a_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[4].r_a_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[5].r_a_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[6].r_a_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[7].r_a_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[8].r_a_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized1:/\GENCOPIES[9].r_a_reg[10][1] )
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[10].genmpy/o_r_reg[29]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (acc_reg[0][33]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[0].acc_reg[1][35]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[1].acc_reg[2][37]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[2].acc_reg[3][39]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[3].acc_reg[4][41]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[4].acc_reg[5][43]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[5].acc_reg[6][45]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[6].acc_reg[7][47]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[7].acc_reg[8][49]) is unused and will be removed from module longbimpy__parameterized1.
WARNING: [Synth 8-3332] Sequential element (GENSTAGES[8].acc_reg[9][51]) is unused and will be removed from module longbimpy__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'stage_32i_5/ib_c_reg[1]' (FDE) to 'stage_32i_5/ib_c_reg[12]'
INFO: [Synth 8-3886] merging instance 'stage_32i_5/ib_c_reg[6]' (FDE) to 'stage_32i_5/ib_c_reg[21]'
INFO: [Synth 8-3886] merging instance 'stage_32i_5/ib_c_reg[25]' (FDE) to 'stage_32i_5/ib_c_reg[26]'
INFO: [Synth 8-3886] merging instance 'stage_32i_5/ib_c_reg[33]' (FDE) to 'stage_32i_5/ib_c_reg[48]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[0]' (FDE) to 'stage_16i_7/ib_c_reg[27]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[1]' (FDE) to 'stage_16i_7/ib_c_reg[18]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[2]' (FDE) to 'stage_16i_7/ib_c_reg[22]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[3]' (FDE) to 'stage_16i_7/ib_c_reg[20]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[4]' (FDE) to 'stage_16i_7/ib_c_reg[23]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[5]' (FDE) to 'stage_16i_7/ib_c_reg[24]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[6]' (FDE) to 'stage_16i_7/ib_c_reg[27]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[7]' (FDE) to 'stage_16i_7/ib_c_reg[24]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[8]' (FDE) to 'stage_16i_7/ib_c_reg[17]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[9]' (FDE) to 'stage_16i_7/ib_c_reg[23]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[10]' (FDE) to 'stage_16i_7/ib_c_reg[23]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[11]' (FDE) to 'stage_16i_7/ib_c_reg[17]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[12]' (FDE) to 'stage_16i_7/ib_c_reg[18]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[13]' (FDE) to 'stage_16i_7/ib_c_reg[15]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[14]' (FDE) to 'stage_16i_7/ib_c_reg[15]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[16]' (FDE) to 'stage_16i_7/ib_c_reg[23]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[19]' (FDE) to 'stage_16i_7/ib_c_reg[24]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[21]' (FDE) to 'stage_16i_7/ib_c_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_16i_7/\ib_c_reg[22] )
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[25]' (FDE) to 'stage_16i_7/ib_c_reg[26]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[29]' (FDE) to 'stage_16i_7/ib_c_reg[49]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[30]' (FDE) to 'stage_16i_7/ib_c_reg[47]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[31]' (FDE) to 'stage_16i_7/ib_c_reg[50]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[32]' (FDE) to 'stage_16i_7/ib_c_reg[51]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[33]' (FDE) to 'stage_16i_7/ib_c_reg[48]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[34]' (FDE) to 'stage_16i_7/ib_c_reg[51]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[35]' (FDE) to 'stage_16i_7/ib_c_reg[44]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[36]' (FDE) to 'stage_16i_7/ib_c_reg[50]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[37]' (FDE) to 'stage_16i_7/ib_c_reg[50]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[38]' (FDE) to 'stage_16i_7/ib_c_reg[44]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[39]' (FDE) to 'stage_16i_7/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[40]' (FDE) to 'stage_16i_7/ib_c_reg[42]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[41]' (FDE) to 'stage_16i_7/ib_c_reg[42]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[43]' (FDE) to 'stage_16i_7/ib_c_reg[50]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[45]' (FDE) to 'stage_16i_7/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_16i_7/ib_c_reg[46]' (FDE) to 'stage_16i_7/ib_c_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\acc_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[0].acc_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[1].acc_reg[2][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[2].acc_reg[3][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[3].acc_reg[4][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[4].acc_reg[5][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[5].acc_reg[6][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[6].acc_reg[7][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[7].acc_reg[8][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[8].acc_reg[9][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (longbimpy__parameterized2:/\GENSTAGES[9].acc_reg[10][54] )
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[0]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[1]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[2]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[3]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[4]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[5]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[6]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[7]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[8]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[9]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[10]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[11]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[12]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[13]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[14]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[15]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[16]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[17]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[18]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[19]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[20]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[21]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[22]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[23]' (FDE) to 'stage_8i_9/ib_c_reg[25]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[24]' (FDE) to 'stage_8i_9/ib_c_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_8i_9/\ib_c_reg[25] )
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[26]' (FDE) to 'stage_8i_9/ib_c_reg[27]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[29]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[30]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[31]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[32]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[33]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[34]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[35]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[36]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[37]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[38]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[39]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[40]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[41]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[42]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[43]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[44]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[45]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[46]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[47]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[48]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[49]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[50]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[51]' (FDE) to 'stage_8i_9/ib_c_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage_8i_9/ib_c_reg[52]' (FDE) to 'stage_8i_9/ib_c_reg[55]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (user_logic_insti_12/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'user_logic_insti_12/axi_rresp_reg[0]' (FDRE) to 'user_logic_insti_12/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_insti_12/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'user_logic_insti_12/axi_bresp_reg[0]' (FDRE) to 'user_logic_insti_12/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_insti_12/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[0]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[1]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[1]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[4]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[2]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[3]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[6]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[4]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[5]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[5]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[10]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[6]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[7]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[7]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'FWBFLY.bfly__3i_8/r_coef_reg[8]' (FDE) to 'FWBFLY.bfly__3i_8/r_coef_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FWBFLY.bfly__3i_8 /\r_coef_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FWBFLY.bfly__3i_8 /\r_coef_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FWBFLY.bfly__2i_6 /\r_coef_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FWBFLY.bfly__2i_6 /\r_coef_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_128i_1/\ib_b_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FWBFLY.bflyi_0 /\r_right_reg[20] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:47 . Memory (MB): peak = 2419.418 ; gain = 834.688 ; free physical = 201 ; free virtual = 24843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|fftstage               | ib_c_reg   | 64x50         | Block RAM      | 
|fftstage               | ib_c_reg   | 32x52         | Block RAM      | 
|fourier_transform_v1_0 | ib_c_reg   | 64x50         | Block RAM      | 
|fourier_transform_v1_0 | ib_c_reg   | 32x52         | Block RAM      | 
+-----------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fftstage:                 | omem_reg   | 64 x 44(READ_FIRST)    | W |   | 64 x 44(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|fftstage:                 | imem_reg   | 64 x 42(READ_FIRST)    | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|fftstage__parameterized0: | omem_reg   | 32 x 46(READ_FIRST)    | W |   | 32 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|fftstage__parameterized0: | imem_reg   | 32 x 44(READ_FIRST)    | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|bitreverse:               | brmem_reg  | 256 x 50(READ_FIRST)   | W |   | 256 x 50(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+---------------+-----------+----------------------+-----------------+
|Module Name            | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------+---------------+-----------+----------------------+-----------------+
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 44              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 46              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 48              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 16 x 46              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 16 x 46              | RAM16X1S x 46   | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 48              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 8 x 48               | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 8 x 46               | RAM16X1S x 46   | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 50              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 4 x 48               | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 4 x 48               | RAM16X1S x 48   | 
+-----------------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_7/imem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_7/imem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_7/imem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_0/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_0/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_128i_1/i_0/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_7/imem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_7/imem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_7/imem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_0/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_0/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stage_64i_3/i_0/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |longbimpy                      |           2|      3772|
|2     |butterfly__GC0                 |           1|      1307|
|3     |fftstage__GC0                  |           1|       281|
|4     |longbimpy__parameterized0      |           2|      4054|
|5     |butterfly__parameterized0__GC0 |           1|      1603|
|6     |fftstage__parameterized0__GC0  |           1|       301|
|7     |longbimpy__parameterized1      |           1|      4405|
|8     |butterfly__parameterized1__GC0 |           1|      1662|
|9     |fftstage__parameterized1__GC0  |           1|       600|
|10    |butterfly__parameterized2__GC0 |           1|      1580|
|11    |fftstage__parameterized2__GC0  |           1|       478|
|12    |longbimpy__parameterized2      |           1|      4696|
|13    |butterfly__parameterized3__GC0 |           1|      1615|
|14    |fftstage__parameterized3__GC0  |           1|       433|
|15    |fftmain__GC0                   |           1|      1689|
|16    |ft_wrapper__GC0                |           1|       452|
|17    |user_logic__GC0                |           1|       216|
|18    |longbimpy__parameterized2__1   |           1|      4722|
|19    |longbimpy__parameterized1__1   |           2|      4408|
|20    |longbimpy__parameterized0__1   |           1|      4056|
|21    |longbimpy__1                   |           1|      3774|
|22    |longbimpy__parameterized2__2   |           1|      2504|
|23    |longbimpy__parameterized1__2   |           1|      4403|
|24    |longbimpy__parameterized1__3   |           1|      4390|
|25    |longbimpy__parameterized1__4   |           1|      4391|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:03:10 . Memory (MB): peak = 2875.676 ; gain = 1290.945 ; free physical = 100 ; free virtual = 24073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\u_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\r_b_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\acc_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[0].r_b_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[0].acc_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[1].r_b_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[1].acc_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[2].r_b_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[2].acc_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[3].r_b_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[3].acc_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[4].r_b_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[4].acc_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[5].r_b_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[5].acc_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[6].r_b_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[6].acc_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[7].r_b_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[7].acc_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[8].r_b_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[8].acc_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENCOPIES[9].r_b_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[9].acc_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\GENSTAGES[10].acc_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3 /\o_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3 /\u_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3 /\r_b_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3 /\acc_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3 /\GENCOPIES[0].r_b_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3 /\GENSTAGES[0].acc_reg[1][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:03:13 . Memory (MB): peak = 2879.676 ; gain = 1294.945 ; free physical = 100 ; free virtual = 24073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fftstage:                 | omem_reg   | 64 x 44(READ_FIRST)    | W |   | 64 x 44(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|fftstage:                 | imem_reg   | 64 x 42(READ_FIRST)    | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|fftstage__parameterized0: | omem_reg   | 32 x 46(READ_FIRST)    | W |   | 32 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|fftstage__parameterized0: | imem_reg   | 32 x 44(READ_FIRST)    | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|bitreverse:               | brmem_reg  | 256 x 50(READ_FIRST)   | W |   | 256 x 50(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-----------------------+---------------+-----------+----------------------+-----------------+
|Module Name            | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------+---------------+-----------+----------------------+-----------------+
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 44              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 46              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 48              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 16 x 46              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 16 x 46              | RAM16X1S x 46   | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 48              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 8 x 48               | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 8 x 46               | RAM16X1S x 46   | 
|fourier_transform_v1_0 | fifo_left_reg | Implied   | 16 x 50              | RAM32M16 x 4    | 
|fourier_transform_v1_0 | omem_reg      | Implied   | 4 x 48               | RAM32M16 x 4    | 
|fourier_transform_v1_0 | imem_reg      | Implied   | 4 x 48               | RAM16X1S x 48   | 
+-----------------------+---------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |longbimpy                      |           2|      3772|
|2     |butterfly__GC0                 |           1|      1307|
|3     |fftstage__GC0                  |           1|       281|
|4     |longbimpy__parameterized0      |           2|      4054|
|5     |butterfly__parameterized0__GC0 |           1|      1603|
|6     |fftstage__parameterized0__GC0  |           1|       301|
|7     |longbimpy__parameterized1      |           1|      4405|
|8     |butterfly__parameterized1__GC0 |           1|      1662|
|9     |fftstage__parameterized1__GC0  |           1|       600|
|10    |butterfly__parameterized2__GC0 |           1|      1576|
|11    |fftstage__parameterized2__GC0  |           1|       478|
|12    |longbimpy__parameterized2      |           1|      4696|
|13    |butterfly__parameterized3__GC0 |           1|      1611|
|14    |fftstage__parameterized3__GC0  |           1|       433|
|15    |fftmain__GC0                   |           1|      1689|
|16    |ft_wrapper__GC0                |           1|       452|
|17    |user_logic__GC0                |           1|       216|
|18    |longbimpy__parameterized2__1   |           1|      4580|
|19    |longbimpy__parameterized1__1   |           1|      4408|
|20    |longbimpy__parameterized0__1   |           1|      4056|
|21    |longbimpy__1                   |           1|      3774|
|22    |longbimpy__parameterized2__2   |           1|      2504|
|23    |longbimpy__parameterized1__2   |           1|      4403|
|24    |longbimpy__parameterized1__3   |           1|      4390|
|25    |longbimpy__parameterized1__4   |           1|      4391|
|26    |longbimpy__parameterized1__5   |           1|      4271|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:03:28 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 117 ; free virtual = 24049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:32 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 124 ; free virtual = 24044
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:03:32 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 123 ; free virtual = 24044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:38 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 108 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:38 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 109 ; free virtual = 24033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:39 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 108 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:40 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 108 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/r_s_reg[11]                  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][16] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][14] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][12] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][10] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][8]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][6]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][4]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][2]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][0]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[4].r_a_reg[5][1]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[5].r_a_reg[6][1]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[6].r_a_reg[7][1]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[7].r_a_reg[8][1]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p1/GENCOPIES[8].r_a_reg[9][0]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/r_s_reg[11]                  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][16] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][14] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][12] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][10] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][8]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][6]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][4]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][2]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][0]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[4].r_a_reg[5][1]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[5].r_a_reg[6][1]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[6].r_a_reg[7][1]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[7].r_a_reg[8][1]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p2/GENCOPIES[8].r_a_reg[9][0]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/r_s_reg[11]                  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][16] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][14] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][12] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][10] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][8]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][6]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][4]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][2]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][0]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[4].r_a_reg[5][1]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[5].r_a_reg[6][1]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[6].r_a_reg[7][1]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[7].r_a_reg[8][1]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/p3/GENCOPIES[8].r_a_reg[9][0]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/r_s_reg[11]                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][16]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][14]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][12]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][10]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][8]   | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][6]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][4]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][2]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENSTAGES[9].acc_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p1/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/r_s_reg[11]                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][16]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][14]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][12]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][10]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][8]   | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][6]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][4]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][2]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENSTAGES[9].acc_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p2/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/r_s_reg[11]                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][16]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][14]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][12]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][10]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][8]   | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][6]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][4]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][2]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENSTAGES[9].acc_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/p3/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p1/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p2/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/p3/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/r_coef_2_reg[53]                 | 3      | 49    | NO           | NO                 | YES               | 49     | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p1/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][0]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p2/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/r_s_reg[12]                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][18] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][16] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][14] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][12] | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][10] | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][8]  | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][6]  | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][4]  | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][2]  | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1]    | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[4].r_a_reg[5][1]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[5].r_a_reg[6][1]    | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[6].r_a_reg[7][1]    | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[7].r_a_reg[8][1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[8].r_a_reg[9][1]    | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/p3/GENCOPIES[9].r_a_reg[10][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/r_coef_2_reg[53]                 | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/r_s_reg[12]                    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][18]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][16]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][14]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][12]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][10]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][8]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][6]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][4]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][2]   | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENSTAGES[10].acc_reg[11][0]   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1]     | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1]     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1]     | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[4].r_a_reg[5][1]     | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[5].r_a_reg[6][1]     | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[6].r_a_reg[7][1]     | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[7].r_a_reg[8][1]     | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[8].r_a_reg[9][1]     | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p1/GENCOPIES[9].r_a_reg[10][1]    | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/r_s_reg[12]                    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][18]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][16]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][14]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][12]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][10]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][8]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][6]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][4]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][2]   | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENSTAGES[10].acc_reg[11][0]   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1]     | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1]     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1]     | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[4].r_a_reg[5][1]     | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[5].r_a_reg[6][1]     | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[6].r_a_reg[7][1]     | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[7].r_a_reg[8][1]     | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[8].r_a_reg[9][1]     | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p2/GENCOPIES[9].r_a_reg[10][1]    | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/r_s_reg[12]                    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][18]  | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][16]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][14]  | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][12]  | 7      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][10]  | 8      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][8]   | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][6]   | 10     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][4]   | 11     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENSTAGES[10].acc_reg[11][2]   | 12     | 2     | NO           | YES                | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1]     | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1]     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1]     | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[4].r_a_reg[5][1]     | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[5].r_a_reg[6][1]     | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[6].r_a_reg[7][1]     | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[7].r_a_reg[8][1]     | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[8].r_a_reg[9][1]     | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/p3/GENCOPIES[9].r_a_reg[10][1]    | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/r_coef_2_reg[55]                  | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_4/omem_reg[1][49]                               | 3      | 50    | NO           | NO                 | YES               | 50     | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/FWBFLY.bfly/o_aux_reg                       | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/FWBFLY.bfly/o_aux_reg                        | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_32/FWBFLY.bfly/o_aux_reg                        | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_16/FWBFLY.bfly/o_aux_reg                        | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/gppfft_inst/stage_8/FWBFLY.bfly/o_aux_reg                         | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-----------------------+------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |dblclkfft_float_to_fixed21_0 |         1|
|2     |dblclkfft_fixed25_to_float_0 |         2|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |dblclkfft_fixed25_to_float_0_bbox_2 |     1|
|2     |dblclkfft_fixed25_to_float_0_bbox_3 |     1|
|3     |dblclkfft_float_to_fixed21_0_bbox_1 |     1|
|4     |BUFG                                |     1|
|5     |CARRY8                              |  1907|
|6     |LUT1                                |  1569|
|7     |LUT2                                |  6887|
|8     |LUT3                                |  2270|
|9     |LUT4                                |  5560|
|10    |LUT5                                |  4461|
|11    |LUT6                                |   146|
|12    |RAM16X1S                            |   140|
|13    |RAM32M16                            |    32|
|14    |RAMB18E2_10                         |     1|
|15    |RAMB18E2_5                          |     2|
|16    |RAMB18E2_6                          |     2|
|17    |RAMB18E2_7                          |     1|
|18    |RAMB18E2_8                          |     1|
|19    |RAMB18E2_9                          |     1|
|20    |RAMB36E2                            |     2|
|21    |RAMB36E2_1                          |     1|
|22    |SRL16E                              |   687|
|23    |SRLC32E                             |     5|
|24    |FDCE                                |    84|
|25    |FDRE                                | 20523|
|26    |FDSE                                |     8|
|27    |IBUF                                |    49|
|28    |OBUF                                |    73|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------+------+
|      |Instance                             |Module                        |Cells |
+------+-------------------------------------+------------------------------+------+
|1     |top                                  |                              | 44505|
|2     |  user_logic_inst                    |user_logic                    | 44367|
|3     |    ft_wrapper_0                     |ft_wrapper                    | 44251|
|4     |      gppfft_inst                    |fftmain                       | 43945|
|5     |        revstage                     |bitreverse                    |    74|
|6     |        stage_128                    |fftstage                      |  7639|
|7     |          \FWBFLY.bfly               |butterfly                     |  7509|
|8     |            do_rnd_left_i            |convround                     |    44|
|9     |            do_rnd_left_r            |convround_175                 |    44|
|10    |            do_rnd_right_i           |convround_176                 |    52|
|11    |            do_rnd_right_r           |convround_177                 |    52|
|12    |            p1                       |longbimpy                     |  2386|
|13    |              \GENSTAGES[0].genmpy   |bimpy_203                     |   114|
|14    |              \GENSTAGES[1].genmpy   |bimpy_204                     |   114|
|15    |              \GENSTAGES[2].genmpy   |bimpy_205                     |   114|
|16    |              \GENSTAGES[3].genmpy   |bimpy_206                     |   114|
|17    |              \GENSTAGES[4].genmpy   |bimpy_207                     |   114|
|18    |              \GENSTAGES[5].genmpy   |bimpy_208                     |   114|
|19    |              \GENSTAGES[6].genmpy   |bimpy_209                     |   114|
|20    |              \GENSTAGES[7].genmpy   |bimpy_210                     |   112|
|21    |              \GENSTAGES[8].genmpy   |bimpy_211                     |   103|
|22    |              \GENSTAGES[9].genmpy   |bimpy_212                     |    52|
|23    |              lmpy_0                 |bimpy_213                     |   107|
|24    |              lmpy_1                 |bimpy_214                     |    78|
|25    |            p2                       |longbimpy_178                 |  2242|
|26    |              \GENSTAGES[0].genmpy   |bimpy_191                     |   114|
|27    |              \GENSTAGES[1].genmpy   |bimpy_192                     |   114|
|28    |              \GENSTAGES[2].genmpy   |bimpy_193                     |   114|
|29    |              \GENSTAGES[3].genmpy   |bimpy_194                     |   114|
|30    |              \GENSTAGES[4].genmpy   |bimpy_195                     |   114|
|31    |              \GENSTAGES[5].genmpy   |bimpy_196                     |   114|
|32    |              \GENSTAGES[6].genmpy   |bimpy_197                     |   114|
|33    |              \GENSTAGES[7].genmpy   |bimpy_198                     |   112|
|34    |              \GENSTAGES[8].genmpy   |bimpy_199                     |   103|
|35    |              \GENSTAGES[9].genmpy   |bimpy_200                     |    52|
|36    |              lmpy_0                 |bimpy_201                     |   107|
|37    |              lmpy_1                 |bimpy_202                     |    78|
|38    |            p3                       |longbimpy_179                 |  2299|
|39    |              \GENSTAGES[0].genmpy   |bimpy                         |   114|
|40    |              \GENSTAGES[1].genmpy   |bimpy_180                     |   114|
|41    |              \GENSTAGES[2].genmpy   |bimpy_181                     |   114|
|42    |              \GENSTAGES[3].genmpy   |bimpy_182                     |   114|
|43    |              \GENSTAGES[4].genmpy   |bimpy_183                     |   114|
|44    |              \GENSTAGES[5].genmpy   |bimpy_184                     |   114|
|45    |              \GENSTAGES[6].genmpy   |bimpy_185                     |   114|
|46    |              \GENSTAGES[7].genmpy   |bimpy_186                     |   112|
|47    |              \GENSTAGES[8].genmpy   |bimpy_187                     |   103|
|48    |              \GENSTAGES[9].genmpy   |bimpy_188                     |    52|
|49    |              lmpy_0                 |bimpy_189                     |   107|
|50    |              lmpy_1                 |bimpy_190                     |    78|
|51    |        stage_16                     |fftstage__parameterized2      |  8912|
|52    |          \FWBFLY.bfly               |butterfly__parameterized2     |  8647|
|53    |            do_rnd_left_i            |convround__parameterized2     |    48|
|54    |            do_rnd_left_r            |convround__parameterized2_130 |    48|
|55    |            do_rnd_right_i           |convround__parameterized2_131 |    58|
|56    |            do_rnd_right_r           |convround__parameterized2_132 |    58|
|57    |            p1                       |longbimpy__parameterized1_133 |  2747|
|58    |              \GENSTAGES[0].genmpy   |bimpy__parameterized1_162     |   122|
|59    |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_163     |    57|
|60    |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_164     |   122|
|61    |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_165     |   122|
|62    |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_166     |   122|
|63    |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_167     |   122|
|64    |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_168     |   122|
|65    |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_169     |   122|
|66    |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_170     |   122|
|67    |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_171     |   120|
|68    |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_172     |   112|
|69    |              lmpy_0                 |bimpy__parameterized1_173     |   115|
|70    |              lmpy_1                 |bimpy__parameterized1_174     |    84|
|71    |            p2                       |longbimpy__parameterized1_134 |  2577|
|72    |              \GENSTAGES[0].genmpy   |bimpy__parameterized1_149     |   122|
|73    |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_150     |    57|
|74    |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_151     |   122|
|75    |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_152     |   122|
|76    |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_153     |   122|
|77    |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_154     |   122|
|78    |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_155     |   122|
|79    |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_156     |   122|
|80    |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_157     |   122|
|81    |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_158     |   120|
|82    |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_159     |   112|
|83    |              lmpy_0                 |bimpy__parameterized1_160     |   115|
|84    |              lmpy_1                 |bimpy__parameterized1_161     |    84|
|85    |            p3                       |longbimpy__parameterized1_135 |  2598|
|86    |              \GENSTAGES[0].genmpy   |bimpy__parameterized1_136     |   119|
|87    |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_137     |    55|
|88    |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_138     |   119|
|89    |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_139     |   119|
|90    |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_140     |   119|
|91    |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_141     |   119|
|92    |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_142     |   119|
|93    |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_143     |   119|
|94    |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_144     |   119|
|95    |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_145     |   117|
|96    |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_146     |   109|
|97    |              lmpy_0                 |bimpy__parameterized1_147     |   113|
|98    |              lmpy_1                 |bimpy__parameterized1_148     |    82|
|99    |        stage_2                      |laststage                     |   381|
|100   |          do_rnd_i                   |convround__parameterized5     |    53|
|101   |          do_rnd_r                   |convround__parameterized5_129 |    53|
|102   |        stage_32                     |fftstage__parameterized1      |  9159|
|103   |          \FWBFLY.bfly               |butterfly__parameterized1     |  8888|
|104   |            do_rnd_left_i            |convround__parameterized1     |    72|
|105   |            do_rnd_left_r            |convround__parameterized1_86  |    72|
|106   |            do_rnd_right_i           |convround__parameterized1_87  |    55|
|107   |            do_rnd_right_r           |convround__parameterized1_88  |    55|
|108   |            p1                       |longbimpy__parameterized1     |  2751|
|109   |              \GENSTAGES[0].genmpy   |bimpy__parameterized1_116     |   122|
|110   |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_117     |    57|
|111   |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_118     |   122|
|112   |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_119     |   122|
|113   |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_120     |   122|
|114   |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_121     |   122|
|115   |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_122     |   122|
|116   |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_123     |   122|
|117   |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_124     |   122|
|118   |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_125     |   120|
|119   |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_126     |   112|
|120   |              lmpy_0                 |bimpy__parameterized1_127     |   115|
|121   |              lmpy_1                 |bimpy__parameterized1_128     |    84|
|122   |            p2                       |longbimpy__parameterized1_89  |  2593|
|123   |              \GENSTAGES[0].genmpy   |bimpy__parameterized1_103     |   122|
|124   |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_104     |    57|
|125   |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_105     |   122|
|126   |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_106     |   122|
|127   |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_107     |   122|
|128   |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_108     |   122|
|129   |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_109     |   122|
|130   |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_110     |   122|
|131   |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_111     |   122|
|132   |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_112     |   120|
|133   |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_113     |   112|
|134   |              lmpy_0                 |bimpy__parameterized1_114     |   115|
|135   |              lmpy_1                 |bimpy__parameterized1_115     |    84|
|136   |            p3                       |longbimpy__parameterized1_90  |  2662|
|137   |              \GENSTAGES[0].genmpy   |bimpy__parameterized1         |   122|
|138   |              \GENSTAGES[10].genmpy  |bimpy__parameterized1_91      |    57|
|139   |              \GENSTAGES[1].genmpy   |bimpy__parameterized1_92      |   122|
|140   |              \GENSTAGES[2].genmpy   |bimpy__parameterized1_93      |   122|
|141   |              \GENSTAGES[3].genmpy   |bimpy__parameterized1_94      |   122|
|142   |              \GENSTAGES[4].genmpy   |bimpy__parameterized1_95      |   122|
|143   |              \GENSTAGES[5].genmpy   |bimpy__parameterized1_96      |   122|
|144   |              \GENSTAGES[6].genmpy   |bimpy__parameterized1_97      |   122|
|145   |              \GENSTAGES[7].genmpy   |bimpy__parameterized1_98      |   129|
|146   |              \GENSTAGES[8].genmpy   |bimpy__parameterized1_99      |   120|
|147   |              \GENSTAGES[9].genmpy   |bimpy__parameterized1_100     |   112|
|148   |              lmpy_0                 |bimpy__parameterized1_101     |   115|
|149   |              lmpy_1                 |bimpy__parameterized1_102     |    84|
|150   |        stage_4                      |qtrstage                      |   809|
|151   |          do_rnd_diff_i              |convround__parameterized4     |    74|
|152   |          do_rnd_diff_r              |convround__parameterized4_83  |    54|
|153   |          do_rnd_sum_i               |convround__parameterized4_84  |    25|
|154   |          do_rnd_sum_r               |convround__parameterized4_85  |    25|
|155   |        stage_64                     |fftstage__parameterized0      |  8015|
|156   |          \FWBFLY.bfly               |butterfly__parameterized0     |  7886|
|157   |            do_rnd_left_i            |convround__parameterized0     |    46|
|158   |            do_rnd_left_r            |convround__parameterized0_43  |    46|
|159   |            do_rnd_right_i           |convround__parameterized0_44  |    56|
|160   |            do_rnd_right_r           |convround__parameterized0_45  |    56|
|161   |            p1                       |longbimpy__parameterized0     |  2490|
|162   |              \GENSTAGES[0].genmpy   |bimpy__parameterized0_71      |   118|
|163   |              \GENSTAGES[1].genmpy   |bimpy__parameterized0_72      |   118|
|164   |              \GENSTAGES[2].genmpy   |bimpy__parameterized0_73      |   118|
|165   |              \GENSTAGES[3].genmpy   |bimpy__parameterized0_74      |   118|
|166   |              \GENSTAGES[4].genmpy   |bimpy__parameterized0_75      |   118|
|167   |              \GENSTAGES[5].genmpy   |bimpy__parameterized0_76      |   118|
|168   |              \GENSTAGES[6].genmpy   |bimpy__parameterized0_77      |   118|
|169   |              \GENSTAGES[7].genmpy   |bimpy__parameterized0_78      |   118|
|170   |              \GENSTAGES[8].genmpy   |bimpy__parameterized0_79      |   112|
|171   |              \GENSTAGES[9].genmpy   |bimpy__parameterized0_80      |   103|
|172   |              lmpy_0                 |bimpy__parameterized0_81      |   111|
|173   |              lmpy_1                 |bimpy__parameterized0_82      |    81|
|174   |            p2                       |longbimpy__parameterized0_46  |  2340|
|175   |              \GENSTAGES[0].genmpy   |bimpy__parameterized0_59      |   118|
|176   |              \GENSTAGES[1].genmpy   |bimpy__parameterized0_60      |   118|
|177   |              \GENSTAGES[2].genmpy   |bimpy__parameterized0_61      |   118|
|178   |              \GENSTAGES[3].genmpy   |bimpy__parameterized0_62      |   118|
|179   |              \GENSTAGES[4].genmpy   |bimpy__parameterized0_63      |   118|
|180   |              \GENSTAGES[5].genmpy   |bimpy__parameterized0_64      |   118|
|181   |              \GENSTAGES[6].genmpy   |bimpy__parameterized0_65      |   118|
|182   |              \GENSTAGES[7].genmpy   |bimpy__parameterized0_66      |   118|
|183   |              \GENSTAGES[8].genmpy   |bimpy__parameterized0_67      |   112|
|184   |              \GENSTAGES[9].genmpy   |bimpy__parameterized0_68      |   103|
|185   |              lmpy_0                 |bimpy__parameterized0_69      |   111|
|186   |              lmpy_1                 |bimpy__parameterized0_70      |    81|
|187   |            p3                       |longbimpy__parameterized0_47  |  2399|
|188   |              \GENSTAGES[0].genmpy   |bimpy__parameterized0         |   118|
|189   |              \GENSTAGES[1].genmpy   |bimpy__parameterized0_48      |   118|
|190   |              \GENSTAGES[2].genmpy   |bimpy__parameterized0_49      |   118|
|191   |              \GENSTAGES[3].genmpy   |bimpy__parameterized0_50      |   118|
|192   |              \GENSTAGES[4].genmpy   |bimpy__parameterized0_51      |   118|
|193   |              \GENSTAGES[5].genmpy   |bimpy__parameterized0_52      |   118|
|194   |              \GENSTAGES[6].genmpy   |bimpy__parameterized0_53      |   118|
|195   |              \GENSTAGES[7].genmpy   |bimpy__parameterized0_54      |   118|
|196   |              \GENSTAGES[8].genmpy   |bimpy__parameterized0_55      |   112|
|197   |              \GENSTAGES[9].genmpy   |bimpy__parameterized0_56      |   103|
|198   |              lmpy_0                 |bimpy__parameterized0_57      |   111|
|199   |              lmpy_1                 |bimpy__parameterized0_58      |    81|
|200   |        stage_8                      |fftstage__parameterized3      |  8950|
|201   |          \FWBFLY.bfly               |butterfly__parameterized3     |  8684|
|202   |            do_rnd_left_i            |convround__parameterized3     |    75|
|203   |            do_rnd_left_r            |convround__parameterized3_0   |    75|
|204   |            do_rnd_right_i           |convround__parameterized3_1   |    57|
|205   |            do_rnd_right_r           |convround__parameterized3_2   |    57|
|206   |            p1                       |longbimpy__parameterized2     |  2856|
|207   |              \GENSTAGES[0].genmpy   |bimpy__parameterized2_30      |   127|
|208   |              \GENSTAGES[10].genmpy  |bimpy__parameterized2_31      |   112|
|209   |              \GENSTAGES[1].genmpy   |bimpy__parameterized2_32      |   127|
|210   |              \GENSTAGES[2].genmpy   |bimpy__parameterized2_33      |   127|
|211   |              \GENSTAGES[3].genmpy   |bimpy__parameterized2_34      |   127|
|212   |              \GENSTAGES[4].genmpy   |bimpy__parameterized2_35      |   127|
|213   |              \GENSTAGES[5].genmpy   |bimpy__parameterized2_36      |   127|
|214   |              \GENSTAGES[6].genmpy   |bimpy__parameterized2_37      |   127|
|215   |              \GENSTAGES[7].genmpy   |bimpy__parameterized2_38      |   127|
|216   |              \GENSTAGES[8].genmpy   |bimpy__parameterized2_39      |   126|
|217   |              \GENSTAGES[9].genmpy   |bimpy__parameterized2_40      |   120|
|218   |              lmpy_0                 |bimpy__parameterized2_41      |   120|
|219   |              lmpy_1                 |bimpy__parameterized2_42      |    87|
|220   |            p2                       |longbimpy__parameterized2_3   |  2366|
|221   |              \GENSTAGES[0].genmpy   |bimpy__parameterized2_17      |   127|
|222   |              \GENSTAGES[10].genmpy  |bimpy__parameterized2_18      |   112|
|223   |              \GENSTAGES[1].genmpy   |bimpy__parameterized2_19      |   127|
|224   |              \GENSTAGES[2].genmpy   |bimpy__parameterized2_20      |   127|
|225   |              \GENSTAGES[3].genmpy   |bimpy__parameterized2_21      |   127|
|226   |              \GENSTAGES[4].genmpy   |bimpy__parameterized2_22      |   127|
|227   |              \GENSTAGES[5].genmpy   |bimpy__parameterized2_23      |   127|
|228   |              \GENSTAGES[6].genmpy   |bimpy__parameterized2_24      |   127|
|229   |              \GENSTAGES[7].genmpy   |bimpy__parameterized2_25      |   127|
|230   |              \GENSTAGES[8].genmpy   |bimpy__parameterized2_26      |   126|
|231   |              \GENSTAGES[9].genmpy   |bimpy__parameterized2_27      |   120|
|232   |              lmpy_0                 |bimpy__parameterized2_28      |   120|
|233   |              lmpy_1                 |bimpy__parameterized2_29      |    87|
|234   |            p3                       |longbimpy__parameterized2_4   |  2702|
|235   |              \GENSTAGES[0].genmpy   |bimpy__parameterized2         |   124|
|236   |              \GENSTAGES[10].genmpy  |bimpy__parameterized2_5       |   109|
|237   |              \GENSTAGES[1].genmpy   |bimpy__parameterized2_6       |   124|
|238   |              \GENSTAGES[2].genmpy   |bimpy__parameterized2_7       |   124|
|239   |              \GENSTAGES[3].genmpy   |bimpy__parameterized2_8       |   124|
|240   |              \GENSTAGES[4].genmpy   |bimpy__parameterized2_9       |   124|
|241   |              \GENSTAGES[5].genmpy   |bimpy__parameterized2_10      |   124|
|242   |              \GENSTAGES[6].genmpy   |bimpy__parameterized2_11      |   124|
|243   |              \GENSTAGES[7].genmpy   |bimpy__parameterized2_12      |   124|
|244   |              \GENSTAGES[8].genmpy   |bimpy__parameterized2_13      |   123|
|245   |              \GENSTAGES[9].genmpy   |bimpy__parameterized2_14      |   117|
|246   |              lmpy_0                 |bimpy__parameterized2_15      |   118|
|247   |              lmpy_1                 |bimpy__parameterized2_16      |    85|
+------+-------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:40 . Memory (MB): peak = 2945.793 ; gain = 1361.062 ; free physical = 107 ; free virtual = 24032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 507 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:15 ; elapsed = 00:02:55 . Memory (MB): peak = 2945.793 ; gain = 526.375 ; free physical = 139 ; free virtual = 24071
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:40 . Memory (MB): peak = 2945.801 ; gain = 1361.062 ; free physical = 134 ; free virtual = 24083
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/ib_c_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/ib_c_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/imem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_128/imem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/ib_c_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/ib_c_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/imem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/gppfft_inst/stage_64/imem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 222 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 49 instances
  RAM16X1S => RAM32X1S (RAMS32): 140 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
329 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:03:59 . Memory (MB): peak = 2981.793 ; gain = 1427.215 ; free physical = 169 ; free virtual = 24057
INFO: [Common 17-1381] The checkpoint '/media/soc/Volume/master-thesis/ft_cores/dblclkfft/dblclkfft.runs/synth_1/fourier_transform_v1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3005.805 ; gain = 24.012 ; free physical = 163 ; free virtual = 24058
INFO: [runtcl-4] Executing : report_utilization -file fourier_transform_v1_0_utilization_synth.rpt -pb fourier_transform_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.805 ; gain = 0.000 ; free physical = 136 ; free virtual = 24057
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 23:01:39 2021...
