{"vcs1":{"timestamp_begin":1745163362.305520923, "rt":8.66, "ut":8.66, "st":0.50}}
{"vcselab":{"timestamp_begin":1745163371.048429719, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1745163371.389642933, "rt":0.34, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745163361.697336744}
{"VCS_COMP_START_TIME": 1745163361.697336744}
{"VCS_COMP_END_TIME": 1745163371.872703430}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473904}}
{"vcselab": {"peak_mem": 166732}}
