;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD 270, 60
	SUB @0, @302
	ADD -430, 9
	DJN 100, 10
	SUB #0, -63
	ADD #30, 29
	ADD #30, 29
	SPL 0, 202
	SPL 0, 202
	SPL 0, <402
	DJN -1, @-20
	DJN -91, @-20
	SPL -7, @-20
	SUB 70, -900
	SUB @121, 103
	ADD 30, 9
	SUB @121, 106
	SPL 0, 202
	DJN 100, 10
	CMP -207, <-120
	SPL 12, <10
	SUB 70, -900
	JMN 0, <402
	ADD 30, 9
	ADD -210, 60
	SPL 0, 202
	SPL 0, 202
	JMZ -7, @-20
	JMP @0, -63
	JMP 70, -900
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	SUB 70, -900
	SUB @121, 103
	CMP -700, @600
	SUB @-127, 100
	CMP -700, @600
	DJN 200, 3
	JMN 0, <402
	JMN 0, <402
	JMN 0, <402
	SUB @700, @2
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	MOV -7, <-20
