// Seed: 4282229670
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor  id_3
);
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    input logic id_7,
    input tri id_8,
    input wor id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input wand id_13
);
  reg id_15, id_16, id_17;
  assign id_2 = 1'd0;
  always
    case (id_4)
      id_12:
      if (1) id_16 <= id_7;
      else if (1) {id_0} <= 1;
    endcase
  module_0(
      id_2, id_5, id_2, id_5
  );
endmodule
