Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan  8 11:49:55 2021
| Host         : monx-PC running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/UART_TX_0/inst/r_TX_Done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.635        0.000                      0                  294        0.150        0.000                      0                  294        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0  {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_1_0  {0.000 12.500}       25.000          40.000          
  clk_out3_design_1_clk_wiz_1_0  {6.250 18.750}       25.000          40.000          
  clkfbout_design_1_clk_wiz_1_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0        2.444        0.000                      0                  113        0.172        0.000                      0                  113        2.000        0.000                       0                    68  
  clk_out2_design_1_clk_wiz_1_0       20.989        0.000                      0                  116        0.150        0.000                      0                  116       12.000        0.000                       0                    56  
  clk_out3_design_1_clk_wiz_1_0       23.250        0.000                      0                   12        0.262        0.000                      0                   12       12.000        0.000                       0                    14  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_1_0  clk_out1_design_1_clk_wiz_1_0        2.269        0.000                      0                   13        0.340        0.000                      0                   13  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0        1.635        0.000                      0                   13        0.260        0.000                      0                   13  
clk_out3_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       17.305        0.000                      0                   12        6.025        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0        1.894        0.000                      0                   41        0.263        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.589ns (23.794%)  route 1.886ns (76.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 4.036 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    -0.519    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X4Y55          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.379    -0.140 f  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/Q
                         net (fo=24, routed)          1.533     1.393    design_1_i/UART_RX_0/inst/r_Clk_Count_reg_n_0_[4]
    SLICE_X0Y55          LUT6 (Prop_lut6_I1_O)        0.105     1.498 r  design_1_i/UART_RX_0/inst/r_RX_Byte[1]_i_2/O
                         net (fo=1, routed)           0.353     1.851    design_1_i/UART_RX_0/inst/r_RX_Byte[1]_i_2_n_0
    SLICE_X0Y55          LUT5 (Prop_lut5_I1_O)        0.105     1.956 r  design_1_i/UART_RX_0/inst/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    design_1_i/UART_RX_0/inst/r_RX_Byte[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.316     4.036    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y55          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[1]/C
                         clock pessimism              0.402     4.438    
                         clock uncertainty           -0.067     4.371    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.030     4.401    design_1_i/UART_RX_0/inst/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.643ns (25.985%)  route 1.832ns (74.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 4.036 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.426    -0.518    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X2Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.433    -0.085 f  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/Q
                         net (fo=24, routed)          1.321     1.236    design_1_i/UART_RX_0/inst/r_Clk_Count_reg_n_0_[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.105     1.341 r  design_1_i/UART_RX_0/inst/r_RX_Byte[6]_i_2/O
                         net (fo=1, routed)           0.510     1.852    design_1_i/UART_RX_0/inst/r_RX_Byte[6]_i_2_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.105     1.957 r  design_1_i/UART_RX_0/inst/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.957    design_1_i/UART_RX_0/inst/r_RX_Byte[6]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.316     4.036    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/C
                         clock pessimism              0.418     4.454    
                         clock uncertainty           -0.067     4.387    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.032     4.419    design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                          4.419    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.587ns (26.004%)  route 1.670ns (73.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.753    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.587ns (26.004%)  route 1.670ns (73.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.753    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.587ns (26.004%)  route 1.670ns (73.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.753    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.587ns (26.004%)  route 1.670ns (73.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.753    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.587ns (26.004%)  route 1.670ns (73.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.753    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.587ns (27.322%)  route 1.561ns (72.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.644    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.587ns (27.322%)  route 1.561ns (72.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.644    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.587ns (27.322%)  route 1.561ns (72.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.440    -0.505    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.348    -0.157 f  design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.734     0.578    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.239     0.817 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.644    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/C
                         clock pessimism              0.401     4.450    
                         clock uncertainty           -0.067     4.383    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     4.215    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.143%)  route 0.124ns (46.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[7]/Q
                         net (fo=3, routed)           0.124    -0.303    design_1_i/UART_RX_0/inst/r_RX_Byte[7]
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.862    -0.806    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[7]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.078    -0.475    design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.710%)  route 0.122ns (46.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[6]/Q
                         net (fo=3, routed)           0.122    -0.306    design_1_i/UART_RX_0/inst/r_RX_Byte[6]
    SLICE_X2Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.862    -0.806    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X2Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[14]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.059    -0.494    design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.476%)  route 0.138ns (49.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[4]/Q
                         net (fo=3, routed)           0.138    -0.289    design_1_i/UART_RX_0/inst/r_RX_Byte[4]
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.862    -0.806    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[4]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.075    -0.478    design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.370%)  route 0.150ns (44.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.595    -0.567    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/Q
                         net (fo=14, routed)          0.150    -0.276    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  design_1_i/UART_TX_0/inst/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/UART_TX_0/inst/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866    -0.803    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Bit_Index_reg[0]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.120    -0.434    design_1_i/UART_TX_0/inst/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[3]/Q
                         net (fo=3, routed)           0.126    -0.301    design_1_i/UART_RX_0/inst/r_RX_Byte[3]
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.862    -0.806    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X0Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[3]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.047    -0.506    design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.719%)  route 0.154ns (45.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.595    -0.567    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/Q
                         net (fo=14, routed)          0.154    -0.272    design_1_i/UART_TX_0/inst/r_SM_Main_reg_n_0_[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  design_1_i/UART_TX_0/inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/UART_TX_0/inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866    -0.803    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Bit_Index_reg[1]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.121    -0.433    design_1_i/UART_TX_0/inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.820%)  route 0.130ns (44.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X2Y56          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  design_1_i/UART_RX_0/inst/r_RX_Byte_reg[2]/Q
                         net (fo=3, routed)           0.130    -0.275    design_1_i/UART_RX_0/inst/r_RX_Byte[2]
    SLICE_X3Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.862    -0.806    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X3Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[10]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.070    -0.483    design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.250ns (67.765%)  route 0.119ns (32.235%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X3Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/Q
                         net (fo=13, routed)          0.119    -0.309    design_1_i/UART_RX_0/inst/r_Clk_Count_reg_n_0_[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.045    -0.264 r  design_1_i/UART_RX_0/inst/r_Clk_Count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/UART_RX_0/inst/r_Clk_Count[3]_i_3_n_0
    SLICE_X2Y54          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.200 r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.863    -0.805    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X2Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.134    -0.421    design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.212ns (61.127%)  route 0.135ns (38.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.593    -0.568    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X2Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/Q
                         net (fo=24, routed)          0.135    -0.270    design_1_i/UART_RX_0/inst/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.048    -0.222 r  design_1_i/UART_RX_0/inst/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/UART_RX_0/inst/r_Clk_Count[0]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.863    -0.805    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X3Y54          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.105    -0.450    design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/UART_TX_0/inst/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.452%)  route 0.166ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.595    -0.567    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X1Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/UART_TX_0/inst/r_Clk_Count_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.260    design_1_i/UART_TX_0/inst/r_Clk_Count_reg_n_0_[1]
    SLICE_X1Y46          LUT5 (Prop_lut5_I2_O)        0.042    -0.218 r  design_1_i/UART_TX_0/inst/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/UART_TX_0/inst/r_Clk_Count[3]
    SLICE_X1Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866    -0.803    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X1Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_Clk_Count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.107    -0.460    design_1_i/UART_TX_0/inst/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y55      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y57      design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y57      design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y57      design_1_i/UART_RX_0/inst/r_RX_Full_Data_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y46      design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y46      design_1_i/UART_TX_0/inst/r_SM_Main_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y46      design_1_i/UART_TX_0/inst/r_SM_Main_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y46      design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y47      design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y46      design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y46      design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y46      design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y46      design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y45      design_1_i/UART_TX_0/inst/r_TX_Done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y54      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y55      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y55      design_1_i/UART_RX_0/inst/r_Clk_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       20.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.989ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.029ns (27.601%)  route 2.699ns (72.399%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.252     2.348    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.105     2.453 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1/O
                         net (fo=13, routed)          0.770     3.223    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0
    SLICE_X5Y49          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y49          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/C
                         clock pessimism              0.417    24.466    
                         clock uncertainty           -0.087    24.379    
    SLICE_X5Y49          FDPE (Setup_fdpe_C_CE)      -0.168    24.211    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 20.989    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.029ns (28.447%)  route 2.588ns (71.553%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.252     2.348    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.105     2.453 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1/O
                         net (fo=13, routed)          0.659     3.112    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/C
                         clock pessimism              0.417    24.466    
                         clock uncertainty           -0.087    24.379    
    SLICE_X5Y48          FDPE (Setup_fdpe_C_CE)      -0.168    24.211    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.029ns (28.447%)  route 2.588ns (71.553%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.252     2.348    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.105     2.453 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1/O
                         net (fo=13, routed)          0.659     3.112    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0
    SLICE_X5Y48          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/C
                         clock pessimism              0.417    24.466    
                         clock uncertainty           -0.087    24.379    
    SLICE_X5Y48          FDCE (Setup_fdce_C_CE)      -0.168    24.211    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.029ns (28.447%)  route 2.588ns (71.553%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.252     2.348    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.105     2.453 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1/O
                         net (fo=13, routed)          0.659     3.112    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/C
                         clock pessimism              0.417    24.466    
                         clock uncertainty           -0.087    24.379    
    SLICE_X5Y48          FDPE (Setup_fdpe_C_CE)      -0.168    24.211    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.029ns (28.447%)  route 2.588ns (71.553%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.252     2.348    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.105     2.453 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1/O
                         net (fo=13, routed)          0.659     3.112    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/C
                         clock pessimism              0.417    24.466    
                         clock uncertainty           -0.087    24.379    
    SLICE_X5Y48          FDPE (Setup_fdpe_C_CE)      -0.168    24.211    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.104ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.029ns (28.891%)  route 2.533ns (71.109%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.114     2.209    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.105     2.314 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.742     3.056    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.401    24.383    
                         clock uncertainty           -0.087    24.296    
    SLICE_X8Y48          FDRE (Setup_fdre_C_CE)      -0.136    24.160    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.104    

Slack (MET) :             21.104ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.029ns (28.891%)  route 2.533ns (71.109%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.114     2.209    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.105     2.314 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.742     3.056    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.401    24.383    
                         clock uncertainty           -0.087    24.296    
    SLICE_X8Y48          FDRE (Setup_fdre_C_CE)      -0.136    24.160    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.104    

Slack (MET) :             21.215ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.029ns (29.819%)  route 2.422ns (70.181%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.114     2.209    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.105     2.314 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631     2.945    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.401    24.383    
                         clock uncertainty           -0.087    24.296    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    24.160    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 21.215    

Slack (MET) :             21.215ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.029ns (29.819%)  route 2.422ns (70.181%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.114     2.209    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.105     2.314 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631     2.945    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.401    24.383    
                         clock uncertainty           -0.087    24.296    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    24.160    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 21.215    

Slack (MET) :             21.215ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.029ns (29.819%)  route 2.422ns (70.181%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.677     0.550    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.105     0.655 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.655    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.095 f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.114     2.209    design_1_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.105     2.314 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631     2.945    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.401    24.383    
                         clock uncertainty           -0.087    24.296    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    24.160    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 21.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.688%)  route 0.338ns (67.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.596    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/Q
                         net (fo=1, routed)           0.338    -0.094    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[10]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.196%)  route 0.345ns (67.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.595    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/Q
                         net (fo=1, routed)           0.345    -0.085    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[6]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.887%)  route 0.350ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.595    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/Q
                         net (fo=1, routed)           0.350    -0.080    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[9]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.113%)  route 0.363ns (68.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.596    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/Q
                         net (fo=1, routed)           0.363    -0.068    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[2]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.308%)  route 0.395ns (73.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.595    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/Q
                         net (fo=1, routed)           0.395    -0.059    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[4]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][0]/Q
                         net (fo=8, routed)           0.143    -0.284    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][0]
    SLICE_X6Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.239 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1[0][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/MPairStorageControll_0/inst/p_0_in[4]
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.864    -0.805    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121    -0.432    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.272%)  route 0.417ns (74.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.596    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/Q
                         net (fo=1, routed)           0.417    -0.038    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.337%)  route 0.309ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/Q
                         net (fo=3, routed)           0.309    -0.119    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/Q[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.273    -0.520    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.337    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.208%)  route 0.417ns (71.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.596    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/Q
                         net (fo=1, routed)           0.417    -0.014    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[1]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.875    -0.793    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.244    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.086%)  route 0.145ns (40.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/Q
                         net (fo=4, routed)           0.145    -0.260    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]
    SLICE_X7Y44          LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr[0][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/MPairStorageControll_0/inst/p_1_in[4]
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.864    -0.805    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X7Y44          FDCE (Hold_fdce_C_D)         0.107    -0.449    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y9      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1    design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y48      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y47      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y48      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y48      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y48      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y46      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y47      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y47      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y47      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y47      design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_1_0
  To Clock:  clk_out3_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       23.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.250ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.694ns  (logic 1.287ns (75.969%)  route 0.407ns (24.031%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.439 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.439    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_6
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                 23.250    

Slack (MET) :             23.255ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.689ns  (logic 1.282ns (75.898%)  route 0.407ns (24.102%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.434 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.434    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_4
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 23.255    

Slack (MET) :             23.315ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.629ns  (logic 1.222ns (75.010%)  route 0.407ns (24.990%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.374 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.374    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_5
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 23.315    

Slack (MET) :             23.334ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.610ns  (logic 1.203ns (74.715%)  route 0.407ns (25.285%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.355 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.355    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_7
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[8]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 23.334    

Slack (MET) :             23.348ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.596ns  (logic 1.189ns (74.493%)  route 0.407ns (25.507%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.341 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.341    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_6
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 23.348    

Slack (MET) :             23.353ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.591ns  (logic 1.184ns (74.413%)  route 0.407ns (25.587%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.336 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.336    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_4
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[7]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 23.353    

Slack (MET) :             23.413ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.531ns  (logic 1.124ns (73.411%)  route 0.407ns (26.589%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.276 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.276    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_5
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[6]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 23.413    

Slack (MET) :             23.432ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.512ns  (logic 1.105ns (73.076%)  route 0.407ns (26.924%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.076 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.257 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.257    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_7
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.087    30.629    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.059    30.688    design_1_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         30.688    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 23.432    

Slack (MET) :             23.578ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.394ns  (logic 0.987ns (70.798%)  route 0.407ns (29.202%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     7.139 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.139    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_4
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.445    30.744    
                         clock uncertainty           -0.087    30.657    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.059    30.716    design_1_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         30.716    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                 23.578    

Slack (MET) :             23.628ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@31.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.344ns  (logic 0.937ns (69.711%)  route 0.407ns (30.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 f  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.407     6.531    design_1_i/Data_generator_0/inst/DataOut[0]
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.105     6.636 r  design_1_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.636    design_1_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.089 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.089    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_5
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.329    30.299    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.445    30.744    
                         clock uncertainty           -0.087    30.657    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.059    30.716    design_1_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         30.716    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 23.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/Q
                         net (fo=2, routed)           0.118     5.942    design_1_i/Data_generator_0/inst/DataOut[11]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.050 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.050    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_4
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 5.445 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/Q
                         net (fo=2, routed)           0.118     5.941    design_1_i/Data_generator_0/inst/DataOut[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.049 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.049    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_4
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.864     5.445    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.236     5.681    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     5.786    design_1_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/Q
                         net (fo=2, routed)           0.118     5.942    design_1_i/Data_generator_0/inst/DataOut[7]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.050 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.050    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_4
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.474%)  route 0.112ns (30.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/Q
                         net (fo=2, routed)           0.112     5.936    design_1_i/Data_generator_0/inst/DataOut[8]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.051 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.051    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_7
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.051    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.119     5.942    design_1_i/Data_generator_0/inst/DataOut[10]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.053 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.053    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_5
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.119     5.942    design_1_i/Data_generator_0/inst/DataOut[6]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.053 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.053    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_5
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.968%)  route 0.119ns (32.031%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 5.445 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/Q
                         net (fo=2, routed)           0.119     5.941    design_1_i/Data_generator_0/inst/DataOut[2]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.052 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.052    design_1_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_5
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.864     5.445    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.236     5.681    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     5.786    design_1_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.052    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.959%)  route 0.115ns (31.041%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.115     5.939    design_1_i/Data_generator_0/inst/DataOut[4]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.054 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.054    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_7
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.054    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.404ns  (logic 0.292ns (72.191%)  route 0.112ns (27.809%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/Q
                         net (fo=2, routed)           0.112     5.936    design_1_i/Data_generator_0/inst/DataOut[8]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     6.087 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.087    design_1_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_6
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.087    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/Data_generator_0/inst/buff_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_1_0 rise@6.250ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.703%)  route 0.115ns (28.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.446 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.115     5.939    design_1_i/Data_generator_0/inst/DataOut[4]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     6.090 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.090    design_1_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_6
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.865     5.446    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.236     5.682    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     5.787    design_1_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_1_0
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    design_1_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y47      design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y47      design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y48      design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y46      design_1_i/Data_generator_0/inst/buff_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.484ns (22.258%)  route 1.690ns (77.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.669    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.484ns (22.258%)  route 1.690ns (77.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.669    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.484ns (22.258%)  route 1.690ns (77.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.669    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.484ns (22.258%)  route 1.690ns (77.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.669    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[4]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.484ns (22.258%)  route 1.690ns (77.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.936     1.669    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[6]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.589ns (25.298%)  route 1.739ns (74.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 4.050 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          1.067     0.941    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.105     1.046 r  design_1_i/UART_TX_0/inst/r_SM_Main[0]_i_3/O
                         net (fo=1, routed)           0.672     1.718    design_1_i/UART_TX_0/inst/r_SM_Main[0]_i_3_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  design_1_i/UART_TX_0/inst/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/UART_TX_0/inst/r_SM_Main[0]
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.330     4.050    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]/C
                         clock pessimism              0.264     4.314    
                         clock uncertainty           -0.207     4.107    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.030     4.137    design_1_i/UART_TX_0/inst/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          4.137    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.484ns (23.432%)  route 1.582ns (76.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.560    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.484ns (23.432%)  route 1.582ns (76.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.560    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.484ns (23.432%)  route 1.582ns (76.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.560    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.484ns (23.432%)  route 1.582ns (76.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 4.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.439    -0.506    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.379    -0.127 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.754     0.628    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.105     0.733 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.827     1.560    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    P17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.720 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.329     4.049    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/C
                         clock pessimism              0.264     4.313    
                         clock uncertainty           -0.207     4.106    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.168     3.938    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  2.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.413%)  route 0.644ns (77.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.281     0.261    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X3Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X3Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[1]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.207    -0.040    
    SLICE_X3Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.079    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[5]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[5]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.723%)  route 0.712ns (79.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.348     0.329    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.865    -0.804    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y47          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[7]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.081    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[7]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.569%)  route 0.764ns (80.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.401     0.382    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.864    -0.805    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]/C
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.207    -0.043    
    SLICE_X4Y46          FDRE (Hold_fdre_C_CE)       -0.039    -0.082    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.569%)  route 0.764ns (80.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.401     0.382    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.864    -0.805    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]/C
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.207    -0.043    
    SLICE_X4Y46          FDRE (Hold_fdre_C_CE)       -0.039    -0.082    design_1_i/UART_TX_0/inst/r_TX_Data_LSB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.569%)  route 0.764ns (80.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.569    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X4Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=13, routed)          0.363    -0.064    design_1_i/UART_TX_0/inst/i_TX_DV
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045    -0.019 r  design_1_i/UART_TX_0/inst/r_TX_Data_LSB[3]_i_1/O
                         net (fo=12, routed)          0.401     0.382    design_1_i/UART_TX_0/inst/r_TX_Data_LSB
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.864    -0.805    design_1_i/UART_TX_0/inst/i_Clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]/C
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.207    -0.043    
    SLICE_X4Y46          FDRE (Hold_fdre_C_CE)       -0.039    -0.082    design_1_i/UART_TX_0/inst/r_TX_Data_MSB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.575ns  (logic 0.484ns (18.795%)  route 2.091ns (81.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 24.021 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 r  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.533    21.393    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/P_Rst
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.105    21.498 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/wea[0]_INST_0/O
                         net (fo=1, routed)           0.558    22.056    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/WEA[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.300    24.021    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.264    24.285    
                         clock uncertainty           -0.207    24.078    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.691    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                         23.691    
                         arrival time                         -22.056    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.928ns  (logic 0.484ns (25.108%)  route 1.444ns (74.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.742    21.409    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y48          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.928ns  (logic 0.484ns (25.108%)  route 1.444ns (74.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.742    21.409    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y48          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.817ns  (logic 0.484ns (26.641%)  route 1.333ns (73.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631    21.298    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.298    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.817ns  (logic 0.484ns (26.641%)  route 1.333ns (73.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631    21.298    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.298    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.817ns  (logic 0.484ns (26.641%)  route 1.333ns (73.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631    21.298    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.298    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.817ns  (logic 0.484ns (26.641%)  route 1.333ns (73.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.631    21.298    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.298    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.674ns  (logic 0.484ns (28.919%)  route 1.190ns (71.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.488    21.155    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.168    23.871    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         23.871    
                         arrival time                         -21.155    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.652ns  (logic 0.484ns (29.294%)  route 1.168ns (70.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.467    21.133    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.133    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.652ns  (logic 0.484ns (29.294%)  route 1.168ns (70.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.701    20.561    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    20.666 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.467    21.133    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.136    23.903    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -21.133    
  -------------------------------------------------------------------
                         slack                                  2.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.831%)  route 0.534ns (74.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.212     0.151    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039    -0.110    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.759%)  route 0.565ns (75.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.243     0.182    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.759%)  route 0.565ns (75.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.243     0.182    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.759%)  route 0.565ns (75.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.243     0.182    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.759%)  route 0.565ns (75.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.243     0.182    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.525%)  route 0.605ns (76.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.282     0.221    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X9Y47          FDRE (Hold_fdre_C_CE)       -0.039    -0.109    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.609%)  route 0.675ns (78.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.352     0.291    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_CE)       -0.016    -0.086    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.609%)  route 0.675ns (78.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.352     0.291    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_CE)       -0.016    -0.086    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.609%)  route 0.675ns (78.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.352     0.291    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_CE)       -0.016    -0.086    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.609%)  route 0.675ns (78.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.322    -0.106    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.061 r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.352     0.291    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_CE)       -0.016    -0.086    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.305ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.962ns  (logic 0.379ns (39.385%)  route 0.583ns (60.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.583     6.707    design_1_i/MPairStorageControll_0/inst/DatIn[6]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.027    24.012    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 17.305    

Slack (MET) :             17.315ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.964ns  (logic 0.379ns (39.304%)  route 0.585ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.585     6.709    design_1_i/MPairStorageControll_0/inst/DatIn[10]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)       -0.015    24.024    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         24.024    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 17.315    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.943ns  (logic 0.379ns (40.195%)  route 0.564ns (59.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[8]/Q
                         net (fo=2, routed)           0.564     6.687    design_1_i/MPairStorageControll_0/inst/DatIn[8]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.012    24.027    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         24.027    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.792%)  route 0.486ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.486     6.610    design_1_i/MPairStorageControll_0/inst/DatIn[1]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)       -0.027    24.012    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.416ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.711%)  route 0.488ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/Q
                         net (fo=2, routed)           0.488     6.612    design_1_i/MPairStorageControll_0/inst/DatIn[7]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.012    24.027    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         24.027    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 17.416    

Slack (MET) :             17.420ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.071%)  route 0.481ns (55.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/Q
                         net (fo=2, routed)           0.481     6.604    design_1_i/MPairStorageControll_0/inst/DatIn[11]
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.015    24.024    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         24.024    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 17.420    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.850ns  (logic 0.379ns (44.605%)  route 0.471ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/Q
                         net (fo=2, routed)           0.471     6.594    design_1_i/MPairStorageControll_0/inst/DatIn[5]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.015    24.024    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         24.024    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.731ns  (logic 0.379ns (51.874%)  route 0.352ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.352     6.475    design_1_i/MPairStorageControll_0/inst/DatIn[4]
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.047    23.992    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 17.517    

Slack (MET) :             17.518ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.729ns  (logic 0.379ns (51.955%)  route 0.350ns (48.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.350     6.474    design_1_i/MPairStorageControll_0/inst/DatIn[0]
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.047    23.992    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 17.518    

Slack (MET) :             17.537ns  (required time - arrival time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.731ns  (logic 0.379ns (51.874%)  route 0.352ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 23.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 5.744 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.439     5.744    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.379     6.123 r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/Q
                         net (fo=2, routed)           0.352     6.475    design_1_i/MPairStorageControll_0/inst/DatIn[9]
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.262    23.982    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.264    24.246    
                         clock uncertainty           -0.207    24.039    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.027    24.012    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 17.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.171%)  route 0.201ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.201     6.024    design_1_i/MPairStorageControll_0/inst/DatIn[0]
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.070    -0.001    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           6.024    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.026ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.035%)  route 0.203ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.203     6.026    design_1_i/MPairStorageControll_0/inst/DatIn[4]
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.070     0.000    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           6.026    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.031ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.192%)  route 0.201ns (58.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[2]/Q
                         net (fo=2, routed)           0.201     6.024    design_1_i/MPairStorageControll_0/inst/DatIn[2]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.063    -0.008    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           6.024    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.033ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.035%)  route 0.203ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[3]/Q
                         net (fo=2, routed)           0.203     6.025    design_1_i/MPairStorageControll_0/inst/DatIn[3]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.063    -0.008    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           6.025    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.044ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.035%)  route 0.203ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[9]/Q
                         net (fo=2, routed)           0.203     6.026    design_1_i/MPairStorageControll_0/inst/DatIn[9]
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.052    -0.018    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           6.026    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.072ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.809%)  route 0.242ns (63.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[7]/Q
                         net (fo=2, routed)           0.242     6.065    design_1_i/MPairStorageControll_0/inst/DatIn[7]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.063    -0.007    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.080ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.436%)  route 0.246ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[11]/Q
                         net (fo=2, routed)           0.246     6.069    design_1_i/MPairStorageControll_0/inst/DatIn[11]
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y48          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.059    -0.011    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           6.069    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.082ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.276%)  route 0.248ns (63.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y47          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[5]/Q
                         net (fo=2, routed)           0.248     6.071    design_1_i/MPairStorageControll_0/inst/DatIn[5]
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.832    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y47          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.070    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059    -0.011    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           6.071    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.083ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.569ns = ( 5.681 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.593     5.681    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y46          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     5.822 r  design_1_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.241     6.064    design_1_i/MPairStorageControll_0/inst/DatIn[1]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.052    -0.019    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.129ns  (arrival time - required time)
  Source:                 design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out3_design_1_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.392%)  route 0.294ns (67.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.568ns = ( 5.682 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.594     5.682    design_1_i/Data_generator_0/inst/CLK
    SLICE_X7Y48          FDRE                                         r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     5.823 r  design_1_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.294     6.118    design_1_i/MPairStorageControll_0/inst/DatIn[10]
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.833    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X8Y46          FDRE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.207    -0.071    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.059    -0.012    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           6.118    
  -------------------------------------------------------------------
                         slack                                  6.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.439ns  (logic 0.379ns (15.539%)  route 2.060ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          2.060    21.920    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y45          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X6Y45          FDCE (Recov_fdce_C_CLR)     -0.292    23.814    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.439ns  (logic 0.379ns (15.539%)  route 2.060ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          2.060    21.920    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y45          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y45          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X6Y45          FDCE (Recov_fdce_C_CLR)     -0.258    23.848    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         23.848    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.331    23.775    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.331    23.775    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.331    23.775    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.331    23.775    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.331    23.775    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][5]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X6Y44          FDCE (Recov_fdce_C_CLR)     -0.292    23.814    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X6Y44          FDCE (Recov_fdce_C_CLR)     -0.258    23.848    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]
  -------------------------------------------------------------------
                         required time                         23.848    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@25.000ns - clk_out1_design_1_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.262%)  route 1.952ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 19.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.425    19.481    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.379    19.860 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          1.952    21.812    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y44          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.329    24.049    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y44          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][5]/C
                         clock pessimism              0.264    24.313    
                         clock uncertainty           -0.207    24.106    
    SLICE_X6Y44          FDCE (Recov_fdce_C_CLR)     -0.258    23.848    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][5]
  -------------------------------------------------------------------
                         required time                         23.848    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  2.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.278%)  route 0.554ns (79.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.554     0.126    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y49          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y49          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y49          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.616     0.188    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y48          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.134    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.616     0.188    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y48          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y48          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.616     0.188    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y48          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y48          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.616     0.188    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y48          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y48          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y48          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.696     0.267    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y47          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y47          FDCE (Remov_fdce_C_CLR)     -0.092    -0.134    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.696     0.267    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y47          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y47          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.696     0.267    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y47          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y47          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.696     0.267    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X5Y47          FDPE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.865    -0.804    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X5Y47          FDPE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.207    -0.042    
    SLICE_X5Y47          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/inst/r_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_toggle_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.050%)  route 0.737ns (83.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.592    -0.569    design_1_i/UART_RX_0/inst/i_Clk
    SLICE_X1Y57          FDRE                                         r  design_1_i/UART_RX_0/inst/r_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  design_1_i/UART_RX_0/inst/r_Send_command_reg/Q
                         net (fo=61, routed)          0.737     0.309    design_1_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y46          FDCE                                         f  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_toggle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.864    -0.805    design_1_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y46          FDCE                                         r  design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_toggle_reg[0]/C
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.207    -0.043    
    SLICE_X6Y46          FDCE (Remov_fdce_C_CLR)     -0.067    -0.110    design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_toggle_reg[0]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.419    





