#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 19:01:45 2018
# Process ID: 16226
# Current directory: /home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1334.516 ; gain = 364.883 ; free physical = 6638 ; free virtual = 29444
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1401.547 ; gain = 67.031 ; free physical = 6635 ; free virtual = 29441
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10afa4fa1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10afa4fa1

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6106 ; free virtual = 28911

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1764a0c63

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6102 ; free virtual = 28907

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 134 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 16daf0334

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6097 ; free virtual = 28903

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6097 ; free virtual = 28903
Ending Logic Optimization Task | Checksum: 16daf0334

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6097 ; free virtual = 28903

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16daf0334

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1822.977 ; gain = 0.000 ; free physical = 6097 ; free virtual = 28903
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.977 ; gain = 488.461 ; free physical = 6097 ; free virtual = 28903
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1854.992 ; gain = 0.000 ; free physical = 6096 ; free virtual = 28903
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1887.008 ; gain = 0.000 ; free physical = 5990 ; free virtual = 28797
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1887.008 ; gain = 0.000 ; free physical = 5991 ; free virtual = 28797

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 91acc988

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1887.008 ; gain = 0.000 ; free physical = 5990 ; free virtual = 28797

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1887.008 ; gain = 0.000 ; free physical = 5989 ; free virtual = 28796

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.10 CheckerForUnsupportedConstraints
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28793

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792

Phase 1.1.1.13 DisallowedInsts
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792
Phase 1.1.1.13 DisallowedInsts | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792

Phase 1.1.1.14 Laguna PBlock Checker
Phase 1.1.1.14 Laguna PBlock Checker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792
Phase 1.1.1.10 CheckerForUnsupportedConstraints | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792

Phase 1.1.1.15 ShapesExcludeCompatibilityChecker

Phase 1.1.1.16 ShapePlacementValidityChecker
Phase 1.1.1.15 ShapesExcludeCompatibilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5985 ; free virtual = 28792
Phase 1.1.1.16 ShapePlacementValidityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5982 ; free virtual = 28790
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5966 ; free virtual = 28777
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5966 ; free virtual = 28776

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5965 ; free virtual = 28776

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5965 ; free virtual = 28776
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5965 ; free virtual = 28776
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155dfdd8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5965 ; free virtual = 28776

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1cb6827a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5958 ; free virtual = 28769

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1cb6827a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.016 ; gain = 16.008 ; free physical = 5937 ; free virtual = 28749
Phase 1.2.1 Place Init Design | Checksum: 17a068f1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.668 ; gain = 43.660 ; free physical = 5862 ; free virtual = 28673
Phase 1.2 Build Placer Netlist Model | Checksum: 17a068f1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.668 ; gain = 43.660 ; free physical = 5861 ; free virtual = 28672

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17a068f1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.668 ; gain = 43.660 ; free physical = 5858 ; free virtual = 28669
Phase 1 Placer Initialization | Checksum: 17a068f1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.668 ; gain = 43.660 ; free physical = 5856 ; free virtual = 28667

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2455bb666

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5562 ; free virtual = 28377

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2455bb666

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5562 ; free virtual = 28377

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 128f8e5e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5560 ; free virtual = 28375

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c9566fb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5560 ; free virtual = 28376

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 12c9566fb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5560 ; free virtual = 28376

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14db31910

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5560 ; free virtual = 28375

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14db31910

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5560 ; free virtual = 28375

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 243fb21a1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5550 ; free virtual = 28367

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 279120b14

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5550 ; free virtual = 28367

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 279120b14

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5550 ; free virtual = 28367

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 279120b14

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5546 ; free virtual = 28366
Phase 3 Detail Placement | Checksum: 279120b14

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5546 ; free virtual = 28366

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1da39dbe2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5496 ; free virtual = 28314

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.544. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313
Phase 4.1 Post Commit Optimization | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1822818b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5492 ; free virtual = 28313

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1faca92ba

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5491 ; free virtual = 28312
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1faca92ba

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5491 ; free virtual = 28312
Ending Placer Task | Checksum: 164064248

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5491 ; free virtual = 28313
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1986.695 ; gain = 99.688 ; free physical = 5491 ; free virtual = 28313
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1986.695 ; gain = 0.000 ; free physical = 5480 ; free virtual = 28311
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1986.695 ; gain = 0.000 ; free physical = 5489 ; free virtual = 28310
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1986.695 ; gain = 0.000 ; free physical = 5489 ; free virtual = 28310
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1986.695 ; gain = 0.000 ; free physical = 5489 ; free virtual = 28310
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 67a68fc9 ConstDB: 0 ShapeSum: fc5fb27f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b93080c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2081.340 ; gain = 94.645 ; free physical = 5252 ; free virtual = 28078

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b93080c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2081.340 ; gain = 94.645 ; free physical = 5252 ; free virtual = 28078

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b93080c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2081.340 ; gain = 94.645 ; free physical = 5247 ; free virtual = 28073

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b93080c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2081.340 ; gain = 94.645 ; free physical = 5247 ; free virtual = 28073
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1589e7dff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 5211 ; free virtual = 28037
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.553  | TNS=0.000  | WHS=-0.172 | THS=-130.612|

Phase 2 Router Initialization | Checksum: 1251cc16c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 5209 ; free virtual = 28035

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c9a9882

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 5155 ; free virtual = 27981

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8335
 Number of Nodes with overlaps = 2115
 Number of Nodes with overlaps = 701
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16c29762c

Time (s): cpu = 00:09:47 ; elapsed = 00:02:07 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.921  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9c10f86c

Time (s): cpu = 00:09:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
Phase 4 Rip-up And Reroute | Checksum: 9c10f86c

Time (s): cpu = 00:09:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1725af5af

Time (s): cpu = 00:09:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.979  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1725af5af

Time (s): cpu = 00:09:48 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1725af5af

Time (s): cpu = 00:09:49 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
Phase 5 Delay and Skew Optimization | Checksum: 1725af5af

Time (s): cpu = 00:09:49 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 143f5b237

Time (s): cpu = 00:09:50 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.979  | TNS=0.000  | WHS=0.070  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 143f5b237

Time (s): cpu = 00:09:50 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
Phase 6 Post Hold Fix | Checksum: 143f5b237

Time (s): cpu = 00:09:50 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.70301 %
  Global Horizontal Routing Utilization  = 8.93627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 134b20093

Time (s): cpu = 00:09:50 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6305 ; free virtual = 29135

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 134b20093

Time (s): cpu = 00:09:50 ; elapsed = 00:02:08 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6305 ; free virtual = 29135

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13975a906

Time (s): cpu = 00:09:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.979  | TNS=0.000  | WHS=0.070  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13975a906

Time (s): cpu = 00:09:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:53 ; elapsed = 00:02:10 . Memory (MB): peak = 2097.594 ; gain = 110.898 ; free physical = 6306 ; free virtual = 29136
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2116.883 ; gain = 0.000 ; free physical = 6286 ; free virtual = 29133
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sha3_high_throughput_dt/sha3_high_throughput_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 19:05:14 2018...
