
*** Running vivado
    with args -log soc_project_Volume_Pregain_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_project_Volume_Pregain_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_project_Volume_Pregain_0_0.tcl -notrace
Command: synth_design -top soc_project_Volume_Pregain_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32179 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.938 ; gain = 82.000 ; free physical = 5034 ; free virtual = 13984
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:403]
INFO: [Synth 8-638] synthesizing module 'soc_project_Volume_Pregain_0_0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_Volume_Pregain_0_0/synth/soc_project_Volume_Pregain_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0' declared at '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0.vhd:5' bound to instance 'U0' of component 'Volume_Pregain_v1_0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_Volume_Pregain_0_0/synth/soc_project_Volume_Pregain_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0.vhd:59]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Volume_Pregain_v1_0_S00_AXI' declared at '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:5' bound to instance 'Volume_Pregain_v1_0_S00_AXI_inst' of component 'Volume_Pregain_v1_0_S00_AXI' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_v1_0_S00_AXI' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-638] synthesizing module 'Volume_Pregain_Top_Module' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/Volume_Pregain_Top_Module.vhd:27]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_L' of component 'AmplifierFP' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/Volume_Pregain_Top_Module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'AmplifierFP' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MultiplierFP' declared at '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:15' bound to instance 'Amp_multiplier' of component 'MultiplierFP' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/AmplifierFP.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MultiplierFP' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:32]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiplierFP' (1#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'AmplifierFP' (2#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/AmplifierFP.vhd:38]
	Parameter INTBIT_WIDTH bound to: 24 - type: integer 
	Parameter FRACBIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AmplifierFP' declared at '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/AmplifierFP.vhd:25' bound to instance 'AmplifierFP_R' of component 'AmplifierFP' [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/Volume_Pregain_Top_Module.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_Top_Module' (3#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/Volume_Pregain_Top_Module.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0_S00_AXI' (4#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Volume_Pregain_v1_0' (5#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/hdl/Volume_Pregain_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'soc_project_Volume_Pregain_0_0' (6#1) [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_Volume_Pregain_0_0/synth/soc_project_Volume_Pregain_0_0.vhd:87]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Volume_Pregain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1349.477 ; gain = 122.539 ; free physical = 5034 ; free virtual = 13984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1349.477 ; gain = 122.539 ; free physical = 5033 ; free virtual = 13983
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1689.477 ; gain = 0.000 ; free physical = 4667 ; free virtual = 13617
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4743 ; free virtual = 13694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4743 ; free virtual = 13694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4745 ; free virtual = 13696
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v[EN]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4737 ; free virtual = 13687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MultiplierFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AmplifierFP 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Volume_Pregain_Top_Module 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module Volume_Pregain_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter] was removed.  [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[counter] was removed.  [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[counter] was removed.  [/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/e999/src/MultiplierFP.vhd:89]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design soc_project_Volume_Pregain_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][63]' (FDR) to 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmp2][63]' (FDR) to 'U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmp2][62]'
INFO: [Synth 8-3886] merging instance 'U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][7]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][6]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][5]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][4]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][3]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][2]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmpA][0]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][7]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][6]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][5]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][4]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][3]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][2]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmpA][0]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Volume_Pregain_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module soc_project_Volume_Pregain_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4710 ; free virtual = 13661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4569 ; free virtual = 13519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1689.477 ; gain = 462.539 ; free physical = 4569 ; free virtual = 13519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.500 ; gain = 473.562 ; free physical = 4567 ; free virtual = 13517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |     2|
|3     |LUT2   |   128|
|4     |LUT3   |   192|
|5     |LUT4   |    72|
|6     |LUT5   |   115|
|7     |LUT6   |    38|
|8     |FDRE   |   573|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  1150|
|2     |  U0                                 |Volume_Pregain_v1_0         |  1150|
|3     |    Volume_Pregain_v1_0_S00_AXI_inst |Volume_Pregain_v1_0_S00_AXI |  1150|
|4     |      Volume_Pregain_Top_Module_inst |Volume_Pregain_Top_Module   |   922|
|5     |        AmplifierFP_L                |AmplifierFP                 |   511|
|6     |          Amp_multiplier             |MultiplierFP_1              |   487|
|7     |        AmplifierFP_R                |AmplifierFP_0               |   363|
|8     |          Amp_multiplier             |MultiplierFP                |   339|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.504 ; gain = 473.566 ; free physical = 4567 ; free virtual = 13518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1700.504 ; gain = 133.566 ; free physical = 4625 ; free virtual = 13575
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1700.508 ; gain = 473.566 ; free physical = 4632 ; free virtual = 13583
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1701.500 ; gain = 500.383 ; free physical = 4616 ; free virtual = 13567
INFO: [Common 17-1381] The checkpoint '/home/adosid/SoC_Design/vivado/soc_project.runs/soc_project_Volume_Pregain_0_0_synth_1/soc_project_Volume_Pregain_0_0.dcp' has been generated.
