library ieee;
use ieee.std_logic_1164.all;

entity updown is
	port(clk, clr, updown: in std_logic;
		  count: out std_logic_vector(3 DOWNTO 0));
end updown;

architecture behavior of updown is
signal cur: std_logic_vector(3 DOWNTO 0);
begin
	process(clk)
	begin
		if(clk'event) then
			if(updown = '1') then
				cur <= cur + '1';
			elsif(updown = '0') then
				cur <= cur - '1';
			end if;
		end if;
	end process;
	
	count <= cur;
end behavior;