

================================================================
== Vitis HLS Report for 'generic_round_float_s'
================================================================
* Date:           Mon Jul 29 22:40:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Activation_quantzation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %x_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 4 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 5 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "%icmp_ln167 = icmp_ult  i8 %xs_exp, i8 126" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 6 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.87ns)   --->   "%icmp_ln170 = icmp_ugt  i8 %xs_exp, i8 150" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 7 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_1, i32 23, i32 27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:178]   --->   Operation 8 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %index" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179]   --->   Operation 9 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln179" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179]   --->   Operation 10 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.73ns)   --->   "%mask = load i5 %mask_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 11 'load' 'mask' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%one_half_table_addr = getelementptr i24 %one_half_table, i64 0, i64 %zext_ln179" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 12 'getelementptr' 'one_half_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%one_half = load i5 %one_half_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 13 'load' 'one_half' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 14 'bitselect' 'xs_sign' <Predicate = (icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xs_sign, i31 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169]   --->   Operation 15 'bitconcatenate' 't' <Predicate = (icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.73ns)   --->   "%mask = load i5 %mask_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 16 'load' 'mask' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/2] (0.73ns)   --->   "%one_half = load i5 %one_half_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 17 'load' 'one_half' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i24 %one_half" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:175]   --->   Operation 18 'zext' 'zext_ln175' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%data = add i32 %zext_ln175, i32 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182]   --->   Operation 19 'add' 'data' <Predicate = (!icmp_ln167)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%trunc_ln301 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:301->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182]   --->   Operation 20 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xor_ln184 = xor i23 %mask, i23 8388607" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 21 'xor' 'xor_ln184' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xs_sig = and i23 %trunc_ln301, i23 %xor_ln184" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 22 'and' 'xs_sig' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %data, i32 23, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185]   --->   Operation 23 'partselect' 'tmp' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %tmp, i23 %xs_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185]   --->   Operation 24 'bitconcatenate' 't_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%select_ln167 = select i1 %icmp_ln167, i32 %t, i32 %t_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 25 'select' 'select_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.28ns) (out node of the LUT)   --->   "%bitcast_ln167 = bitcast i32 %select_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 26 'bitcast' 'bitcast_ln167' <Predicate = true> <Delay = 0.28>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%xor_ln167 = xor i1 %icmp_ln167, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 27 'xor' 'xor_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln170, i1 %xor_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 28 'and' 'and_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170, i32 %x_read, i32 %bitcast_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 29 'select' 'select_ln170' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln187 = ret i32 %select_ln170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187]   --->   Operation 30 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.871ns
The critical path consists of the following:
	wire read operation ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159) on port 'x' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159) [4]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167) [8]  (0.871 ns)

 <State 2>: 2.444ns
The critical path consists of the following:
	'load' operation 24 bit ('one_half', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180) on array 'one_half_table' [16]  (0.730 ns)
	'add' operation 32 bit ('data', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182) [18]  (1.142 ns)
	'and' operation 23 bit ('xs.sig', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184) [21]  (0.000 ns)
	'select' operation 32 bit ('select_ln167', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167) [24]  (0.000 ns)
	'select' operation 32 bit ('select_ln170', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170) [28]  (0.286 ns)
	blocking operation 0.286 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
