EESchema-LIBRARY Version 2.3  Date: pe 30. tammikuuta 2015 12.41.11
#encoding utf-8
#
# STM32F072Cx
#
DEF STM32F072Cx U 0 40 Y Y 1 F N
F0 "U" -2300 -1750 50 H V C CNN
F1 "STM32F072Cx" 2150 -1750 50 H V C CNN
F2 "~" 0 0 60 H V C CNN
F3 "~" 0 0 60 H V C CNN
DRAW
S -2400 1700 2450 -1700 0 1 0 N
X VBAT 1 2650 1300 200 L 50 50 1 1 W
X PC13 2 2650 -600 200 L 50 50 1 1 B
X PC14-OSC32_IN 3 2650 -700 200 L 50 50 1 1 B
X PC15-OSC32_OUT 4 2650 -800 200 L 50 50 1 1 B
X PF0-OSC_IN 5 2650 700 200 L 50 50 1 1 I
X PF1-OSC_OUT 6 2650 600 200 L 50 50 1 1 O
X NRST 7 2650 -200 200 L 50 50 1 1 B I
X VSSA 8 2650 -1600 200 L 50 50 1 1 W
X VDDA 9 2650 1200 200 L 50 50 1 1 W
X PA0-USART2_CTS-TIM2_CH1_ETR-TSC_G1_IO1-USART4_TX 10 -2600 1600 200 R 50 50 1 1 B
X PB2-TSC_G3_IO4 20 -2600 -300 200 R 50 50 1 1 P
X PA9-USART1_TX-TIM1_CH2-TIM15_BKIN-TSC_G4_IO1 30 -2600 700 200 R 50 50 1 1 B
X PB4-SPI1_MISO-I2S1_MCK-TIM17_BKIN-TIM3_CH1-TSC_G5_IO2-EVENTOUT_ 40 -2600 -500 200 R 50 50 1 1 B
X PA1-USART2_RTS-TIM2_CH2-TIM15_CH1N-TSC_G1_IO2-USART4_RX-EVENTOUT 11 -2600 1500 200 R 50 50 1 1 B
X PB10-SPI2_SCK-I2C2_SCL-USART3_TX-CEC-TSC_SYNC-TIM2_CH3 21 -2600 -1100 200 R 50 50 1 1 B
X PA10-USART1_RX-TIM1_CH3-TIM17_BKIN-TSC_G4_IO2 31 -2600 600 200 R 50 50 1 1 B
X PB5-SPI1_MOSI-I2S1_SD-I2C1_SMBA-TIM16_BKIN-TIM3_CH2_ 41 -2600 -600 200 R 50 50 1 1 B
X PA2-USART2_TX-TIM2_CH3-TIM15_CH1-TSC_G1_IO3 12 -2600 1400 200 R 50 50 1 1 B
X PB11-USART3_RX-TIM2_CH4-EVENTOUT-TSC_G6_IO1-I2C2_SDA 22 -2600 -1200 200 R 50 50 1 1 B
X PA11-CAN_RX-USART1_CTS-TIM1_CH4-COMP1_OUT-TSC_G4_IO3-EVENTOUT 32 -2600 500 200 R 50 50 1 1 B
X PB6-I2C1_SCL-USART1_TX-TIM16_CH1N-TSC_G5_I03 42 -2600 -700 200 R 50 50 1 1 B
X PA3-USART2_RX-TIM2_CH4-TIM15_CH2-TSC_G1_IO4 13 -2600 1300 200 R 50 50 1 1 B
X VSS 23 2650 -1500 200 L 50 50 1 1 W
X PA12-CAN_TX-USART1_RTS-TIM1_ETR-COMP2_OUT-TSC_G4_IO4-EVENTOUT 33 -2600 400 200 R 50 50 1 1 B
X PB7-I2C1_SDA-USART1_RX-USART4_CTS-TIM17_CH1N-TSC_G5_IO4 43 -2600 -800 200 R 50 50 1 1 B
X PA4-SPI1_NSS-I2S1_WS-TIM14_CH1-TSC_G2_IO1-USART2_CK 14 -2600 1200 200 R 50 50 1 1 B
X VDD 24 2650 1400 200 L 50 50 1 1 W
X PA13-IR_OUT-SWDIO-USB_NOE 34 -2600 300 200 R 50 50 1 1 B
X BOOT0 44 2650 250 200 L 50 50 1 1 I
X PA5-SPI1_SCK-I2S1_CK-CEC-TIM2_CH1_ETR-TSC_G2_IO2 15 -2600 1100 200 R 50 50 1 1 B
X PB12-TIM1_BKIN-TIM15_BKIN-SPI2_NSS-I2S2_WS-USART3_CK-TSC_G6_IO2-EVENTOUT 25 -2600 -1300 200 R 50 50 1 1 B
X VSS 35 2650 -1400 200 L 50 50 1 1 W
X PB8-I2C1_SCL-CEC-TIM16_CH1-TSC_SYNC-CAN_RX 45 -2600 -900 200 R 50 50 1 1 B
X PA6-SPI1_MISO-I2S1_MCK-TIM3_CH1-TIM1_BKIN-TIM16_CH1-COMP1_OUT-TSC_G2_IO3-EVENTOUT-USART3_CTS 16 -2600 1000 200 R 50 50 1 1 B
X PB13-SPI2_SCK,_I2S2_CK-I2C2_SCL-USART3_CTS-TIM1_CH1N-TSC_G6_IO3 26 -2600 -1400 200 R 50 50 1 1 B
X VDDIO2 36 2650 1600 200 L 50 50 1 1 W
X PB9-SPI2_NSS-I2S2_WS-I2C1_SDA-IR_OUT-TIM17_CH1-EVENTOUT-CAN_TX 46 -2600 -1000 200 R 50 50 1 1 B
X PA7-SPI1_MOSI-I2S1_SD-TIM3_CH2-TIM14_CH1-TIM1_CH1N-TIM17_CH1-COMP2_OUT-TSC_G2_IO4-EVENTOUT 17 -2600 900 200 R 50 50 1 1 B
X PB14-SPI2_MISO-I2S2_MCK-I2C2_SDA-USART3_RTS-TIM1_CH2N-TIM15_CH1-TSC_G6_IO4 27 -2600 -1500 200 R 50 50 1 1 B
X PA14-USART2_TX-SWCLK 37 -2600 200 200 R 50 50 1 1 B
X VSS 47 2650 -1300 200 L 50 50 1 1 W
X PB0-TIM3_CH3-TIM1_CH2N-TSC_G3_IO2-EVENTOUT-USART3_CK 18 -2600 -100 200 R 50 50 1 1 B
X PB15-SPI2_MOSI-I2S2_SD-TIM1_CH3N-TIM15_CH1N-TIM15_CH2 28 -2600 -1600 200 R 50 50 1 1 B
X PA15-SPI1_NSS-I2S1_WS-USART2_RX-USART4_RTS-TIM2_CH1_ETR-EVENTOUT 38 -2600 100 200 R 50 50 1 1 B
X VDD 48 2650 1500 200 L 50 50 1 1 W
X PB1-TIM3_CH4-USART3_RTS-TIM14_CH1-TIM1_CH3N-TSC_G3_IO3 19 -2600 -200 200 R 50 50 1 1 B
X PA8-USART1_CK-TIM1_CH1-EVENTOUT-MCO-CRS_SYNC 29 -2600 800 200 R 50 50 1 1 B
X PB3-SPI1_SCK-I2S1_CK-TIM2_CH2-TSC_G5_IO1-EVENTOUT 39 -2600 -400 200 R 50 50 1 1 B
X BOTTOM_PAD 49 2650 -1200 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
