
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006244                       # Number of seconds simulated (Second)
simTicks                                   6244499000                       # Number of ticks simulated (Tick)
finalTick                                  6244499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1060.64                       # Real time elapsed on the host (Second)
hostTickRate                                  5887475                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11459232                       # Number of bytes of host memory used (Byte)
simInsts                                     85729344                       # Number of instructions simulated (Count)
simOps                                      138890208                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    80828                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     130949                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        12325466                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       10016055                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                       9512123                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2908                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1336509                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          2775103                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           11102048                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.856790                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.635120                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8143791     73.35%     73.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   335179      3.02%     76.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   747802      6.74%     83.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   810529      7.30%     90.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   506029      4.56%     94.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   283719      2.56%     97.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   158128      1.42%     98.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    76694      0.69%     99.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    40177      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             11102048                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  49949     69.22%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   123      0.17%     69.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   172      0.24%     69.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 211      0.29%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 12085     16.75%     86.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 7762     10.76%     97.42% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1400      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             459      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        44605      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu      8382734     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        38633      0.41%     89.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         4365      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         1694      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8535      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        17257      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        18931      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         8997      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2968      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       689631      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       239325      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        35253      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        19158      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total       9512123                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.771746                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              72163                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.007586                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                29962084                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               11177010                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        9314956                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   239281                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  182739                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          114063                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    9419005                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      120676                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                          9464190                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                       715701                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    47933                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                            971657                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                        656828                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      255956                       # Number of stores executed (Count)
system.cpu0.numRate                          0.767857                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2380                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1223418                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              2.300350                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         2.300350                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.434717                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.434717                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  15642047                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                  7655151                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     153840                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     85796                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                    9393245                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                   4970095                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                  2330372                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads        787623                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       302086                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        67401                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        47892                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                 800589                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted           738196                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            19666                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups              526641                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                9392                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 522403                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.991953                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  14318                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10094                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5319                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4775                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1253                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1327386                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            21154                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     10911451                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.795553                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.904572                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8287628     75.95%     75.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         945749      8.67%     84.62% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         529340      4.85%     89.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         251863      2.31%     91.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          50673      0.46%     92.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         319057      2.92%     95.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          24617      0.23%     95.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          45251      0.41%     95.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         457273      4.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     10911451                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu0.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       457273                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                  696372                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              8984957                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   722462                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               670444                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 27813                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              495148                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1224                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              10328835                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5770                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles            845213                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                       6518984                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                     800589                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches            542040                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      9980241                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  58020                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles               15626                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        17586                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles       214372                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   639067                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 7024                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          11102048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.972487                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.381043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 9233878     83.17%     83.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  100369      0.90%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  163447      1.47%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  163361      1.47%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  223639      2.01%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  138642      1.25%     90.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  104012      0.94%     91.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  130188      1.17%     92.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                  844512      7.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            11102048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.064954                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.528904                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    27813                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   5388772                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  167427                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              10017147                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                6193                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                  787623                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 302086                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7377                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  154900                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          6103                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          9664                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        13744                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               23408                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                 9442831                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                9429019                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                  8028020                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 18603733                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.765003                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.431527                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                      59537                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 198463                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               6103                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 76047                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                 399                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2127                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            58.910376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          210.420839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                543622     92.28%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  64      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  77      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  76      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  81      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  93      0.02%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  55      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  80      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  69      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  63      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                75      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                67      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                70      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                36      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                60      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                66      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                54      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               149      0.03%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               603      0.10%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                44      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                42      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                36      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                74      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               134      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               564      0.10%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                43      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                41      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                59      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                92      0.02%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               128      0.02%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           42365      7.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                 710061                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 255966                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3207                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      431                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 641836                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     3353                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 27813                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  940978                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                7144733                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         22809                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  1131626                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              1834089                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              10186835                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               111265                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                915211                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                157724                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                548055                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           3256                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           22649737                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   43182960                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                16945096                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   192440                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2898991                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  3094154                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        20454493                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       20206878                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu1.numCycles                        12005308                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       10015979                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1090                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       9511947                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  2845                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1336431                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2775335                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                237                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           10846335                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.876973                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.648984                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7888261     72.73%     72.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   335143      3.09%     75.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   747832      6.89%     82.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   810275      7.47%     90.18% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   506008      4.67%     94.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   283758      2.62%     97.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   158170      1.46%     98.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    76631      0.71%     99.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    40257      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             10846335                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  49942     69.21%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   120      0.17%     69.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   173      0.24%     69.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 211      0.29%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 12088     16.75%     86.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 7785     10.79%     97.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1390      1.93%     99.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             452      0.63%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        44636      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      8382687     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38635      0.41%     89.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         4366      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         1686      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8532      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        17262      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        18943      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         8989      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2980      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       689597      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       239258      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        35223      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        19116      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       9511947                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.792312                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              72161                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.007586                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                29706095                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               11176795                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        9314901                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   239140                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  182791                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          114029                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    9418876                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      120596                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          9463962                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                       715630                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    47985                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                            971480                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        656801                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      255850                       # Number of stores executed (Count)
system.cpu1.numRate                          0.788315                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2381                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1158973                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              2.240597                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         2.240597                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.446310                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.446310                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  15641702                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  7655164                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     153817                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     85798                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    9393238                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   4970060                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  2330179                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads        787593                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       301863                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        68572                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        51123                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 800726                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           738194                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            19682                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              526646                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                9399                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 522421                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.991978                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  14316                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          10185                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              5290                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4895                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1255                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1327200                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            21154                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     10655888                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.814633                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.923323                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        8032313     75.38%     75.38% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         945656      8.87%     84.25% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         529185      4.97%     89.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         251750      2.36%     91.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4          50676      0.48%     92.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         319115      2.99%     95.05% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          24609      0.23%     95.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          45243      0.42%     95.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         457341      4.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     10655888                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu1.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       457341                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                  679772                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              8745825                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                   722510                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               670423                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 27805                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              495144                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1223                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              10328916                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 5713                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            832114                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       6519061                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     800726                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            542027                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      9746817                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  58000                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles               14197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        17282                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       206925                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   639143                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 7059                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          10846335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.995445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.404223                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8978007     82.77%     82.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  100464      0.93%     83.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  163592      1.51%     85.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  163301      1.51%     86.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  223456      2.06%     88.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  138693      1.28%     90.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  104082      0.96%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  130320      1.20%     92.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  844420      7.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            10846335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.066698                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.543015                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    27805                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5232475                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  159218                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              10017069                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                6160                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                  787593                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 301863                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     7339                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  146723                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          6095                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          9670                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        13734                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               23404                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 9442705                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                9428930                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  8028140                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 18603779                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.785397                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.431533                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                      59465                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 198433                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               6095                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 75824                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                 396                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2078                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            57.327092                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          205.462661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                543742     92.30%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  61      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  66      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                  62      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  69      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  61      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  62      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  66      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  72      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  74      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                52      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                71      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                69      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                75      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                49      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                48      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                89      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               144      0.02%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               590      0.10%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                31      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                30      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                36      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                56      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               105      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               498      0.08%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                42      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                50      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                48      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               110      0.02%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               192      0.03%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           42362      7.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                 710066                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 255860                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3255                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      417                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 641901                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     3389                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 27805                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  924345                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6929716                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         22737                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1131711                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              1810021                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              10186791                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               107918                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                921206                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                152643                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                529547                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents           2846                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           22650055                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   43182722                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                16944846                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   192655                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2899309                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  3093728                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        20198663                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       20206361                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu10.numCycles                       11862143                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      10012376                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   1086                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                      9508425                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 2857                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            1332824                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         2769928                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          10658781                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.892074                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.659043                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 7702237     72.26%     72.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  334435      3.14%     75.40% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  747231      7.01%     82.41% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  810307      7.60%     90.01% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  506018      4.75%     94.76% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  283639      2.66%     97.42% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  158199      1.48%     98.90% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   76574      0.72%     99.62% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   40141      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            10658781                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 49965     69.18%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  121      0.17%     69.34% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  182      0.25%     69.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     69.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     69.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     69.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                216      0.30%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                12038     16.67%     86.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                7789     10.78%     97.34% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            1399      1.94%     99.28% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite            519      0.72%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        44435      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      8380390     88.14%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           36      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        38639      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd         4368      0.05%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         1698      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8510      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        17236      0.18%     89.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     89.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        18857      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         8960      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         2988      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       688803      7.24%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       239234      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        35158      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite        19113      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total      9508425                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.801577                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             72229                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.007596                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               29511890                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              11170102                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       9312113                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  238827                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 182299                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         113826                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   9415737                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     120482                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                         9460545                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                      714816                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                   47880                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                           970648                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                       656654                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     255832                       # Number of stores executed (Count)
system.cpu10.numRate                         0.797541                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          2373                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       1203362                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             2.213878                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        2.213878                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.451696                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.451696                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 15638628                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 7652716                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    153495                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                    85614                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   9392548                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  4969482                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 2328644                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads       787160                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       302000                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        67528                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        46576                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups                799955                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted          737687                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           19635                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups             526495                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               9354                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                522244                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.991926                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                 14282                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups         10045                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             5338                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           4707                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         1245                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       1323707                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           20980                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     10468986                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.829177                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.937223                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       7845205     74.94%     74.94% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        945712      9.03%     83.97% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        529296      5.06%     89.03% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        251914      2.41%     91.43% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4         50622      0.48%     91.92% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        319083      3.05%     94.96% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         24638      0.24%     95.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         45267      0.43%     95.63% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        457249      4.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     10468986                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu10.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       457249                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                 695270                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             8543501                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  722169                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              670178                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                27663                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             495014                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1231                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             10325095                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                5774                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles           841786                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                      6517094                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                    799955                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches           541864                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     9554091                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                 57724                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles              12214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        16768                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles       205060                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                  638793                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                7064                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         10658781                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.012487                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.421132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                8791227     82.48%     82.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 100625      0.94%     83.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 163112      1.53%     84.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 163597      1.53%     86.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 223420      2.10%     88.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 138646      1.30%     89.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                 103753      0.97%     90.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 130398      1.22%     92.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                 844003      7.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           10658781                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.067438                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.549403                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   27663                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  5105927                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                 157029                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             10013462                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts               6229                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                 787160                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                302000                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    7326                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                 144588                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents         6123                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect         9695                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        13539                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              23234                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                9439612                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount               9425939                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                 8025827                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18600271                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.794624                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.431490                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     59381                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                198000                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation              6123                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                75961                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                396                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                 2042                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           56.217645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         201.957814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               543786     92.31%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 82      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 68      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 76      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 74      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 81      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 73      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 40      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 51      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 29      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               39      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               66      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               88      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               36      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               42      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159               55      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              105      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              159      0.03%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              617      0.10%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199               51      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209               53      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219               58      0.01%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229               55      0.01%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              106      0.02%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              500      0.08%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               53      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269               61      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279               78      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              139      0.02%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              240      0.04%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          42121      7.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                709410                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                255843                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3292                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     418                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                641430                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    3308                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                27663                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 939734                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               6756272                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        23691                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 1131264                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             1780157                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             10183028                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              107404                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               916754                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               148418                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               504388                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          3277                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          22642443                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  43169496                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               16940765                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  192014                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                2891697                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 3091823                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       20008386                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      20198720                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu11.numCycles                       12130022                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      10014353                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1086                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                      9510104                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 2848                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            1334801                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         2774834                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          10896284                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.872784                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.646090                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 7939078     72.86%     72.86% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  334686      3.07%     75.93% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  747246      6.86%     82.79% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  810461      7.44%     90.23% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  506317      4.65%     94.87% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  283546      2.60%     97.48% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  158219      1.45%     98.93% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   76617      0.70%     99.63% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   40114      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            10896284                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 49896     69.25%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  119      0.17%     69.41% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  169      0.23%     69.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                209      0.29%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                12061     16.74%     86.67% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                7751     10.76%     97.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            1399      1.94%     99.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite            452      0.63%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        44395      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      8381499     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           35      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        38639      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         4356      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         1694      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8510      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu        17221      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        18878      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         8959      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         2942      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       689419      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       239258      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead        35195      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite        19104      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total      9510104                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.784014                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             72056                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.007577                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               29752735                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              11174009                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       9313300                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                  238661                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                 182353                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses         113765                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   9417409                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                     120356                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                         9462096                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                      715442                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                   48008                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                           971281                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                       656679                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     255839                       # Number of stores executed (Count)
system.cpu11.numRate                         0.780056                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          2388                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       1233738                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             2.263873                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        2.263873                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.441721                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.441721                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 15640087                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 7653795                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                    153374                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                    85563                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   9392644                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  4969574                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 2329639                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads       787480                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       302054                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        67488                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        47118                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups                800231                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted          737923                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           19643                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups             526628                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               9361                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                522375                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.991924                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                 14279                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups         10070                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits             5317                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           4753                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         1251                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       1325681                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           20923                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     10706231                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.810802                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.919605                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       8082602     75.49%     75.49% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        945710      8.83%     84.33% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        529255      4.94%     89.27% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        251739      2.35%     91.62% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4         50578      0.47%     92.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        319105      2.98%     95.08% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         24658      0.23%     95.31% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         45256      0.42%     95.73% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        457328      4.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     10706231                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu11.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       457328                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                 700687                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             8775391                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  722195                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              670399                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                27612                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             495131                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                1227                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             10327286                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                5775                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles           845204                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      6518294                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                    800231                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches           541971                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     9774569                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                 57616                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles              15958                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        16433                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles       215312                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                  638893                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                7061                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         10896284                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.990668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.399367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                9028124     82.86%     82.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 100742      0.92%     83.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 163176      1.50%     85.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 163783      1.50%     86.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 223191      2.05%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 138911      1.27%     90.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                 103748      0.95%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 130525      1.20%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                 844084      7.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           10896284                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.065971                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.537369                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   27612                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  5259142                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                 160201                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             10015439                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               6209                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                 787480                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                302054                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    7359                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                 147714                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents         6131                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect         9676                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        13499                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              23175                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                9440682                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount               9427065                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                 8026631                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18601605                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.777168                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.431502                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                     59489                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                198320                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation              6131                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                76015                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                396                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 2114                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           57.588575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         206.587018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               543665     92.29%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 96      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 87      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 59      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 64      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 79      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 85      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 55      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 43      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 61      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               33      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               61      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               89      0.02%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               53      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               54      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               41      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169               84      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              109      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              568      0.10%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               55      0.01%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               54      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219               54      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              113      0.02%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              142      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              516      0.09%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               39      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               38      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               61      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              104      0.02%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              172      0.03%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          42348      7.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                709802                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                255849                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3205                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     419                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                641462                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    3144                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                27612                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 945243                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               6952312                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        22339                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 1131414                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             1817364                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             10185274                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              111734                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               915771                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               158293                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents               531587                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents          3193                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          22646588                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  43177586                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               16943676                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                  192189                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                2895842                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 3092958                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       20247513                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      20202928                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu12.numCycles                       12486682                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      10013280                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1086                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                      9510014                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 2816                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            1333728                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         2770607                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          11178924                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.850709                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.630908                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 8221656     73.55%     73.55% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  334616      2.99%     76.54% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  747587      6.69%     83.23% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  810477      7.25%     90.48% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  506043      4.53%     95.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  283603      2.54%     97.54% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  158140      1.41%     98.96% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   76650      0.69%     99.64% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   40152      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            11178924                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 49897     69.28%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   2      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  121      0.17%     69.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     69.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  171      0.24%     69.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                211      0.29%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                12045     16.72%     86.71% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                7729     10.73%     97.44% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            1394      1.94%     99.38% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            450      0.62%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        44315      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      8381472     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        38640      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         4383      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         1676      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8505      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu        17233      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        18855      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         8973      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         2979      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       689371      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       239258      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead        35201      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite        19116      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total      9510014                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.761613                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             72020                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.007573                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               30034994                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              11171941                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       9313463                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                  238794                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                 182249                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses         113818                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   9417296                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                     120423                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                         9462086                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                      715411                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   47928                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                           971262                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                       656726                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     255851                       # Number of stores executed (Count)
system.cpu12.numRate                         0.757774                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                          2376                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       1307758                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             2.330438                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        2.330438                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.429104                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.429104                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 15640583                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 7653876                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                    153446                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                    85618                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   9392825                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  4969686                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 2329573                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads       787271                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       301831                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        67428                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        49053                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups                800372                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted          738042                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           19676                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups             526587                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               9385                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                522333                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.991922                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                 14272                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups         10109                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits             5331                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           4778                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         1242                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       1324645                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           20875                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     10988933                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.789944                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.898794                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       8364513     76.12%     76.12% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        946144      8.61%     84.73% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        529403      4.82%     89.55% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        252133      2.29%     91.84% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4         50656      0.46%     92.30% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        319143      2.90%     95.20% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         24672      0.22%     95.43% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         45234      0.41%     95.84% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        457035      4.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     10988933                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu12.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       457035                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                 709685                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             9049422                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  721941                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              670342                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                27534                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             495040                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1232                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             10325760                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                5783                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles           857873                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      6518112                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                    800372                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches           541936                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    10047357                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                 57468                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles              13474                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        15407                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles       216079                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                  638936                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                7042                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         11178924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.965608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.373989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                9311115     83.29%     83.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 100363      0.90%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 163382      1.46%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 163288      1.46%     87.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 223670      2.00%     89.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 138620      1.24%     90.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                 103958      0.93%     91.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 130289      1.17%     92.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                 844239      7.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           11178924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.064098                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.522005                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   27534                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  5424012                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                 174424                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             10014366                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts               6217                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                 787271                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                301831                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    7362                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                 161933                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents         6105                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect         9690                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        13434                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              23124                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                9440791                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount               9427281                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                 8027030                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18602106                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.754987                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.431512                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                     59572                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                198111                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation              6105                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                75792                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                397                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 2098                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           59.228535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         212.008746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               543655     92.29%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 82      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 67      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 64      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 79      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                107      0.02%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 78      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 55      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 42      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 54      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               57      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               85      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               61      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               75      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               61      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               49      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               95      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              147      0.02%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              565      0.10%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               42      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               54      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               62      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              102      0.02%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              108      0.02%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              526      0.09%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               40      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               46      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               42      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               64      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              119      0.02%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          42399      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2547                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                709812                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                255861                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3100                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     416                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                641423                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    3010                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                27534                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 954229                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               7184582                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        23266                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 1131160                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             1858153                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             10183913                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              116807                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               920553                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents               166378                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents               563856                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents          3426                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          22645400                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  43173909                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               16942022                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                  191996                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                2894654                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 3092992                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       20529485                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      20200794                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu13.numCycles                       12216924                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      10012998                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   1089                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                      9509292                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 2831                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1333449                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2770778                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               236                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          10951441                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.868314                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.643022                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 7994259     73.00%     73.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  334699      3.06%     76.05% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  747659      6.83%     82.88% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  810282      7.40%     90.28% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  506096      4.62%     94.90% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  283533      2.59%     97.49% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  158201      1.44%     98.93% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   76522      0.70%     99.63% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   40190      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            10951441                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 49804     69.23%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  122      0.17%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  176      0.24%     69.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                209      0.29%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                12017     16.71%     86.64% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                7747     10.77%     97.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            1402      1.95%     99.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            458      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        44336      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      8381030     88.14%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        38640      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd         4364      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         1688      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8515      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        17218      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        18853      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         8974      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         2967      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       689017      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       239299      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead        35189      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite        19165      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total      9509292                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.778370                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             71935                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.007565                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               29805958                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              11171481                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       9312847                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                  238833                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 182151                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         113839                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   9416442                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     120449                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                         9461306                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                      715039                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   47986                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                           970976                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                       656649                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     255937                       # Number of stores executed (Count)
system.cpu13.numRate                         0.774443                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2387                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                       1265483                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             2.280092                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        2.280092                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.438579                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.438579                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 15639513                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 7653439                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                    153442                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                    85584                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   9392398                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  4969289                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 2329206                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads       787242                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       302029                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        67425                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        47918                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups                800148                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted          737707                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           19652                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups             526461                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               9379                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                522246                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.991994                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 14291                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups         10166                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits             5321                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           4845                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         1254                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       1324391                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           20856                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     10761657                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.806627                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.915386                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       8137651     75.62%     75.62% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        945894      8.79%     84.41% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        529340      4.92%     89.33% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        251943      2.34%     91.67% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4         50623      0.47%     92.14% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        319128      2.97%     95.10% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         24643      0.23%     95.33% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         45235      0.42%     95.75% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        457200      4.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     10761657                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu13.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       457200                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                 702635                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             8829003                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  722167                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              670117                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                27519                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             495012                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                1238                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             10325514                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                5808                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles           846359                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      6516908                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                    800148                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches           541858                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     9843549                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 57450                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles              14660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        15530                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles       202618                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  638717                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                7048                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         10951441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.985526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.394237                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                9083812     82.95%     82.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 100395      0.92%     83.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 163430      1.49%     85.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 163337      1.49%     86.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 223482      2.04%     88.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 138630      1.27%     90.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 103978      0.95%     91.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 130303      1.19%     92.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                 844074      7.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           10951441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.065495                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.533433                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   27519                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  5275346                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                 162181                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             10014087                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               6166                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                 787242                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                302029                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    7327                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                 149735                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents         6106                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         9665                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        13442                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              23107                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                9440255                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount               9426686                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 8026396                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                18601200                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.771609                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.431499                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                     59520                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                198082                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                103                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation              6106                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                75990                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                399                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 2017                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           57.658980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         206.397449                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               543761     92.31%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 76      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 79      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 66      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 45      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                 66      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 76      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 37      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 34      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 67      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               55      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               62      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               58      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               46      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149               50      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159               70      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              117      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              135      0.02%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              589      0.10%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               38      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               36      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219               28      0.00%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229               69      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              113      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              470      0.08%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               37      0.01%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               34      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279               69      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              129      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              192      0.03%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          42378      7.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                709704                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                255947                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3159                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     419                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                641215                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    3051                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                27519                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 947164                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               6988090                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        23315                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 1131168                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             1834185                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             10183479                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              111860                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               918059                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               158894                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               547410                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents          3455                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          22643099                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  43170991                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               16941444                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  191790                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2892353                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 3092572                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       20301790                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      20200076                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu14.numCycles                       12129392                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      10011628                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   1089                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                      9508308                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 2885                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            1332079                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         2768353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               236                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          10900733                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.872263                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.645742                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 7944053     72.88%     72.88% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  334440      3.07%     75.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  747570      6.86%     82.80% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  810228      7.43%     90.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  505977      4.64%     94.88% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  283543      2.60%     97.48% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  158176      1.45%     98.93% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   76603      0.70%     99.63% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   40143      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            10900733                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                 49945     69.26%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     69.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  120      0.17%     69.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  174      0.24%     69.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     69.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     69.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     69.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                213      0.30%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                12030     16.68%     86.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                7770     10.78%     97.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            1399      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            460      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        44282      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      8380292     88.14%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           33      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        38640      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         4361      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         1700      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8509      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        17224      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        18848      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         8967      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         2987      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       688885      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       239269      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        35182      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite        19129      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total      9508308                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.783906                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             72111                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.007584                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               29753557                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              11168726                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       9312235                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  238788                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 182171                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         113830                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   9415713                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     120424                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                         9460459                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                      714924                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                   47849                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                           970800                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                       656601                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     255876                       # Number of stores executed (Count)
system.cpu14.numRate                         0.779962                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          2347                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       1228659                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             2.263755                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        2.263755                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.441744                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.441744                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 15638541                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 7652897                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    153439                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                    85585                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   9392251                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  4969133                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 2328901                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads       787047                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       301914                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        67420                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        48080                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups                800049                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted          737676                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           19650                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups             526442                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               9354                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                522195                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.991933                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                 14278                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups         10125                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             5334                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           4791                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         1249                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       1323032                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           20799                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     10711131                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.810432                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.919285                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       8087556     75.51%     75.51% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        945720      8.83%     84.34% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        529218      4.94%     89.28% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        251726      2.35%     91.63% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4         50569      0.47%     92.10% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        319069      2.98%     95.08% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         24631      0.23%     95.31% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         45239      0.42%     95.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        457403      4.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     10711131                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu14.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       457403                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                 696155                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             8785161                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  721641                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              670310                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                27466                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             494962                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1228                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             10323838                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                5747                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles           846940                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      6516325                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                    800049                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches           541807                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     9787168                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                 57326                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles              14066                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        15590                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles       208306                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                  638802                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                7057                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         10900733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.989974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.398696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                9033269     82.87%     82.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 100477      0.92%     83.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 163439      1.50%     85.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 163269      1.50%     86.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 223449      2.05%     88.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 138625      1.27%     90.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                 103980      0.95%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 130326      1.20%     92.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                 843899      7.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           10900733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.065960                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.537234                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   27466                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  5251772                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                 159617                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             10012717                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               6177                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                 787047                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                301914                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7313                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                 147190                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents         6110                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect         9692                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        13356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              23048                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                9439514                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount               9426065                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                 8025890                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18600310                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.777126                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.431492                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                     59442                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                197887                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                106                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation              6110                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                75875                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                397                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                 2044                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           57.452981                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         205.736988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               543770     92.31%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 55      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 57      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 65      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 78      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 76      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 63      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 66      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 39      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 43      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               57      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               84      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               54      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               47      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               54      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159               40      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169               82      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              116      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              510      0.09%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199               32      0.01%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209               29      0.00%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219               68      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              126      0.02%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              124      0.02%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              538      0.09%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               66      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               24      0.00%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               44      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               96      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              144      0.02%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          42435      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                709567                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                255886                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3185                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     414                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                641236                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    3020                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                27466                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 940656                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               6954294                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        21872                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 1130868                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             1825577                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             10181907                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              111386                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               920357                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               155673                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents               541896                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          3497                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          22640611                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  43166282                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               16939212                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  191883                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                2889865                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 3092755                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       20249689                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      20197185                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu15.numCycles                       12488999                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      10014186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   1086                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                      9510268                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 2960                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            1334452                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         2771278                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          11190733                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.849834                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.630397                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 8233630     73.58%     73.58% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  334582      2.99%     76.57% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  747396      6.68%     83.24% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  810407      7.24%     90.49% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  506042      4.52%     95.01% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  283606      2.53%     97.54% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  158212      1.41%     98.96% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   76661      0.69%     99.64% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   40197      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            11190733                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                 49965     69.22%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  119      0.16%     69.38% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  178      0.25%     69.63% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     69.63% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                211      0.29%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     69.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                12050     16.69%     86.61% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                7805     10.81%     97.42% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            1400      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite            459      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        44323      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      8381870     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           35      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        38640      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         4358      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         1714      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8512      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        17219      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        18865      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         8974      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         2963      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       689116      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       239369      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead        35186      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite        19124      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total      9510268                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.761492                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             72187                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.007590                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               30047620                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              11173575                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       9314022                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                  238796                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 182253                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         113820                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   9417705                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     120427                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                         9462319                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                      715134                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                   47949                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                           971095                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                       656790                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     255961                       # Number of stores executed (Count)
system.cpu15.numRate                         0.757652                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          2351                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                       1298266                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                   5358084                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                     8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             2.330870                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        2.330870                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.429024                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.429024                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 15640730                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 7654275                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                    153451                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                    85570                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   9393404                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  4969948                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 2329631                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads       787366                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       302039                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        67435                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        47950                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups                800386                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted          738092                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           19661                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups             526566                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               9383                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                522341                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.991976                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                 14281                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups         10052                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits             5335                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           4717                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         1242                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       1325351                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           20888                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     11000712                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.789098                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.897986                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       8376401     76.14%     76.14% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        946113      8.60%     84.74% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        529308      4.81%     89.56% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        252091      2.29%     91.85% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4         50688      0.46%     92.31% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        319113      2.90%     95.21% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         24700      0.22%     95.43% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         45265      0.41%     95.85% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        457033      4.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     11000712                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            5358084                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted              8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                    815199                       # Number of memory references committed (Count)
system.cpu15.commit.loads                      589160                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                   608725                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                    82703                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                   8591867                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls               10325                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       457033                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                 708976                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             9061709                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  722132                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              670362                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                27554                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             495096                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1230                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             10326862                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                5767                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles           859849                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      6517959                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                    800386                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches           541957                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    10061931                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                 57508                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles              14969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        15954                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles       209276                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                  638928                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                7063                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         11190733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.964592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.372930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                9322760     83.31%     83.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 100504      0.90%     84.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 163500      1.46%     85.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 163369      1.46%     87.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 223356      2.00%     89.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 138727      1.24%     90.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                 103968      0.93%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 130379      1.17%     92.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                 844170      7.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           11190733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.064087                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.521896                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   27554                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  5437650                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                 166600                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             10015272                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts               6159                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                 787366                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                302039                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7318                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                 154166                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents         6112                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect         9695                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        13444                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              23139                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                9441408                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount               9427842                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                 8027517                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                18602868                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.754892                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.431520                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                     59356                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                198206                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation              6112                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                76000                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                397                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                 2005                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples           589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           59.001628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         211.249698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               543821     92.32%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 83      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 92      0.02%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 72      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 88      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                108      0.02%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 67      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 47      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 52      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 53      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               43      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               67      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               46      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               47      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               50      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               47      0.01%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169               82      0.01%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179               94      0.02%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              517      0.09%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               32      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209               30      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219               44      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229               73      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239               99      0.02%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              461      0.08%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               40      0.01%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269               57      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279               65      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              112      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              148      0.03%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          42445      7.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total             589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                709864                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                255971                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3127                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     418                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                641439                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    3031                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                27554                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 953535                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               7187843                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        23608                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 1131314                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             1866879                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             10184650                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              115733                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               916920                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents               163960                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents               574174                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents          4166                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          22646217                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  43176252                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               16942583                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  192106                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            19750746                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                2895231                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 3092888                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       20541985                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      20202416                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                5358084                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                  8680638                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu2.numCycles                        12006375                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       10014058                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       9510763                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  2890                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1334512                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          2770598                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           10855861                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.876095                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.648333                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7898052     72.75%     72.75% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   335157      3.09%     75.84% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   747657      6.89%     82.73% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   810319      7.46%     90.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   506068      4.66%     94.85% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   283625      2.61%     97.47% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   158158      1.46%     98.92% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    76610      0.71%     99.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    40215      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             10855861                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  49901     69.18%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     69.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   123      0.17%     69.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   172      0.24%     69.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 211      0.29%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     69.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 12077     16.74%     86.62% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 7788     10.80%     97.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             1398      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             464      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        44603      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      8381756     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        38635      0.41%     89.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         4361      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         1702      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8515      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        17245      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        18889      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         8976      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2984      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       689340      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       239361      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        35194      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        19165      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       9510763                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.792143                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              72134                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.007584                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                29713366                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               11173201                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        9314003                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   239045                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  182545                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          113976                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    9417742                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      120552                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          9462924                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                       715363                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    47839                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                            971380                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        656773                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      256017                       # Number of stores executed (Count)
system.cpu2.numRate                          0.788158                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2348                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                        1150514                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              2.240796                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         2.240796                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.446270                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.446270                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  15640901                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  7654250                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     153657                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     85691                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    9393118                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   4969750                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  2329852                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads        787283                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       301993                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        68562                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        51126                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 800308                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           737961                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            19669                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              526495                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                9386                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 522278                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.991990                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  14296                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups          10082                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              5320                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            4762                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1257                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1325289                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            21151                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     10665689                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.813884                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.922644                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        8042194     75.40%     75.40% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         945633      8.87%     84.27% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         529150      4.96%     89.23% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         251767      2.36%     91.59% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4          50630      0.47%     92.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         319065      2.99%     95.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          24589      0.23%     95.29% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          45263      0.42%     95.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         457398      4.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     10665689                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu2.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       457398                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                  687502                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              8747942                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   722246                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               670370                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 27801                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              495045                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1223                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              10326535                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 5697                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles            834828                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       6517668                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     800308                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            541894                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      9751058                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  57990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles               14876                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        17405                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       208699                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   638973                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 7064                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          10855861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.994267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.403039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 8988178     82.80%     82.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  100342      0.92%     83.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  163523      1.51%     85.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  163170      1.50%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  223528      2.06%     88.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  138637      1.28%     90.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  104091      0.96%     91.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  130251      1.20%     92.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  844141      7.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            10855861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.066657                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.542851                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    27801                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5239317                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  159365                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              10015150                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                6175                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                  787283                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 301993                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     7354                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  146913                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents          6093                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          9685                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        13717                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               23402                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 9441790                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                9427979                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  8027133                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 18601948                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.785248                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.431521                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      59401                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 198123                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation               6093                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 75954                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                 394                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  2043                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            57.294387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          205.071660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                543758     92.31%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  64      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  55      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  59      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  55      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  73      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  78      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  48      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  67      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  81      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                53      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                73      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                54      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                52      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                42      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                51      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                81      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               123      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               579      0.10%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                46      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                29      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                60      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                88      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               115      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               524      0.09%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                45      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                31      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                55      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                98      0.02%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               140      0.02%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           42405      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                 709812                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 256027                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3245                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      423                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 641736                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     3404                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 27801                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  932036                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6940468                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         22534                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  1131423                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              1801599                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              10184406                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               111646                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                917521                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                153887                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                520067                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents           2802                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           22645629                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   43174360                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                16941487                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   192243                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2894883                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  3093330                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        20206509                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       20202267                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu3.numCycles                        12324992                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       10015528                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       9511117                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  2796                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1335982                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          2773609                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           11107549                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.856275                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.634777                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  8149793     73.37%     73.37% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   335018      3.02%     76.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   747430      6.73%     83.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   810629      7.30%     90.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   505952      4.56%     94.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   283741      2.55%     97.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   158246      1.42%     98.95% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    76557      0.69%     99.64% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    40183      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             11107549                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  49894     69.20%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   122      0.17%     69.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     69.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   178      0.25%     69.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     69.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 208      0.29%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 12066     16.74%     86.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 7776     10.79%     97.43% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             1401      1.94%     99.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             452      0.63%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        44689      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      8382163     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           34      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        38636      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         4359      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         1688      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8523      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        17253      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        18914      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         8983      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2969      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       689254      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       239279      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        35248      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        19125      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       9511117                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.771694                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              72097                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.007580                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                29965604                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               11175877                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        9314181                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   239072                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  182849                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          113976                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    9417953                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      120572                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          9463136                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                       715323                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    47981                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                            971209                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        656808                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      255886                       # Number of stores executed (Count)
system.cpu3.numRate                          0.767801                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2378                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1217443                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              2.300261                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         2.300261                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.434733                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.434733                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  15640880                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  7654390                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     153690                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     85746                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    9393215                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   4970125                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  2329779                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads        787709                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       302131                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        67505                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        47313                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 800476                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           738106                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            19677                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              526644                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                9394                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 522413                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.991966                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  14325                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups          10086                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits              5330                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            4756                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1246                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1326803                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            21253                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     10916940                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.795153                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.904268                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8293320     75.97%     75.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         945670      8.66%     84.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         529288      4.85%     89.48% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         251759      2.31%     91.78% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4          50639      0.46%     92.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         319017      2.92%     95.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          24630      0.23%     95.40% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          45242      0.41%     95.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         457375      4.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     10916940                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu3.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       457375                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                  695668                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              8990928                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                   722831                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               670176                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 27946                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              495157                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1231                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              10328632                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 5765                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles            839331                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       6519583                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     800476                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            542068                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      9984761                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  58300                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles               15539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        18154                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       220614                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                   639080                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 7042                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          11107549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.972043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.380556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 9239039     83.18%     83.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  100877      0.91%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  162951      1.47%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  163916      1.48%     87.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  223239      2.01%     89.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  138947      1.25%     90.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  103632      0.93%     91.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  130581      1.18%     92.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  844367      7.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            11107549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.064947                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.528973                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    27946                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5383939                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  163317                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              10016620                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                6225                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                  787709                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 302131                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     7309                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  150884                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents          6133                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          9685                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        13811                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               23496                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 9442061                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                9428157                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  8027474                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 18602633                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.764963                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.431524                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                      59501                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 198549                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation               6133                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 76092                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                 398                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  2043                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            58.995325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          211.350100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                543740     92.30%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  51      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  60      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  53      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  85      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  86      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  46      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  60      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  57      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  69      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                55      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                55      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                62      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                53      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                52      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                74      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                96      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               109      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               570      0.10%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                50      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                70      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                47      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                98      0.02%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               105      0.02%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               518      0.09%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                36      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                57      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                57      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                86      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               117      0.02%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           42408      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                 709876                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 255896                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3207                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      430                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 641950                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     3465                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 27946                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  940301                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                7147482                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         23100                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  1131734                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              1836986                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              10186290                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               112836                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                918601                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                160548                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                548522                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents           3538                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           22647766                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   43179406                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                16944055                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   192385                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2897020                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  3093108                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        20459284                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       20205732                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu4.numCycles                        12062408                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       10013873                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                       9509966                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  2906                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             1334327                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          2773612                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           10891029                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.873193                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.646290                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  7933436     72.84%     72.84% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   334988      3.08%     75.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   747666      6.86%     82.78% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   810325      7.44%     90.22% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   506113      4.65%     94.87% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   283608      2.60%     97.48% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   158195      1.45%     98.93% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                    76575      0.70%     99.63% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    40123      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             10891029                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  49950     69.20%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   120      0.17%     69.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     69.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   175      0.24%     69.61% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 211      0.29%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 12088     16.75%     86.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                 7774     10.77%     97.41% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             1407      1.95%     99.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             460      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        44353      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      8381367     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           33      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        38634      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         4375      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         1662      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8525      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu        17247      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        18880      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         8990      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         2983      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       689270      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       239237      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead        35236      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite        19174      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total       9509966                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.788397                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              72185                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.007590                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                29746934                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               11172588                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        9313216                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                   239118                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                  182795                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses          113971                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    9417204                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                      120594                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                          9461982                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                       715313                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    47984                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                            971201                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                        656663                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      255888                       # Number of stores executed (Count)
system.cpu4.numRate                          0.784419                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           2358                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1171379                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              2.251254                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         2.251254                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.444197                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.444197                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  15640115                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  7653777                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                     153644                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                     85719                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    9392622                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   4969496                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  2329454                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads        787362                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       301996                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        67412                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        48118                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                 800293                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted           737947                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            19658                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups              526498                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                9396                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 522249                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.991930                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                  14301                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups          10091                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits              5322                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            4769                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         1247                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        1325121                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            20890                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     10701095                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.811192                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.920003                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        8077576     75.48%     75.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         945615      8.84%     84.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         529159      4.94%     89.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         251792      2.35%     91.62% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4          50633      0.47%     92.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         319088      2.98%     95.07% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          24619      0.23%     95.30% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          45261      0.42%     95.73% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         457352      4.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     10701095                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu4.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       457352                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                  683765                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              8787391                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                   721982                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               670344                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 27547                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              495018                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1226                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              10326455                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 5745                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles            833507                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                       6517726                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                     800293                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches            541872                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      9788668                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                  57488                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles               13940                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        15794                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       210376                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                   638736                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 7043                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          10891029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.991065                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.399861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 9023375     82.85%     82.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  100392      0.92%     83.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  163354      1.50%     85.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  163264      1.50%     86.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  223619      2.05%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  138608      1.27%     90.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  103897      0.95%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  130237      1.20%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                  844283      7.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            10891029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.066346                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.540334                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    27547                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   5259634                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  160502                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              10014965                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                6239                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                  787362                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 301996                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     7305                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  148040                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents          6103                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect          9663                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        13478                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               23141                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                 9440736                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                9427187                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                  8026876                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 18601961                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.781534                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.431507                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                      59420                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 198202                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation               6103                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 75957                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                 396                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  2064                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            57.739707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          206.749679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                543576     92.28%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  83      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  98      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  62      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  71      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 102      0.02%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  91      0.02%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  63      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  88      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  76      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                26      0.00%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                74      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                60      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                27      0.00%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                52      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                50      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                62      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               119      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               572      0.10%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                58      0.01%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                45      0.01%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                53      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                71      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               103      0.02%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               537      0.09%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                37      0.01%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                35      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                60      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                94      0.02%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               197      0.03%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           42440      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                 709783                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 255898                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3245                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      427                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 641255                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     3155                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 27547                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  928311                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                6976980                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         22445                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  1131134                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              1804612                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              10184320                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               110366                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                921646                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                155666                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                520274                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents           3788                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           22645124                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   43174813                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                16941969                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                   192349                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 2894378                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  3093477                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        20241793                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       20201686                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu5.numCycles                        11744338                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       10014052                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                       9510413                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2836                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1334506                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2771768                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           10582682                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.898677                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.663321                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  7625136     72.05%     72.05% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   334900      3.16%     75.22% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   747496      7.06%     82.28% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   810441      7.66%     89.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   506185      4.78%     94.72% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   283583      2.68%     97.40% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   158197      1.49%     98.90% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                    76591      0.72%     99.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    40153      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             10582682                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  49973     69.25%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    1      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   121      0.17%     69.42% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   171      0.24%     69.65% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 209      0.29%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 12055     16.70%     86.65% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                 7769     10.77%     97.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             1401      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             465      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        44396      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      8381673     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        38636      0.41%     89.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd         4380      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         1702      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8503      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu        17225      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        18859      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         8955      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         3004      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       689362      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       239307      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead        35199      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite        19175      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total       9510413                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.809787                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              72165                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.007588                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                29439549                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               11173047                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        9313711                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                   238960                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                  182697                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses          113866                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    9417666                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                      120516                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                          9462368                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                       715357                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    48045                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                            971307                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                        656766                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      255950                       # Number of stores executed (Count)
system.cpu5.numRate                          0.805696                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2366                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        1161656                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              2.191891                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         2.191891                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.456227                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.456227                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  15640485                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  7654018                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                     153469                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                     85600                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    9392993                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   4969845                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  2329723                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads        787373                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       302044                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        67420                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        46081                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                 800389                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted           738009                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            19693                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups              526569                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                9404                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 522328                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.991946                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  14301                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups          10113                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits              5312                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            4801                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         1251                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        1325271                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            20973                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     10392547                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.835275                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.943085                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        7769008     74.76%     74.76% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         945527      9.10%     83.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         529166      5.09%     88.95% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         251914      2.42%     91.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4          50667      0.49%     91.86% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         319112      3.07%     94.93% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          24573      0.24%     95.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          45269      0.44%     95.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         457311      4.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     10392547                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu5.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       457311                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                  691613                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              8471019                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                   721965                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               670454                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 27631                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              495035                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1227                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              10326723                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 5746                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles            836357                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                       6518274                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                     800389                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches            541941                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      9475981                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  57652                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles               13510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        16261                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles       211747                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   638919                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 7054                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          10582682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.020064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.428645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 8714848     82.35%     82.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  100353      0.95%     83.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  163396      1.54%     84.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  163216      1.54%     86.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  223746      2.11%     88.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  138528      1.31%     89.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  103977      0.98%     90.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  130208      1.23%     92.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                  844410      7.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            10582682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.068151                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.555014                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    27631                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   5041112                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  148342                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              10015144                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                6165                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                  787373                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 302044                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     7349                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  135903                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents          6106                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          9696                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        13545                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               23241                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                 9441204                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                9427577                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  8026871                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 18601777                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.802734                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.431511                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                      59479                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 198213                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation               6106                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 76005                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                 398                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  2077                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            55.528112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          199.108774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                543649     92.29%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  60      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  97      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                  88      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  66      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 105      0.02%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  76      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  63      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  66      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  50      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                75      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                80      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                85      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                66      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                38      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                84      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               107      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               132      0.02%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               601      0.10%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                54      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                68      0.01%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                58      0.01%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                59      0.01%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               114      0.02%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               503      0.09%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                32      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                46      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                68      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               121      0.02%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               214      0.04%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           42157      7.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                 709798                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 255960                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3247                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      433                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 641488                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     3243                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 27631                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  936180                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                6675487                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         23260                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  1131242                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles              1788882                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              10184536                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               107607                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                918854                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                150508                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                510592                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents           3057                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           22645883                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   43175261                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                16941958                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                   192410                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2895137                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  3093098                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        19933436                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       20202197                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu6.numCycles                        11765867                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       10013690                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                       9509425                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  2867                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             1334144                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2772304                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           10596087                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.897447                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.662652                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  7639390     72.10%     72.10% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   334389      3.16%     75.25% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   747168      7.05%     82.30% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   810548      7.65%     89.95% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   505908      4.77%     94.73% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   283686      2.68%     97.40% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   158220      1.49%     98.90% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    76550      0.72%     99.62% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    40228      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             10596087                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  49975     69.25%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   122      0.17%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   164      0.23%     69.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 213      0.30%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     69.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 12047     16.69%     86.63% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                 7784     10.79%     97.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             1405      1.95%     99.37% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             456      0.63%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        44387      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      8381085     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           35      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        38634      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd         4379      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         1696      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8502      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        17245      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        18854      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         8958      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         2983      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       689013      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       239316      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        35197      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite        19141      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total       9509425                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.808221                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              72166                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.007589                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                29451110                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               11172361                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        9312926                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   238860                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  182679                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          113850                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    9416742                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      120462                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                          9461332                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                       715009                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                    48093                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                            970940                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                        656701                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      255931                       # Number of stores executed (Count)
system.cpu6.numRate                          0.804134                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           2354                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        1169780                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              2.195909                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         2.195909                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.455392                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.455392                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  15639612                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  7653275                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     153418                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                     85608                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    9392767                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   4969696                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  2329071                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads        787393                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       302170                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        67478                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        47145                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                 800201                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted           737847                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            19655                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups              526492                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                9379                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 522268                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.991977                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                  14288                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups          10086                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              5316                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            4770                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         1249                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        1324934                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            20907                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     10406201                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.834179                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.941947                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        7782354     74.79%     74.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         945754      9.09%     83.87% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         529246      5.09%     88.96% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         251991      2.42%     91.38% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4          50640      0.49%     91.87% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         319111      3.07%     94.93% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          24644      0.24%     95.17% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          45248      0.43%     95.61% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         457213      4.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     10406201                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu6.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       457213                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                  687353                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              8488641                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   722236                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               670269                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 27588                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              495034                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1226                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              10327074                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 5713                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles            838628                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                       6518105                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                     800201                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches            541872                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      9495552                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  57572                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles               11614                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        16118                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles       205389                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   638829                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 7074                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          10596087                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.018736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.427301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 8727966     82.37%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  100875      0.95%     83.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  163026      1.54%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  163881      1.55%     86.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  223073      2.11%     88.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  138823      1.31%     89.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  103662      0.98%     90.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  130579      1.23%     92.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                  844202      7.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            10596087                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.068010                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.553984                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    27588                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   5047262                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  160758                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              10014782                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                6237                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                  787393                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 302170                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7243                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  148403                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents          6123                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          9682                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        13475                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               23157                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                 9440349                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                9426776                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                  8026230                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 18600619                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.801197                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.431503                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      59403                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 198233                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation               6123                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 76131                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                 397                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                  2038                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            55.587955                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          199.374403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                543845     92.32%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  68      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  46      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  51      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  56      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  89      0.02%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  53      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  71      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  53      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  41      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                61      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                53      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                36      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                36      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                48      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                65      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                74      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               124      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               633      0.11%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                38      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                56      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                48      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                90      0.02%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               104      0.02%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               468      0.08%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                32      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                65      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                84      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               150      0.03%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               225      0.04%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           42219      7.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                 709607                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 255942                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3278                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      440                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 641366                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     3230                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 27588                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  931909                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                6698512                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         22442                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  1131296                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles              1784340                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              10184742                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               106623                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                912270                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                147798                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                508922                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents           3179                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           22645251                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   43175695                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                16942918                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   192375                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 2894505                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  3092968                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        19946851                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       20201273                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu7.numCycles                        12073977                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       10012459                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                       9508919                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  2924                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1332913                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2768784                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           10869081                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.874860                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.647539                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  7911920     72.79%     72.79% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   334985      3.08%     75.87% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   747559      6.88%     82.75% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   810259      7.45%     90.21% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   506057      4.66%     94.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   283052      2.60%     97.47% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   158382      1.46%     98.92% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                    76677      0.71%     99.63% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    40190      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             10869081                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  49974     69.25%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   119      0.16%     69.41% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   176      0.24%     69.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     69.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     69.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     69.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 215      0.30%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     69.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 12054     16.70%     86.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                 7760     10.75%     97.41% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             1406      1.95%     99.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite             461      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        44543      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      8380505     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           36      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        38638      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         4368      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         1650      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8523      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu        17231      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        18907      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         8970      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         2996      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       688973      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       239184      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead        35230      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite        19165      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total       9508919                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.787555                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              72165                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.007589                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                29722972                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               11169939                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        9312403                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                   239036                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                  182613                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses          113920                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    9415983                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                      120558                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                          9461064                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                       714996                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                    47855                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                            971027                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                        656650                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      256031                       # Number of stores executed (Count)
system.cpu7.numRate                          0.783591                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        1204896                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              2.253413                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         2.253413                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.443771                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.443771                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  15638964                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  7652822                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                     153587                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                     85692                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    9392511                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   4969302                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  2329150                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads        787167                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       301965                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        66518                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        47074                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                 800118                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted           737759                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            19665                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups              526394                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                9381                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 522142                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.991922                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                  14299                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups          10107                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits              5322                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            4785                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         1253                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        1323654                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            21063                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     10679100                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.812862                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.921600                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        8055433     75.43%     75.43% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         945769      8.86%     84.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         529196      4.96%     89.24% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         251799      2.36%     91.60% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4          50563      0.47%     92.07% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         319148      2.99%     95.06% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          24604      0.23%     95.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          45240      0.42%     95.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         457348      4.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     10679100                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu7.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       457348                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                  693958                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              8755103                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                   721882                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               670421                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 27717                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              494930                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1228                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              10325049                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 5739                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles            839115                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                       6516961                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                     800118                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches            541763                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      9759440                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  57828                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles               14245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        16931                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles       210436                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   638730                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 7049                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          10869081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.992922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.401672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 9001500     82.82%     82.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  100554      0.93%     83.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  163382      1.50%     85.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  163362      1.50%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  223222      2.05%     88.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  138779      1.28%     90.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  103969      0.96%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  130359      1.20%     92.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                  843954      7.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            10869081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.066268                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.539753                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    27717                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   5242067                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  156241                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              10013551                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                6211                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                  787167                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 301965                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     7337                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  143771                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents          6098                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          9684                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        13642                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               23326                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                 9440093                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                9426323                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                  8025940                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 18600273                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.780714                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.431496                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                      59435                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 198007                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation               6098                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 75926                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                 396                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                  2010                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            57.506128                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          206.618334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                543795     92.31%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  81      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  61      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  70      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  59      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  95      0.02%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  84      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  47      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  60      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  45      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                71      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                80      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                54      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                50      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                35      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                61      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               108      0.02%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               129      0.02%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               553      0.09%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                41      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                38      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                38      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                79      0.01%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               104      0.02%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               559      0.09%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                37      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                42      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                65      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                92      0.02%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               186      0.03%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           42263      7.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                 709551                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 256041                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3246                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      416                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 641415                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     3314                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 27717                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  938506                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                6941182                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         22744                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  1131127                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles              1807805                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              10182813                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               109963                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                919296                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                154895                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                524932                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents           3296                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           22641440                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   43168094                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                16939589                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                   192325                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 2890694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  3093457                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        20218335                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       20198807                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu8.numCycles                        12062900                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       10013481                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    1086                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                       9510163                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  2873                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             1333929                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          2772604                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           10864318                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.875358                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.647889                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  7907039     72.78%     72.78% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   334652      3.08%     75.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   747749      6.88%     82.74% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   810130      7.46%     90.20% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   506261      4.66%     94.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   283395      2.61%     97.47% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   158247      1.46%     98.92% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    76638      0.71%     99.63% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    40207      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             10864318                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                  50023     69.31%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   121      0.17%     69.47% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   177      0.25%     69.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     69.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     69.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     69.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 210      0.29%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 12041     16.68%     86.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 7748     10.73%     97.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             1397      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             460      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        44344      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      8381517     88.13%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        38634      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         4363      0.05%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     89.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         1684      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8521      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu        17249      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        18887      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         8988      0.09%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         2979      0.03%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       689331      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       239258      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead        35221      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite        19150      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total       9510163                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.788381                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              72177                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.007589                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                29720645                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               11171927                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        9313509                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                   239049                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                  182645                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses          113937                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    9417437                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                      120559                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                          9462282                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                       715381                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    47881                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                            971259                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                        656678                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      255878                       # Number of stores executed (Count)
system.cpu8.numRate                          0.784412                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                           2347                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        1198582                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              2.251346                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         2.251346                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.444179                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.444179                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  15640536                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  7654092                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                     153648                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                     85684                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    9392528                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   4969455                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  2329544                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads        787106                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       301761                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        68538                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        51052                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                 800274                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted           737885                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            19655                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups              526554                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                9377                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 522290                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.991902                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                  14303                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                10                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups          10120                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits              5334                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            4786                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         1246                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        1324802                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            20869                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     10674530                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.813210                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.921729                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        8050380     75.42%     75.42% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         946007      8.86%     84.28% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         529294      4.96%     89.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         252027      2.36%     91.60% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4          50617      0.47%     92.07% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         319198      2.99%     95.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          24628      0.23%     95.29% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          45296      0.42%     95.72% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         457083      4.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     10674530                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu8.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       457083                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                  694042                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              8750527                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   721619                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               670619                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 27511                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              495020                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1230                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              10325449                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 5765                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles            841276                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                       6517040                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                     800274                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches            541927                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      9753626                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                  57422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles               12691                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        15578                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles       212436                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                   638956                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 7079                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          10864318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.993390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.402133                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 8996855     82.81%     82.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  100123      0.92%     83.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  163787      1.51%     85.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  162910      1.50%     86.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  223728      2.06%     88.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  138505      1.27%     90.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                  104246      0.96%     91.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  130146      1.20%     92.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                  844018      7.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            10864318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.066342                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.540255                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    27511                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   5244055                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  152675                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              10014567                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                6158                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                  787106                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 301761                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     7342                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  140187                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents          6084                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect          9687                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        13450                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               23137                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                 9441024                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                9427446                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                  8027035                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18601708                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.781524                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.431521                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                      59547                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 197946                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 105                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation               6084                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 75722                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                 393                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                  2116                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            57.315769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          205.639514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                543703     92.30%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  97      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  84      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  60      0.01%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  53      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  90      0.02%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  60      0.01%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  75      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  71      0.01%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  70      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                82      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                67      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                62      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                48      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                43      0.01%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                47      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                98      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               139      0.02%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               577      0.10%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                48      0.01%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                60      0.01%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                66      0.01%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229                68      0.01%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               105      0.02%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               534      0.09%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                34      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                55      0.01%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                52      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                90      0.02%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               187      0.03%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           42257      7.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                 709753                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 255888                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3241                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      413                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 641460                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     3110                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 27511                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  938544                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                6933080                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         22825                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  1131163                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              1811195                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              10183606                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               109470                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                921322                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                155845                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                526826                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           3458                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           22645304                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   43173299                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                16941558                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                   192302                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 2894558                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  3093075                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        20215165                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       20200903                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu9.numCycles                        11743334                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       10012900                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                       9509099                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  2883                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1333354                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2771335                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           10573521                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.899331                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.663855                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  7616672     72.04%     72.04% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   334525      3.16%     75.20% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   747563      7.07%     82.27% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   810245      7.66%     89.93% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   505983      4.79%     94.72% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   283435      2.68%     97.40% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   158257      1.50%     98.89% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    76664      0.73%     99.62% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    40177      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             10573521                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  50051     69.33%     69.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     69.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     69.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     69.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     69.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    1      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   121      0.17%     69.50% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     69.50% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   186      0.26%     69.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     69.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     69.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     69.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 211      0.29%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 12016     16.65%     86.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 7743     10.73%     97.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             1398      1.94%     99.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             461      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        44288      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      8381030     88.14%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           37      0.00%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        38634      0.41%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd         4377      0.05%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         1682      0.02%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8520      0.09%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu        17258      0.18%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     89.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        18840      0.20%     89.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         8989      0.09%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         2999      0.03%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       688942      7.25%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       239193      2.52%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead        35180      0.37%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite        19130      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total       9509099                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.809744                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              72188                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.007591                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                29427864                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               11170891                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        9312853                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                   238926                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                  182549                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses          113878                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    9416495                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                      120504                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                          9461222                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                       714986                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    47877                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                            970798                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                        656725                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      255812                       # Number of stores executed (Count)
system.cpu9.numRate                          0.805667                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2349                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        1169813                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    5358084                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                      8680638                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              2.191704                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         2.191704                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.456266                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.456266                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  15639454                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  7653405                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                     153535                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                     85641                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    9392747                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   4969522                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  2329017                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads        787089                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       301759                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        67405                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        47847                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                 800264                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted           737905                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            19646                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups              526526                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                9366                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 522278                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.991932                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  14289                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups          10108                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits              5320                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            4788                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         1247                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        1324175                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            20799                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     10383816                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.835978                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.943726                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        7760107     74.73%     74.73% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         945683      9.11%     83.84% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         529303      5.10%     88.94% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         251838      2.43%     91.36% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4          50607      0.49%     91.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         319107      3.07%     94.92% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          24631      0.24%     95.16% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          45234      0.44%     95.60% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         457306      4.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     10383816                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             5358084                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted               8680638                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                     815199                       # Number of memory references committed (Count)
system.cpu9.commit.loads                       589160                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                    608725                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                     82703                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                    8591867                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                10325                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        36298      0.42%      0.42% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      7747007     89.24%     89.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           29      0.00%     89.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        36267      0.42%     90.08% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd         3202      0.04%     90.12% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1504      0.02%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     90.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6750      0.08%     90.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu        12220      0.14%     90.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     90.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        13196      0.15%     90.51% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc         7208      0.08%     90.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1758      0.02%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       567561      6.54%     97.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       211673      2.44%     99.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead        21599      0.25%     99.83% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite        14366      0.17%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total      8680638                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       457306                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                  690207                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              8463628                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   721856                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               670370                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 27460                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              495034                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                 1233                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              10325422                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 5764                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles            837738                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       6516944                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                     800264                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches            541887                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      9475981                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  57326                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles               13612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        15410                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles       202117                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   638763                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 7058                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          10573521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.020703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.429207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 8705950     82.34%     82.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  100421      0.95%     83.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  163412      1.55%     84.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  163329      1.54%     86.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  223506      2.11%     88.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  138615      1.31%     89.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                  103952      0.98%     90.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  130304      1.23%     92.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                  844032      7.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            10573521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.068146                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.554948                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    27460                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   5036833                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                  154720                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              10013992                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                6195                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                  787089                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 301759                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     7306                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                  142261                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents          6104                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          9687                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        13379                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               23066                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                 9440253                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                9426731                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  8026449                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18601120                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.802730                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.431504                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                      59458                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 197929                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 105                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation               6104                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 75720                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                 396                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  2040                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples            589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            55.395325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          198.853404                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                543820     92.32%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  59      0.01%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                 105      0.02%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  50      0.01%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  60      0.01%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 103      0.02%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  78      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  72      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  55      0.01%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  86      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                78      0.01%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                59      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                82      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                26      0.00%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                41      0.01%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                52      0.01%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                87      0.01%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               121      0.02%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               598      0.10%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                25      0.00%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                55      0.01%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219                55      0.01%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               109      0.02%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               125      0.02%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               518      0.09%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                52      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                52      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                70      0.01%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               124      0.02%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               224      0.04%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           42041      7.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total              589082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                 709577                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 255822                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3258                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      438                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 641207                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     3127                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 27460                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  934734                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                6673843                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         22750                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  1131056                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              1783678                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              10183680                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               107090                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                918841                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                149211                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                506631                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           3110                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           22644976                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   43173024                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                16941306                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                   192406                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             19750746                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2894230                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  3093020                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        19923627                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       20199563                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 5358084                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                   8680638                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     12176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000802292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              25102                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12176                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12176                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12176                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  10707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   1288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 779264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             124792076.99448748                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   6243853000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    512800.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       779264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 124792076.994487479329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    442884000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     36373.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       779264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        779264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    124792077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        124792077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    124792077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       124792077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12176                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         1638                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         1617                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         1517                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         1543                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1353                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         1468                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1584                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         1456                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              229901408                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             40570432                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         442884000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               18881.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          36373.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               6224                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           51.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         5952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   130.924731                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   105.445326                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   120.326737                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         2931     49.24%     49.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         2391     40.17%     89.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          379      6.37%     95.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          127      2.13%     97.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           44      0.74%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           21      0.35%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           18      0.30%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            9      0.15%     99.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           32      0.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         5952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead               779264                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             124.792077                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              51.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   32562265.881600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   21981859.737600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  36951549.465600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 1315557540.410400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 179137420.358400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 1892309433.336008                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   303.036230                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   1075695960                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4888211880                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     12209.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000759452                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              25179                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12209                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12209                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12209                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  10760                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   1279                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 781376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             125130294.68016569                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   6243360000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    511373.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       781376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 125130294.680165693164                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12209                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    448378704                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     36725.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       781376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        781376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12209                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12209                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    125130295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        125130295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    125130295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       125130295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12209                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         1578                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         1568                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1521                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         1589                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1377                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         1486                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1597                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         1493                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              234818876                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             40680388                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         448378704                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               19233.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          36725.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6279                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           51.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         5930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   131.766610                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   105.501354                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   123.367577                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         2940     49.58%     49.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         2368     39.93%     89.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          358      6.04%     95.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          128      2.16%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           48      0.81%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           29      0.49%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           15      0.25%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023           10      0.17%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           34      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         5930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead               781376                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             125.130295                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              51.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   32441908.044000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   21900609.584000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  37051697.390400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 1330289115.422400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 169731344.294400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 1897533472.217606                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   303.872812                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   1017685900                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4946221940                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     12077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000822292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             24909                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12077                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12077                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12077                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 10614                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  1277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                772928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            123777423.93745279                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  6242356500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   516879.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       772928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 123777423.937452793121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12077                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    447987292                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     37094.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       772928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       772928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    123777424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       123777424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    123777424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      123777424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12077                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         1548                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1         1575                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2         1510                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3         1584                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4         1376                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         1471                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6         1561                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7         1452                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             236736408                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            40240564                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        447987292                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              19602.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         37094.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6341                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          52.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         5736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   134.750349                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   107.668634                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   124.908260                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         2754     48.01%     48.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         2341     40.81%     88.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          364      6.35%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          137      2.39%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           56      0.98%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           23      0.40%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           19      0.33%     99.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023            7      0.12%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           35      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         5736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead              772928                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            123.777424                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             52.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy  31380570.748800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy  21184130.956800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy 36651105.691200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy 1340400013.444797                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy 163275559.641600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy 1899010177.965607                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   304.109293                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE    978352700                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   4985555140                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     11915.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000757972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             24576                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     11915                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   11915                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               11915                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 10540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  1210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                762560                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            122117082.57139605                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  6241760500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   523857.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       762560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 122117082.571396052837                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        11915                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    427049344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     35841.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       762560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       762560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        11915                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         11915                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    122117083                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       122117083                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    122117083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      122117083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              11915                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         1585                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1         1594                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2         1497                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3         1511                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4         1350                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         1424                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6         1507                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7         1447                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             218632164                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            39700780                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        427049344                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              18349.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         35841.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6247                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          52.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         5668                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   134.537756                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   107.995196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   124.071287                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         2673     47.16%     47.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         2363     41.69%     88.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          387      6.83%     95.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          120      2.12%     97.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           43      0.76%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           21      0.37%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           16      0.28%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            9      0.16%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           36      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         5668                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead              762560                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            122.117083                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             52.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy  31008555.614400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy  20932994.118400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy 36159470.424000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy 1325568155.561999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy 172745666.083200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy 1892533639.284405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   303.072134                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE   1036286740                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   4927621100                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     11861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000792292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             24473                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     11861                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   11861                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               11861                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 10523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  1191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                759104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            121563635.44937713                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  6237118500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   525850.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       759104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 121563635.449377134442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        11861                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    426245692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     35936.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       759104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       759104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        11861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         11861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    121563635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       121563635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    121563635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      121563635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              11861                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         1624                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1         1585                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2         1515                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3         1520                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4         1296                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         1426                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6         1500                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7         1395                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             218773080                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            39520852                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        426245692                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              18444.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         35936.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              6190                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          52.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         5671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   133.857168                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   107.177086                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   124.566295                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         2718     47.93%     47.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         2325     41.00%     88.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          368      6.49%     95.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          126      2.22%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           52      0.92%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           25      0.44%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895            9      0.16%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023           13      0.23%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           35      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         5671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead              759104                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            121.563635                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             52.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy  31024968.046800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy  20944073.684800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy 35995592.001600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy 1330555046.007598                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy 169561548.240000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy 1894200025.463206                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   303.338991                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE   1016842880                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   4947064960                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     11855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000789292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             24477                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     11855                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   11855                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               11855                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 10472                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  1208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                758720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            121502141.32470836                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  6236528500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   526067.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       758720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 121502141.324708357453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        11855                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    430815684                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     36340.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       758720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       758720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        11855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         11855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    121502141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       121502141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    121502141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      121502141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              11855                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         1607                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1         1583                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2         1508                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3         1517                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4         1307                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         1435                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6         1519                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7         1379                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             223448024                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            39500860                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        430815684                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              18848.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         36340.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              6236                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          52.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         5619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   135.027585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   107.237937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   127.152050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         2742     48.80%     48.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         2209     39.31%     88.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          392      6.98%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          141      2.51%     97.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           49      0.87%     98.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           25      0.44%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           16      0.28%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            9      0.16%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           36      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         5619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead              758720                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            121.502141                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             52.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy  30740485.885200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy  20752027.867200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy 35977383.288000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy 1315579257.719999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy 179123553.907200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy 1888291506.150005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   302.392795                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE   1075732300                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   4888175540                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     11908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000819292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             24571                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     11908                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   11908                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               11908                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                 10535                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  1188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                762112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            122045339.42594916                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  6241738000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   524163.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       762112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 122045339.425949156284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        11908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    431251500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     36215.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       762112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       762112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        11908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         11908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    122045339                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       122045339                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    122045339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      122045339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              11908                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         1575                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1         1613                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2         1520                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3         1514                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4         1295                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         1415                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6         1531                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7         1445                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             222956764                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            39677456                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        431251500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              18723.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         36215.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6191                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          51.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         5717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   133.306280                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   106.411434                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   126.135334                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         2791     48.82%     48.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         2296     40.16%     88.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          371      6.49%     95.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          128      2.24%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           46      0.80%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           20      0.35%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           17      0.30%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            7      0.12%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           41      0.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         5717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead              762112                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            122.045339                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             51.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy  31276625.343600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy  21113960.369600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy 36138226.924800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy 1320580413.457201                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy 175930327.708800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy 1891158351.286407                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   302.851894                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE   1056009660                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   4907898180                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     12299.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000803292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             25359                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12299                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12299                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12299                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 10821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  1298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                787136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            126052706.55019723                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  6241266500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   507461.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       787136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 126052706.550197228789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12299                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    453625124                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     36883.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       787136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       787136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    126052707                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       126052707                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    126052707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      126052707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12299                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         1616                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1         1622                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2         1539                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3         1550                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4         1374                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         1488                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6         1623                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7         1487                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             238491016                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            40980268                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        453625124                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              19391.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         36883.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6358                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          51.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         5941                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   132.492173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   106.238656                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   123.597643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         2887     48.59%     48.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         2426     40.83%     89.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          360      6.06%     95.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          126      2.12%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           55      0.93%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           26      0.44%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           16      0.27%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023           10      0.17%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           35      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         5941                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead              787136                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            126.052707                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             51.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy  32502086.962800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy  21941234.660800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy 37324828.094400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy 1344972145.859999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy 160356263.827200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy 1903215356.887608                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   304.782715                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE    960469348                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   5003438492                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     12111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000763292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              24981                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12111                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12111                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12111                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  10625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   1292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 775104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             124125890.64390914                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   6239502000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    515192.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       775104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 124125890.643909141421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    445231076                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     36762.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       775104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        775104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    124125891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        124125891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    124125891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       124125891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12111                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         1611                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         1583                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         1497                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         1501                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1365                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         1486                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         1592                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         1476                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              233385464                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             40353852                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         445231076                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               19270.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          36762.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               6190                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           51.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         5921                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   130.907617                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   105.578041                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   120.104542                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         2898     48.94%     48.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         2398     40.50%     89.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          378      6.38%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          121      2.04%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           46      0.78%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           25      0.42%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           14      0.24%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            5      0.08%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           36      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         5921                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead               775104                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             124.125891                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              51.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   32392670.746800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   21867370.884800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  36754288.401600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 1328827242.405599                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 170664746.784000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 1896625116.705207                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   303.727347                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   1023281620                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   4940626220                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     12122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000758012                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              24989                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12122                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12122                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12122                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  10643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   1273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 775808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             124238629.87246856                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   6241078000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    514855.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       775808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 124238629.872468560934                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    445722376                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     36769.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       775808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        775808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    124238630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        124238630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    124238630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       124238630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12122                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         1613                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         1601                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1514                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         1544                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1352                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         1480                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1570                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         1448                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              233684352                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             40390504                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         445722376                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               19277.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          36769.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6253                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           51.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         5869                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   132.187425                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   105.709461                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   124.222025                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         2909     49.57%     49.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         2304     39.26%     88.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          392      6.68%     95.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          132      2.25%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           53      0.90%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           19      0.32%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           12      0.20%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            8      0.14%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           40      0.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         5869                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead               775808                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             124.238630                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              51.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   32108188.585200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   21675325.067200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  36787671.043200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 1320696239.108399                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 175856373.302400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 1893242594.588809                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   303.185667                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   1055584160                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   4908323680                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     12263.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000804292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              25277                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12263                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12263                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12263                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  10750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   1302                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 784832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             125683741.80218461                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   6234816500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    508425.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       784832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 125683741.802184611559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12263                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    456809104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     37251.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       784832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        784832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    125683742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        125683742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    125683742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       125683742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12263                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         1593                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1         1652                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2         1532                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3         1565                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4         1351                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         1467                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6         1608                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7         1495                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              242304708                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             40860316                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         456809104                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               19759.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          37251.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6429                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           52.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         5834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   134.527254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   107.949502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   123.204008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         2764     47.38%     47.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         2410     41.31%     88.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          393      6.74%     95.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          134      2.30%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           53      0.91%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           25      0.43%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895            9      0.15%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023           12      0.21%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           34      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         5834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead               784832                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             125.683742                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              52.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy   31916710.207200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy   21546063.459200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy  37215575.812800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy 1324950489.727199                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy 173140044.268800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy 1894887680.957607                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   303.449113                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE   1038781560                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   4925126280                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     12304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000835292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              25365                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12304                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12304                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12304                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  10838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   1268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 787456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             126103951.65408787                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   6238132000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    507000.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       787456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 126103951.654087871313                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12304                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    452215620                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     36753.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       787456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        787456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    126103952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        126103952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    126103952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       126103952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12304                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         1631                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1         1636                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2         1545                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3         1543                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4         1360                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         1490                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6         1627                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7         1472                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              236994052                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             40996928                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         452215620                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               19261.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          36753.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               6483                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           52.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         5821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   135.278474                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   107.895267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   127.025052                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         2762     47.45%     47.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         2399     41.21%     88.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          386      6.63%     95.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          133      2.28%     97.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           51      0.88%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           25      0.43%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           17      0.29%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            8      0.14%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           40      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         5821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead               787456                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             126.103952                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              52.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy   31845589.666800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy   21498052.004800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy  37340002.022400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy 1325599666.952400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy 172725546.134400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy 1895127654.263208                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   303.487542                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE   1036503160                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   4927404680                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     12198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000805292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              25150                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12198                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12198                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12198                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  10794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   1236                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 780672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             125017555.45160629                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   6234566500                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    511113.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       780672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 125017555.451606288552                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    438704304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     35965.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       780672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        780672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    125017555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        125017555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    125017555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       125017555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12198                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         1608                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1         1604                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2         1521                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3         1558                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4         1361                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         1474                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6         1608                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7         1464                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              225336888                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             40643736                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         438704304                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               18473.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          35965.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6509                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           53.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         5689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   137.224820                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   109.134333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   128.280444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         2674     47.00%     47.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         2325     40.87%     87.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          406      7.14%     95.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          140      2.46%     97.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           58      1.02%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           26      0.46%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895            9      0.16%     99.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            9      0.16%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           42      0.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         5689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead               780672                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             125.017555                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              53.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy   31123442.641200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy   21010551.083200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy  37018314.748800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy 1314447615.557999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy 179846104.771200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy 1889564826.284809                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   302.596706                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE   1079990000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   4883917840                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     12044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000836292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              24844                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12044                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12044                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12044                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  10611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   1236                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 770816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             123439206.25177456                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   6234281000                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    517625.46                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       770816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 123439206.251774564385                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    439586592                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     36498.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       770816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        770816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    123439206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        123439206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    123439206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       123439206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12044                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         1588                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1         1626                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2         1519                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3         1523                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4         1334                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         1437                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6         1574                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7         1443                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              228912944                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             40130608                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         439586592                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               19006.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          36498.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6256                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           51.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         5788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   133.174845                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   106.588233                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   124.973118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         2796     48.31%     48.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         2385     41.21%     89.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          346      5.98%     95.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          120      2.07%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           48      0.83%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           30      0.52%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           16      0.28%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023           13      0.22%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           34      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         5788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead               770816                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             123.439206                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              51.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy   31665052.910400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy   21376176.774400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy  36550957.766400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy 1312629536.080799                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy 181004633.174400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy 1889345154.188807                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   302.561527                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE   1087110120                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF    280605320                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   4876783560                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     12043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000805972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              24830                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12043                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12043                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12043                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  10598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   1237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 770752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             123428957.23099644                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   6241261500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    518248.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       770752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 123428957.230996444821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12043                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    435952600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     36199.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       770752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        770752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    123428957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        123428957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    123428957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       123428957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12043                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         1563                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1         1587                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2         1545                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3         1518                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4         1347                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         1442                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6         1569                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7         1472                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              225296444                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             40127276                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         435952600                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               18707.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          36199.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6301                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           52.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         5742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   134.230582                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   107.293152                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   125.200758                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         2754     47.96%     47.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         2349     40.91%     88.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          378      6.58%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          123      2.14%     97.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           46      0.80%     98.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           34      0.59%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           14      0.24%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023           11      0.19%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           33      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         5742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead               770752                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             123.428957                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              52.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy   31413395.613600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy   21206290.089600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy  36547922.980800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy 1331604928.886401                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy 168891200.486400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy 1895782535.539207                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   303.592416                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE   1012601660                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   4951306180                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     11922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000797292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              24589                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      11922                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    11922                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                11922                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  10486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   1277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 763008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             122188825.71684295                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   6240910000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    523478.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       763008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 122188825.716842949390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        11922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    429412892                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     36018.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       763008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        763008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        11922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          11922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    122188826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        122188826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    122188826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       122188826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               11922                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         1556                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1         1591                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2         1487                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3         1514                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4         1322                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         1436                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6         1555                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7         1461                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              220873268                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             39724104                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         429412892                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               18526.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          36018.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6257                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           52.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         5665                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   134.688085                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   108.041178                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   123.602820                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         2675     47.22%     47.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         2362     41.69%     88.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          370      6.53%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          120      2.12%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           53      0.94%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           29      0.51%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           12      0.21%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023           12      0.21%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           32      0.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         5665                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead               763008                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             122.188826                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              52.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy   30992143.182000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy   20921914.552000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy  36180713.923200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 306118797.482404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy 1328184665.539197                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy 171075030.604800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy 1893473265.283608                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   303.222607                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE   1026032640                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF    280591160                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   4937875200                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1735211                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean           192.243876                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean          177.584886                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           75.605909                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      337242     19.44%     19.44% |     1114675     64.24%     83.67% |      240020     13.83%     97.51% |       37455      2.16%     99.66% |        5623      0.32%     99.99% |         167      0.01%    100.00% |          28      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1735211                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     22320302                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.977155                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.508714                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     2.066309                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    14227013     63.74%     63.74% |     5405709     24.22%     87.96% |     1396765      6.26%     94.22% |      538841      2.41%     96.63% |      288254      1.29%     97.92% |      245349      1.10%     99.02% |       91400      0.41%     99.43% |       70391      0.32%     99.75% |       56580      0.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     22320302                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       22402341                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         10.770192                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.106035                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        85.473834                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    22084861     98.58%     98.58% |      111345      0.50%     99.08% |       73197      0.33%     99.41% |      112502      0.50%     99.91% |       16695      0.07%     99.98% |        2847      0.01%    100.00% |         873      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         22402341                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     22069534                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.010588                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.005781                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      1.125937                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    22069422    100.00%    100.00% |          26      0.00%    100.00% |          25      0.00%    100.00% |          33      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           8      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      22069534                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       332807                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    657.961795                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   602.843969                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   257.912389                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       15413      4.63%      4.63% |      111287     33.44%     38.07% |       73185     21.99%     60.06% |      112488     33.80%     93.86% |       16693      5.02%     98.88% |        2847      0.86%     99.73% |         873      0.26%     99.99% |          21      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       332807                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        919702                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean       211.053134                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean      191.731161                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       88.273949                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      152899     16.62%     16.62% |      527772     57.39%     74.01% |      195782     21.29%     95.30% |       37430      4.07%     99.37% |        5623      0.61%     99.98% |         167      0.02%    100.00% |          28      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          919702                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        815509                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean       171.031466                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean      162.879507                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       50.259557                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       18003      2.21%      2.21% |      166340     20.40%     22.60% |      355651     43.61%     66.22% |      231252     28.36%     94.57% |       43827      5.37%     99.95% |         411      0.05%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          815509                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12176      6.30%      6.30% |       12209      6.32%     12.61% |       12111      6.27%     18.88% |       12122      6.27%     25.15% |       12263      6.34%     31.49% |       12304      6.37%     37.86% |       12198      6.31%     44.17% |       12044      6.23%     50.40% |       12043      6.23%     56.63% |       11922      6.17%     62.80% |       12077      6.25%     69.05% |       11915      6.16%     75.21% |       11861      6.14%     81.34% |       11855      6.13%     87.48% |       11908      6.16%     93.64% |       12299      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       193307                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12176      6.30%      6.30% |       12209      6.32%     12.61% |       12111      6.27%     18.88% |       12122      6.27%     25.15% |       12263      6.34%     31.49% |       12304      6.37%     37.86% |       12198      6.31%     44.17% |       12044      6.23%     50.40% |       12043      6.23%     56.63% |       11922      6.17%     62.80% |       12077      6.25%     69.05% |       11915      6.16%     75.21% |       11861      6.14%     81.34% |       11855      6.13%     87.48% |       11908      6.16%     93.64% |       12299      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       193307                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12176      6.30%      6.30% |       12209      6.32%     12.61% |       12111      6.27%     18.88% |       12122      6.27%     25.15% |       12263      6.34%     31.49% |       12304      6.37%     37.86% |       12198      6.31%     44.17% |       12044      6.23%     50.40% |       12043      6.23%     56.63% |       11922      6.17%     62.80% |       12077      6.25%     69.05% |       11915      6.16%     75.21% |       11861      6.14%     81.34% |       11855      6.13%     87.48% |       11908      6.16%     93.64% |       12299      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       193307                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12176      6.30%      6.30% |       12209      6.32%     12.61% |       12111      6.27%     18.88% |       12122      6.27%     25.15% |       12263      6.34%     31.49% |       12304      6.37%     37.86% |       12198      6.31%     44.17% |       12044      6.23%     50.40% |       12043      6.23%     56.63% |       11922      6.17%     62.80% |       12077      6.25%     69.05% |       11915      6.16%     75.21% |       11861      6.14%     81.34% |       11855      6.13%     87.48% |       11908      6.16%     93.64% |       12299      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       193307                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      521464      6.25%      6.25% |      521684      6.25%     12.50% |      521670      6.25%     18.75% |      521630      6.25%     25.00% |      521397      6.25%     31.25% |      521515      6.25%     37.50% |      521592      6.25%     43.75% |      521471      6.25%     50.00% |      521423      6.25%     56.25% |      521418      6.25%     62.50% |      521517      6.25%     68.75% |      521457      6.25%     75.00% |      521397      6.25%     81.25% |      521369      6.25%     87.50% |      521472      6.25%     93.75% |      521799      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      8344275                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |      638225      6.25%      6.25% |      638313      6.25%     12.50% |      638125      6.25%     18.76% |      638232      6.25%     25.01% |      637895      6.25%     31.26% |      638092      6.25%     37.51% |      637995      6.25%     43.76% |      637882      6.25%     50.00% |      638115      6.25%     56.25% |      637918      6.25%     62.50% |      637952      6.25%     68.75% |      638045      6.25%     75.00% |      638081      6.25%     81.25% |      637862      6.25%     87.50% |      637955      6.25%     93.75% |      638065      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total     10208752                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      240578      6.25%      6.25% |      240600      6.25%     12.50% |      240615      6.25%     18.75% |      240558      6.25%     25.00% |      240607      6.25%     31.25% |      240595      6.25%     37.50% |      240593      6.25%     43.75% |      240593      6.25%     50.00% |      240595      6.25%     56.25% |      240594      6.25%     62.50% |      240567      6.25%     68.75% |      240584      6.25%     75.00% |      240603      6.25%     81.25% |      240601      6.25%     87.50% |      240610      6.25%     93.75% |      240618      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      3849511                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       19790      6.25%      6.25% |       19771      6.25%     12.50% |       19788      6.25%     18.75% |       19791      6.25%     25.01% |       19781      6.25%     31.26% |       19778      6.25%     37.51% |       19774      6.25%     43.76% |       19788      6.25%     50.01% |       19775      6.25%     56.26% |       19770      6.25%     62.50% |       19782      6.25%     68.75% |       19773      6.25%     75.00% |       19764      6.25%     81.25% |       19781      6.25%     87.50% |       19784      6.25%     93.75% |       19782      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       316472                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       15955      6.25%      6.25% |       15954      6.25%     12.50% |       15947      6.25%     18.75% |       15961      6.25%     25.00% |       15950      6.25%     31.25% |       15950      6.25%     37.50% |       15949      6.25%     43.75% |       15962      6.25%     50.00% |       15953      6.25%     56.25% |       15941      6.25%     62.50% |       15956      6.25%     68.75% |       15955      6.25%     75.00% |       15943      6.25%     81.25% |       15951      6.25%     87.50% |       15960      6.25%     93.75% |       15952      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       255239                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4856      6.26%      6.26% |        4838      6.24%     12.50% |        4862      6.27%     18.77% |        4851      6.25%     25.02% |        4852      6.26%     31.27% |        4849      6.25%     37.53% |        4846      6.25%     43.77% |        4847      6.25%     50.02% |        4843      6.24%     56.27% |        4850      6.25%     62.52% |        4847      6.25%     68.77% |        4839      6.24%     75.01% |        4842      6.24%     81.25% |        4851      6.25%     87.50% |        4845      6.25%     93.75% |        4850      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        77568                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       18093      6.25%      6.25% |       18087      6.25%     12.50% |       18078      6.25%     18.75% |       18097      6.25%     25.00% |       18084      6.25%     31.25% |       18088      6.25%     37.50% |       18086      6.25%     43.75% |       18095      6.25%     50.00% |       18090      6.25%     56.25% |       18078      6.25%     62.50% |       18085      6.25%     68.75% |       18088      6.25%     75.00% |       18078      6.25%     81.25% |       18087      6.25%     87.50% |       18095      6.25%     93.75% |       18086      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       289395                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       15970      6.25%      6.25% |       15968      6.25%     12.50% |       15965      6.25%     18.75% |       15975      6.25%     25.00% |       15965      6.25%     31.25% |       15964      6.25%     37.50% |       15965      6.25%     43.75% |       15979      6.25%     50.00% |       15967      6.25%     56.25% |       15957      6.25%     62.50% |       15976      6.25%     68.75% |       15973      6.25%     75.00% |       15959      6.25%     81.25% |       15966      6.25%     87.50% |       15976      6.25%     93.75% |       15970      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       255495                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        2197      6.27%      6.27% |        2185      6.23%     12.50% |        2206      6.29%     18.79% |        2195      6.26%     25.06% |        2197      6.27%     31.32% |        2191      6.25%     37.58% |        2187      6.24%     43.81% |        2190      6.25%     50.06% |        2186      6.24%     56.30% |        2190      6.25%     62.55% |        2191      6.25%     68.80% |        2181      6.22%     75.02% |        2184      6.23%     81.25% |        2193      6.26%     87.51% |        2187      6.24%     93.75% |        2192      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        35052                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2644      6.26%      6.26% |        2639      6.24%     12.50% |        2638      6.24%     18.74% |        2642      6.25%     24.99% |        2640      6.25%     31.24% |        2644      6.26%     37.50% |        2643      6.25%     43.75% |        2640      6.25%     50.00% |        2643      6.25%     56.25% |        2644      6.26%     62.51% |        2636      6.24%     68.75% |        2640      6.25%     74.99% |        2642      6.25%     81.25% |        2643      6.25%     87.50% |        2642      6.25%     93.75% |        2641      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42261                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         194      9.30%      9.30% |         197      9.44%     18.74% |          78      3.74%     22.47% |         199      9.54%     32.01% |         198      9.49%     41.49% |         195      9.34%     50.84% |         199      9.54%     60.37% |          73      3.50%     63.87% |         198      9.49%     73.36% |          81      3.88%     77.24% |          78      3.74%     80.98% |          82      3.93%     84.91% |          80      3.83%     88.74% |          81      3.88%     92.62% |          78      3.74%     96.36% |          76      3.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2087                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |      636020      6.25%      6.25% |      636120      6.25%     12.50% |      635913      6.25%     18.75% |      636029      6.25%     25.01% |      635690      6.25%     31.26% |      635893      6.25%     37.51% |      635800      6.25%     43.76% |      635685      6.25%     50.00% |      635921      6.25%     56.25% |      635722      6.25%     62.50% |      635755      6.25%     68.75% |      635858      6.25%     75.00% |      635891      6.25%     81.25% |      635663      6.25%     87.50% |      635762      6.25%     93.75% |      635867      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total     10173589                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1697      6.27%      6.27% |        1684      6.22%     12.49% |        1710      6.32%     18.80% |        1694      6.26%     25.06% |        1697      6.27%     31.33% |        1690      6.24%     37.57% |        1688      6.23%     43.80% |        1693      6.25%     50.05% |        1685      6.22%     56.28% |        1692      6.25%     62.53% |        1697      6.27%     68.79% |        1685      6.22%     75.02% |        1686      6.23%     81.24% |        1694      6.26%     87.50% |        1689      6.24%     93.74% |        1696      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        27077                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      273419      6.15%      6.15% |      273575      6.15%     12.29% |      285781      6.42%     18.72% |      273478      6.15%     24.87% |      285434      6.42%     31.28% |      273471      6.15%     37.43% |      273494      6.15%     43.57% |      285615      6.42%     49.99% |      273486      6.15%     56.14% |      285736      6.42%     62.56% |      285667      6.42%     68.99% |      273619      6.15%     75.14% |      285632      6.42%     81.56% |      273435      6.15%     87.70% |      273492      6.15%     93.85% |      273673      6.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      4449007                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         393      6.26%      6.26% |         395      6.29%     12.55% |         392      6.25%     18.80% |         393      6.26%     25.06% |         391      6.23%     31.29% |         391      6.23%     37.52% |         391      6.23%     43.75% |         391      6.23%     49.98% |         391      6.23%     56.21% |         390      6.21%     62.42% |         392      6.25%     68.66% |         395      6.29%     74.96% |         392      6.25%     81.20% |         393      6.26%     87.46% |         393      6.26%     93.72% |         394      6.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         6277                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       15204      6.25%      6.25% |       15200      6.25%     12.50% |       15195      6.25%     18.75% |       15209      6.25%     25.00% |       15199      6.25%     31.25% |       15199      6.25%     37.50% |       15197      6.25%     43.75% |       15210      6.25%     50.01% |       15201      6.25%     56.26% |       15189      6.25%     62.50% |       15202      6.25%     68.75% |       15198      6.25%     75.00% |       15190      6.25%     81.25% |       15198      6.25%     87.50% |       15206      6.25%     93.75% |       15196      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       243193                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      231877      6.37%      6.37% |      231941      6.38%     12.75% |      219843      6.04%     18.79% |      231975      6.38%     25.17% |      219796      6.04%     31.21% |      231881      6.37%     37.59% |      231931      6.38%     43.96% |      219799      6.04%     50.01% |      231769      6.37%     56.38% |      219641      6.04%     62.42% |      219793      6.04%     68.46% |      231780      6.37%     74.83% |      219720      6.04%     80.87% |      231883      6.37%     87.24% |      231922      6.38%     93.62% |      232076      6.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      3637627                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      237540      6.25%      6.25% |      237565      6.25%     12.50% |      237583      6.25%     18.75% |      237522      6.25%     25.00% |      237574      6.25%     31.25% |      237558      6.25%     37.50% |      237557      6.25%     43.75% |      237561      6.25%     50.00% |      237559      6.25%     56.25% |      237558      6.25%     62.50% |      237538      6.25%     68.75% |      237547      6.25%     75.00% |      237567      6.25%     81.25% |      237564      6.25%     87.50% |      237573      6.25%     93.75% |      237581      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      3800947                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2889      6.25%      6.25% |        2887      6.25%     12.50% |        2883      6.24%     18.74% |        2888      6.25%     24.99% |        2885      6.24%     31.24% |        2889      6.25%     37.49% |        2889      6.25%     43.74% |        2885      6.24%     49.99% |        2889      6.25%     56.24% |        2889      6.25%     62.49% |        2883      6.24%     68.73% |        2890      6.26%     74.99% |        2888      6.25%     81.24% |        2889      6.25%     87.49% |        2889      6.25%     93.74% |        2890      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        46202                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       15955      6.25%      6.25% |       15954      6.25%     12.50% |       15947      6.25%     18.75% |       15961      6.25%     25.00% |       15950      6.25%     31.25% |       15950      6.25%     37.50% |       15949      6.25%     43.75% |       15962      6.25%     50.00% |       15953      6.25%     56.25% |       15941      6.25%     62.50% |       15956      6.25%     68.75% |       15955      6.25%     75.00% |       15943      6.25%     81.25% |       15951      6.25%     87.50% |       15960      6.25%     93.75% |       15952      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       255239                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2212      6.27%      6.27% |        2199      6.23%     12.49% |        2224      6.30%     18.79% |        2209      6.26%     25.05% |        2212      6.27%     31.31% |        2205      6.25%     37.56% |        2203      6.24%     43.80% |        2207      6.25%     50.05% |        2200      6.23%     56.28% |        2206      6.25%     62.53% |        2211      6.26%     68.79% |        2199      6.23%     75.02% |        2200      6.23%     81.25% |        2208      6.25%     87.50% |        2203      6.24%     93.74% |        2209      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        35307                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2644      6.26%      6.26% |        2639      6.24%     12.50% |        2638      6.24%     18.74% |        2642      6.25%     24.99% |        2640      6.25%     31.24% |        2644      6.26%     37.50% |        2643      6.25%     43.75% |        2640      6.25%     50.00% |        2643      6.25%     56.25% |        2644      6.26%     62.51% |        2636      6.24%     68.75% |        2640      6.25%     74.99% |        2642      6.25%     81.25% |        2643      6.25%     87.50% |        2642      6.25%     93.75% |        2641      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        42261                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           4      6.78%      6.78% |           3      5.08%     11.86% |           3      5.08%     16.95% |           3      5.08%     22.03% |           4      6.78%     28.81% |           4      6.78%     35.59% |           3      5.08%     40.68% |           5      8.47%     49.15% |           3      5.08%     54.24% |           3      5.08%     59.32% |           3      5.08%     64.41% |           3      5.08%     69.49% |           6     10.17%     79.66% |           4      6.78%     86.44% |           4      6.78%     93.22% |           4      6.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           59                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           8      7.21%      7.21% |           8      7.21%     14.41% |           6      5.41%     19.82% |           8      7.21%     27.03% |           8      7.21%     34.23% |           8      7.21%     41.44% |           8      7.21%     48.65% |           7      6.31%     54.95% |           8      7.21%     62.16% |           6      5.41%     67.57% |           6      5.41%     72.97% |           6      5.41%     78.38% |           6      5.41%     83.78% |           6      5.41%     89.19% |           6      5.41%     94.59% |           6      5.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total          111                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           1      3.85%      3.85% |           1      3.85%      7.69% |           2      7.69%     15.38% |           1      3.85%     19.23% |           2      7.69%     26.92% |           2      7.69%     34.62% |           2      7.69%     42.31% |           1      3.85%     46.15% |           2      7.69%     53.85% |           2      7.69%     61.54% |           1      3.85%     65.38% |           2      7.69%     73.08% |           2      7.69%     80.77% |           1      3.85%     84.62% |           2      7.69%     92.31% |           2      7.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           26                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       18093      6.25%      6.25% |       18087      6.25%     12.50% |       18078      6.25%     18.75% |       18097      6.25%     25.00% |       18084      6.25%     31.25% |       18088      6.25%     37.50% |       18086      6.25%     43.75% |       18095      6.25%     50.00% |       18090      6.25%     56.25% |       18078      6.25%     62.50% |       18085      6.25%     68.75% |       18088      6.25%     75.00% |       18078      6.25%     81.25% |       18087      6.25%     87.50% |       18095      6.25%     93.75% |       18086      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       289395                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |        2616      7.46%      7.46% |        2367      6.75%     14.22% |        2459      7.02%     21.23% |        2266      6.46%     27.70% |        2093      5.97%     33.67% |        1984      5.66%     39.33% |        1993      5.69%     45.01% |        2002      5.71%     50.72% |        1888      5.39%     56.11% |        2058      5.87%     61.98% |        2032      5.80%     67.78% |        2106      6.01%     73.79% |        2425      6.92%     80.71% |        2252      6.42%     87.13% |        2227      6.35%     93.48% |        2284      6.52%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        35052                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       16345      6.40%      6.40% |       15793      6.18%     12.58% |       16114      6.31%     18.89% |       16002      6.26%     25.15% |       15862      6.21%     31.36% |       16090      6.30%     37.65% |       16241      6.36%     44.01% |       15517      6.07%     50.08% |       16182      6.33%     56.42% |       16695      6.53%     62.95% |       16478      6.45%     69.40% |       15474      6.06%     75.46% |       15905      6.23%     81.68% |       16256      6.36%     88.05% |       15375      6.02%     94.06% |       15166      5.94%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       255495                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        2825      6.68%      6.68% |        2612      6.18%     12.87% |        2793      6.61%     19.47% |        2656      6.28%     25.76% |        2856      6.76%     32.52% |        2640      6.25%     38.76% |        2493      5.90%     44.66% |        2704      6.40%     51.06% |        2656      6.28%     57.35% |        2553      6.04%     63.39% |        2720      6.44%     69.82% |        2506      5.93%     75.75% |        2475      5.86%     81.61% |        2556      6.05%     87.66% |        2528      5.98%     93.64% |        2688      6.36%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        42261                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       18585      6.42%      6.42% |       17893      6.18%     12.60% |       18379      6.35%     18.96% |       18146      6.27%     25.23% |       18206      6.29%     31.52% |       18186      6.28%     37.80% |       18215      6.29%     44.10% |       17709      6.12%     50.21% |       18326      6.33%     56.55% |       18736      6.47%     63.02% |       18670      6.45%     69.47% |       17443      6.03%     75.50% |       17868      6.17%     81.67% |       18300      6.32%     88.00% |       17391      6.01%     94.01% |       17342      5.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total       289395                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       12371      6.40%      6.40% |       12199      6.31%     12.71% |       12378      6.40%     19.11% |       12100      6.26%     25.37% |       11843      6.13%     31.50% |       11865      6.14%     37.64% |       12044      6.23%     43.87% |       11809      6.11%     49.98% |       12102      6.26%     56.24% |       12106      6.26%     62.50% |       11868      6.14%     68.64% |       11857      6.13%     74.77% |       12430      6.43%     81.20% |       12151      6.29%     87.49% |       12186      6.30%     93.79% |       11998      6.21%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       193307                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       19081      6.41%      6.41% |       18389      6.18%     12.60% |       18875      6.34%     18.94% |       18642      6.27%     25.21% |       18718      6.29%     31.50% |       18682      6.28%     37.78% |       18720      6.29%     44.07% |       18221      6.12%     50.19% |       18838      6.33%     56.53% |       19247      6.47%     63.00% |       19182      6.45%     69.44% |       17955      6.04%     75.48% |       18380      6.18%     81.66% |       18812      6.32%     87.98% |       17903      6.02%     94.00% |       17854      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       297499                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        2227      6.96%      6.96% |        2123      6.64%     13.60% |        2119      6.62%     20.22% |        2004      6.26%     26.48% |        1891      5.91%     32.40% |        1833      5.73%     38.13% |        1921      6.00%     44.13% |        1968      6.15%     50.28% |        1830      5.72%     56.00% |        1866      5.83%     61.83% |        1836      5.74%     67.57% |        1938      6.06%     73.63% |        2228      6.96%     80.60% |        2033      6.35%     86.95% |        2033      6.35%     93.30% |        2142      6.70%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        31992                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |        8448      6.31%      6.31% |        8364      6.25%     12.56% |        8426      6.30%     18.86% |        8304      6.20%     25.06% |        8208      6.13%     31.19% |        8227      6.15%     37.34% |        8365      6.25%     43.59% |        8113      6.06%     49.65% |        8560      6.40%     56.05% |        8522      6.37%     62.42% |        8320      6.22%     68.63% |        8278      6.19%     74.82% |        8537      6.38%     81.20% |        8422      6.29%     87.49% |        8535      6.38%     93.87% |        8207      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       133836                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1696      6.17%      6.17% |        1712      6.23%     12.40% |        1833      6.67%     19.07% |        1792      6.52%     25.59% |        1744      6.35%     31.94% |        1805      6.57%     38.51% |        1758      6.40%     44.91% |        1728      6.29%     51.19% |        1712      6.23%     57.42% |        1718      6.25%     63.68% |        1712      6.23%     69.91% |        1642      5.98%     75.88% |        1665      6.06%     81.94% |        1696      6.17%     88.11% |        1618      5.89%     94.00% |        1649      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        27480                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         332     12.05%     12.05% |         212      7.70%     19.75% |         332     12.05%     31.80% |         262      9.51%     41.31% |         186      6.75%     48.06% |         135      4.90%     52.96% |          65      2.36%     55.32% |          34      1.23%     56.55% |          58      2.11%     58.66% |         160      5.81%     64.46% |         164      5.95%     70.42% |         168      6.10%     76.52% |         181      6.57%     83.09% |         203      7.37%     90.45% |         153      5.55%     96.01% |         110      3.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2755                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |          89     34.77%     34.77% |          16      6.25%     41.02% |          32     12.50%     53.52% |          16      6.25%     59.77% |           0      0.00%     59.77% |          48     18.75%     78.52% |          14      5.47%     83.98% |           0      0.00%     83.98% |           0      0.00%     83.98% |           0      0.00%     83.98% |          16      6.25%     90.23% |          25      9.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          256                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          25     60.98%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |          16     39.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total           41                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          57     18.69%     18.69% |          32     10.49%     29.18% |           8      2.62%     31.80% |           0      0.00%     31.80% |          16      5.25%     37.05% |          16      5.25%     42.30% |           7      2.30%     44.59% |           0      0.00%     44.59% |           0      0.00%     44.59% |          32     10.49%     55.08% |          32     10.49%     65.57% |           0      0.00%     65.57% |          16      5.25%     70.82% |          16      5.25%     76.07% |          41     13.44%     89.51% |          32     10.49%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total          305                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |        7808      6.43%      6.43% |        7413      6.11%     12.54% |        7656      6.31%     18.84% |        7682      6.33%     25.17% |        7654      6.30%     31.48% |        7815      6.44%     37.91% |        7862      6.48%     44.39% |        7404      6.10%     50.49% |        7622      6.28%     56.77% |        8173      6.73%     63.50% |        8142      6.71%     70.21% |        7171      5.91%     76.11% |        7368      6.07%     82.18% |        7834      6.45%     88.63% |        6840      5.63%     94.27% |        6959      5.73%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total       121403                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        1104      7.49%      7.49% |         900      6.11%     13.60% |         960      6.51%     20.11% |         864      5.86%     25.97% |        1112      7.54%     33.51% |         835      5.66%     39.18% |         735      4.99%     44.17% |         976      6.62%     50.79% |         944      6.40%     57.19% |         835      5.66%     62.86% |        1008      6.84%     69.69% |         864      5.86%     75.56% |         810      5.50%     81.05% |         860      5.83%     86.89% |         910      6.17%     93.06% |        1023      6.94%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        14740                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       18585      6.42%      6.42% |       17893      6.18%     12.60% |       18379      6.35%     18.96% |       18146      6.27%     25.23% |       18206      6.29%     31.52% |       18186      6.28%     37.80% |       18215      6.29%     44.10% |       17709      6.12%     50.21% |       18326      6.33%     56.55% |       18736      6.47%     63.02% |       18670      6.45%     69.47% |       17443      6.03%     75.50% |       17868      6.17%     81.67% |       18300      6.32%     88.00% |       17391      6.01%     94.01% |       17342      5.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       289395                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |        8448      6.31%      6.31% |        8364      6.25%     12.56% |        8426      6.30%     18.86% |        8304      6.20%     25.06% |        8208      6.13%     31.19% |        8227      6.15%     37.34% |        8365      6.25%     43.59% |        8113      6.06%     49.65% |        8560      6.40%     56.05% |        8522      6.37%     62.42% |        8320      6.22%     68.63% |        8278      6.19%     74.82% |        8537      6.38%     81.20% |        8422      6.29%     87.49% |        8535      6.38%     93.87% |        8207      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       133836                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |        2227      6.96%      6.96% |        2123      6.64%     13.60% |        2119      6.62%     20.22% |        2004      6.26%     26.49% |        1891      5.91%     32.40% |        1833      5.73%     38.13% |        1921      6.00%     44.13% |        1968      6.15%     50.28% |        1830      5.72%     56.00% |        1866      5.83%     61.84% |        1836      5.74%     67.58% |        1937      6.05%     73.63% |        2228      6.96%     80.59% |        2033      6.35%     86.95% |        2033      6.35%     93.30% |        2142      6.70%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total        31991                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1696      6.17%      6.17% |        1712      6.23%     12.40% |        1833      6.67%     19.07% |        1792      6.52%     25.59% |        1744      6.35%     31.94% |        1805      6.57%     38.51% |        1758      6.40%     44.91% |        1728      6.29%     51.19% |        1712      6.23%     57.42% |        1718      6.25%     63.68% |        1712      6.23%     69.91% |        1642      5.98%     75.88% |        1665      6.06%     81.94% |        1696      6.17%     88.11% |        1618      5.89%     94.00% |        1649      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        27480                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          25     60.98%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |           0      0.00%     60.98% |          16     39.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           41                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       19056      6.41%      6.41% |       18389      6.18%     12.59% |       18875      6.35%     18.93% |       18642      6.27%     25.20% |       18718      6.29%     31.49% |       18682      6.28%     37.77% |       18720      6.29%     44.07% |       18221      6.13%     50.19% |       18838      6.33%     56.53% |       19247      6.47%     63.00% |       19182      6.45%     69.45% |       17955      6.04%     75.48% |       18380      6.18%     81.66% |       18812      6.32%     87.98% |       17903      6.02%     94.00% |       17838      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       297458                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples      8344216                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    20.417213                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.215624                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev   118.428839                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |     8102208     97.10%     97.10% |       96869      1.16%     98.26% |       51280      0.61%     98.88% |       78375      0.94%     99.81% |       12858      0.15%     99.97% |        1964      0.02%     99.99% |         642      0.01%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total      8344216                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples      8088721                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000738                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000512                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.027155                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     8082752     99.93%     99.93% |        5969      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total      8088721                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       255495                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   635.123768                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   578.667139                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   261.258649                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       13487      5.28%      5.28% |       96869     37.91%     43.19% |       51280     20.07%     63.26% |       78375     30.68%     93.94% |       12858      5.03%     98.97% |        1964      0.77%     99.74% |         642      0.25%     99.99% |          20      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       255495                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      3573763                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     8.704446                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.111368                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    77.443714                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     3535825     98.94%     98.94% |       11405      0.32%     99.26% |        8169      0.23%     99.49% |       15239      0.43%     99.91% |        2584      0.07%     99.98% |         416      0.01%    100.00% |         124      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      3573763                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      3534323                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.059421                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.035309                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.446561                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |     3534258    100.00%    100.00% |          15      0.00%    100.00% |          11      0.00%    100.00% |          13      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           8      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      3534323                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        39440                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   693.795360                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   637.990120                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   261.400229                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        1552      3.94%      3.94% |       11381     28.86%     32.79% |        8159     20.69%     53.48% |       15225     38.60%     92.08% |        2582      6.55%     98.63% |         416      1.05%     99.68% |         124      0.31%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        39440                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     10208640                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     3.649282                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.022979                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    46.393247                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    10173929     99.66%     99.66% |        2750      0.03%     99.69% |       13033      0.13%     99.81% |       17352      0.17%     99.98% |        1048      0.01%     99.99% |         432      0.00%    100.00% |          96      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     10208640                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     10173589                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000443                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    10173587    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     10173589                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        35051                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   772.606117                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   747.582473                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   183.134969                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         340      0.97%      0.97% |        2750      7.85%      8.82% |       13033     37.18%     46.00% |       17352     49.51%     95.50% |        1048      2.99%     98.49% |         432      1.23%     99.73% |          96      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        35051                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       275690                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     9.225035                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.071697                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    83.376868                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      272882     98.98%     98.98% |         308      0.11%     99.09% |         713      0.26%     99.35% |        1536      0.56%     99.91% |         205      0.07%     99.98% |          35      0.01%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       275690                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       272885                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.064848                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.001638                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     4.994078                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      272836     99.98%     99.98% |           2      0.00%     99.98% |           4      0.00%     99.98% |           7      0.00%     99.99% |           4      0.00%     99.99% |          10      0.00%     99.99% |           7      0.00%     99.99% |          13      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       272885                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2805                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   803.090553                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   770.002819                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   210.085239                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          33      1.18%      1.18% |         274      9.77%     10.94% |         711     25.35%     36.29% |        1536     54.76%     91.05% |         205      7.31%     98.36% |          35      1.25%     99.61% |          11      0.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2805                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   423.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   410.242291                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    95.331330                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |           2     12.50%     18.75% |           1      6.25%     25.00% |           5     31.25%     56.25% |           5     31.25%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   423.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   410.242291                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    95.331330                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |           2     12.50%     18.75% |           1      6.25%     25.00% |           5     31.25%     56.25% |           5     31.25%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12176                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000975                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        12176                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000975                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        12176                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       675500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    55.477989                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        12176                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12209                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        12209                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        12209                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       427000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    34.974199                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        12209                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000967                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000967                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.001041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       459500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    38.047528                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001244                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        11915                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        11915                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        11915                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000999                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       278500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    23.373898                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        11915                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time        90500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time     7.630048                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        11855                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000949                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        11855                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000949                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        11855                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       416500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    35.132855                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        11855                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        11908                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000953                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        11908                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000953                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        11908                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       175000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    14.696003                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        11908                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12299                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        12299                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        12299                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       532000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    43.255549                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        12299                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       232500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    19.197424                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001252                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       394500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    32.544135                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001254                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12263                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        12263                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        12263                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       504000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    41.099242                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        12263                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001261                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12304                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        12304                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        12304                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       344000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    27.958388                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        12304                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12198                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        12198                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        12198                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       335500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    27.504509                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        12198                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       404000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    33.543673                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        12043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        12043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       325000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    26.986631                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        12043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        11922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000955                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        11922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000955                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        11922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       420000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    35.228988                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        11922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles            9716                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        38904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean   179.307321                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean   169.414817                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    56.002019                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-63         1157      2.97%      2.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-127         7010     18.02%     20.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-191        14464     37.18%     58.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-255        12432     31.96%     90.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-319         3803      9.78%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::320-383           38      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        38904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits       743423                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        18614                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses       762037                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits       636020                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         2197                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses       638217                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      1400254                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.113006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      5540000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     3.956425                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        38904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.015853                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     60092000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1544.622661                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        38904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        18599                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles            9719                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        38879                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean   164.531058                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean   156.194490                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    49.649147                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63         1112      2.86%      2.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127         9268     23.84%     26.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191        17001     43.73%     70.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255        10144     26.09%     96.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319         1341      3.45%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383           12      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        38879                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits       743673                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18607                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses       762280                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       636120                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2185                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       638305                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      1400585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.113068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      5763000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     4.114709                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        38879                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.015553                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     58241000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1498.006636                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        38879                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.003113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        18593                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles           9721                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        38888                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean   150.153981                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean   143.487053                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    42.641538                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63         1162      2.99%      2.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127        12493     32.13%     35.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191        18527     47.64%     82.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255         6649     17.10%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319           54      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        38888                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits       743468                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        18612                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses       762080                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits       635755                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         2191                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses       637946                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      1400026                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.112931                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      5187500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     3.705288                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        38888                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.015822                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     59912000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1540.629500                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        38888                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        18592                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles           9689                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        38882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean   165.545317                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean   157.183520                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    49.817508                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63         1089      2.80%      2.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         9072     23.33%     26.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191        16926     43.53%     69.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255        10346     26.61%     96.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319         1437      3.70%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383           12      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        38882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits       743423                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        18613                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses       762036                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits       635858                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         2181                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses       638039                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      1400075                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.112977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      5447000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     3.890506                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        38882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.015681                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     59037500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1518.376112                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        38882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.003113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        18595                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles           9711                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        38863                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean   179.953709                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean   170.047678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    56.163708                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63         1109      2.85%      2.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         6942     17.86%     20.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191        14330     36.87%     57.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255        12509     32.19%     89.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319         3934     10.12%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383           38      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        38863                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits       743391                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        18601                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses       761992                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits       635891                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         2184                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses       638075                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      1400067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.113027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      5764000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     4.116946                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        38863                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.015821                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     59929000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1542.057999                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        38863                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.003112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        18585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.001488                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles           9711                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        38889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean   165.061534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean   156.641261                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    49.906054                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1142      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         9181     23.61%     26.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191        16916     43.50%     70.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255        10256     26.37%     96.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319         1383      3.56%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           11      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        38889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits       743356                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18609                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses       761965                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       635663                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2193                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       637856                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      1399821                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.112946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      5379500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     3.842991                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        38889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.016018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     61134500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1572.025508                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        38889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18594                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles           9733                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        38900                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean   165.417069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean   157.060910                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    49.804913                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1084      2.79%      2.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         9095     23.38%     26.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191        16986     43.67%     69.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255        10295     26.47%     96.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319         1428      3.67%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383           12      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        38900                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits       743458                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        18618                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses       762076                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits       635762                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         2187                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses       637949                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      1400025                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.112984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      5518500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     3.941715                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        38900                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.015844                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     60035000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1543.316195                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        38900                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18602                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles           9731                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        38888                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean   180.730020                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean   170.898909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    56.079613                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63         1081      2.78%      2.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6823     17.55%     20.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191        14333     36.86%     57.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255        12604     32.41%     89.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319         4000     10.29%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383           46      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        38888                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits       743800                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        18611                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses       762411                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits       635867                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         2192                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses       638059                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      1400470                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.113036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      5616000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     4.010082                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        38889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.015941                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     60652000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1559.618401                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        38888                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18593                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles            9717                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        38887                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean   164.832078                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean   156.432118                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    49.812182                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63         1142      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127         9245     23.77%     26.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191        16930     43.54%     70.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255        10174     26.16%     96.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319         1388      3.57%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383            8      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        38887                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       743677                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        18603                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       762280                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits       635913                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         2206                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses       638119                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      1400399                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.112988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      5352000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     3.821768                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        38887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.015684                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     59051000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1518.528043                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        38887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        18585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.001488                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles            9724                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        38909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean   180.145930                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean   170.213545                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.232077                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63         1130      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127         6879     17.68%     20.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191        14336     36.84%     57.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255        12549     32.25%     89.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319         3972     10.21%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383           42      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        38909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits       743567                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        18617                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses       762184                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits       636029                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         2195                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses       638224                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      1400408                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.113077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      5904000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     4.215914                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        38909                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.015857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     60112000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1544.938189                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        38909                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        18603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.001490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles            9715                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean   164.562825                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean   156.205265                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    49.653776                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63         1134      2.92%      2.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127         9225     23.72%     26.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191        16991     43.69%     70.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255        10198     26.23%     96.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319         1327      3.41%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383           10      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits       743393                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        18605                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses       761998                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits       635690                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         2197                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses       637887                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      1399885                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.113031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      5881500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     4.201417                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        38886                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.015677                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     59009000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1517.487013                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        38886                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18590                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles            9730                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        38887                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean   149.849538                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean   143.249343                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    42.414519                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63         1132      2.91%      2.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127        12613     32.44%     35.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191        18565     47.74%     83.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255         6514     16.75%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319           60      0.15%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        38887                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits       743496                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18608                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses       762104                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       635893                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2191                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       638084                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      1400188                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.113003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      5554000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     3.966610                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        38887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.015988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     60947000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1567.284697                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        38887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        18594                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles            9734                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        38881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean   150.065379                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean   143.441903                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    42.497859                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63         1133      2.91%      2.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127        12473     32.08%     34.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191        18605     47.85%     82.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255         6612     17.01%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319           55      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        38881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits       743572                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        18608                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses       762180                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits       635800                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         2187                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses       637987                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      1400167                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.113014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      5632500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     4.022734                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        38881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.015678                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     59019000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1517.939353                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        38881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.003113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        18592                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles            9717                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        38904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean   165.384973                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean   157.025392                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    49.765166                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63         1100      2.83%      2.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127         9109     23.41%     26.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191        16966     43.61%     69.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255        10336     26.57%     96.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319         1385      3.56%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        38904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits       743439                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        18619                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses       762058                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits       635685                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         2190                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses       637875                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      1399933                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.112985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      5569500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     3.978405                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        38904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.015857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     60116000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1545.239564                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        38904                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        18602                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles            9724                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean   164.744381                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean   156.328506                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    49.874385                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63         1136      2.92%      2.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         9276     23.85%     26.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191        16938     43.56%     70.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255        10133     26.06%     96.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319         1398      3.60%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits       743403                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        18610                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses       762013                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits       635921                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         2186                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses       638107                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      1400120                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.113030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      5753000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     4.108934                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        38886                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.015737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     59385000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1527.156303                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        38886                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.003114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18596                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.001489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles            9703                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        38869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean   150.061746                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean   143.373172                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    42.704088                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63         1160      2.98%      2.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127        12466     32.07%     35.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191        18531     47.68%     82.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255         6649     17.11%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319           61      0.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        38869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits       743406                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18601                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses       762007                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       635722                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2190                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       637912                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      1399919                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.112930                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      5233500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     3.738431                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        38869                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.015899                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     60412500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1554.259178                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        38869                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.003112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        18585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.001488                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        71823                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean   227.216407                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean   210.168989                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    84.836549                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127         6896      9.60%      9.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255        41780     58.17%     67.77% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383        19600     27.29%     95.06% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511         2924      4.07%     99.13% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639          603      0.84%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767           18      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::896-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        71823                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        12371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.001981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        40371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003233                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         9415                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12371                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        21786                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        40371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.004452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time      2910000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time    72.081445                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        12371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        19081                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples        69253                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean   203.183732                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean   186.565835                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    80.839022                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127        11552     16.68%     16.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255        43244     62.44%     79.12% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383        12047     17.40%     96.52% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511         2115      3.05%     99.57% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639          289      0.42%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::640-767            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total        69253                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        12199                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.001954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        38665                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.003096                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L2cache.m_demand_hits         8573                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        12199                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        20772                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        38665                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.004134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time      2196500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time    56.808483                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        12199                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        18389                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.001472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples        70950                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean   188.812939                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean   173.029810                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    78.794730                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127        15217     21.45%     21.45% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255        44811     63.16%     84.61% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383         8643     12.18%     96.79% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511         2085      2.94%     99.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639          178      0.25%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767           11      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::768-895            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total        70950                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        11868                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.001901                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count        39900                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.003195                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L2cache.m_demand_hits         9362                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        11868                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses        21230                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count        39900                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.004355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time      2561000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time    64.185464                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        11868                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        19182                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.001536                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples        67341                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean   210.733877                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean   194.681702                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    81.453516                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127         8497     12.62%     12.62% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255        42809     63.57%     76.19% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383        13313     19.77%     95.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::384-511         2360      3.50%     99.46% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::512-639          341      0.51%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::640-767           12      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::768-895            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total        67341                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        11858                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.001900                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     0.421656                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count        37529                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.003005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L2cache.m_demand_hits         8228                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        11858                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses        20086                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count        37528                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.004029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time      2283500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time    60.847900                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        11857                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000949                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        17955                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.001438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples        69483                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean   227.412259                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean   210.675829                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    83.752857                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127         6604      9.50%      9.50% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255        40405     58.15%     67.66% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::256-383        19205     27.64%     95.30% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::384-511         2738      3.94%     99.24% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::512-639          515      0.74%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::640-767           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::768-895            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total        69483                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        12430                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.001991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     0.321802                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count        38673                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.003097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L2cache.m_demand_hits         8375                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        12430                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses        20805                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count        38673                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.004134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time      2292000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time    59.266155                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        12430                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        18380                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.001472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples        70327                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean   202.984160                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean   186.473403                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    80.369536                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127        11765     16.73%     16.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255        44040     62.62%     79.35% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383        12193     17.34%     96.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::384-511         2040      2.90%     99.59% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-639          283      0.40%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::640-767            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total        70327                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.001946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     0.041149                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count        39364                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.003152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L2cache.m_demand_hits         8913                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        12151                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses        21064                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count        39364                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.004263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time      2479500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time    62.989026                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000973                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        18812                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.001506                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples        67610                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean   203.225706                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean   186.666350                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    80.675640                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127        11298     16.71%     16.71% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255        42292     62.55%     79.26% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383        11704     17.31%     96.57% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::384-511         2017      2.98%     99.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-639          289      0.43%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total        67610                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        12186                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.001952                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time     0.123092                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count        37521                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.003004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L2cache.m_demand_hits         7944                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        12186                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses        20130                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count        37521                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.003957                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time      1979500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time    52.757123                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        12186                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000976                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        17903                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples        67332                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean   227.105760                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean   210.161996                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    84.576558                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127         6507      9.66%      9.66% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255        39269     58.32%     67.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383        18296     27.17%     95.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-511         2685      3.99%     99.15% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::512-639          559      0.83%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::640-767           16      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total        67332                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        11998                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.001922                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time     0.083347                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count           16                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count        37480                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.003001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L2cache.m_demand_hits         8140                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        11998                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses        20138                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count        37480                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.003927                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time      1713500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time    45.717716                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        11998                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        17854                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.001430                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples        70998                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean   203.527325                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean   186.881239                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    81.105925                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127        11772     16.58%     16.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255        44488     62.66%     79.24% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383        12226     17.22%     96.46% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511         2217      3.12%     99.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::512-639          282      0.40%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total        70998                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        12378                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.001984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     0.807885                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        39745                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.003182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L2cache.m_demand_hits         8988                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        12378                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        21366                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        39745                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.004340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time      2737000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time    68.864008                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        12378                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        18875                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.001511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples        69812                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean   226.654057                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean   209.974721                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    83.341077                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127         6687      9.58%      9.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255        40790     58.43%     68.01% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383        19148     27.43%     95.43% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511         2657      3.81%     99.24% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::512-639          521      0.75%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total        69812                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        12100                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.001938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     0.082645                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        39070                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.003128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L2cache.m_demand_hits         8824                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        12100                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        20924                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        39070                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.004188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time      2207000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time    56.488354                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        12100                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        18642                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.001493                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples        69578                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean   211.594628                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean   195.263472                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    82.580203                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127         8674     12.47%     12.47% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255        44204     63.53%     76.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383        13647     19.61%     95.61% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511         2631      3.78%     99.39% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639          416      0.60%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::640-767            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total        69578                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        11843                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.001897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count        39017                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.003124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L2cache.m_demand_hits         8968                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        11843                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses        20811                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count        39017                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.004156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time      1958500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time    50.196068                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        11843                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000948                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        18718                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.001499                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples        69447                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean   188.885020                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean   173.071342                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    78.980682                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127        14933     21.50%     21.50% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255        43839     63.13%     84.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383         8416     12.12%     96.75% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511         2045      2.94%     99.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::512-639          208      0.30%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::640-767            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total        69447                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        11865                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.001900                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count        38900                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L2cache.m_demand_hits         8849                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        11865                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses        20714                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count        38900                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.004215                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time      2443000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time    62.802057                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        11865                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        18682                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.001496                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples        69706                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean   188.424311                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean   172.809104                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    78.174007                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127        14925     21.41%     21.41% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255        44177     63.38%     84.79% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383         8487     12.18%     96.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511         1927      2.76%     99.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639          184      0.26%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::640-767            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total        69706                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.001929                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count        38942                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.003118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L2cache.m_demand_hits         8683                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        12044                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses        20727                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count        38942                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.004202                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time      2424500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time    62.259257                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        12044                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        18720                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.001499                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples        67962                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean   211.217239                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean   194.961575                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    82.304122                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127         8487     12.49%     12.49% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255        43221     63.60%     76.08% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383        13346     19.64%     95.72% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511         2509      3.69%     99.41% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639          376      0.55%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::640-767           21      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total        67962                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        11809                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.001891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count        37932                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.003037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L2cache.m_demand_hits         8414                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        11809                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses        20223                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count        37932                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.004037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time      2033500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time    53.609090                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        11809                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        18221                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.001459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples        69992                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean   210.819322                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean   194.739520                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    81.360499                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127         8793     12.56%     12.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255        44539     63.63%     76.20% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383        13753     19.65%     95.85% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511         2535      3.62%     99.47% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639          360      0.51%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::640-767           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total        69992                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        12102                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.001938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     0.123946                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count        39052                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.003127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L2cache.m_demand_hits         8624                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        12102                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses        20726                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count        39052                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.004170                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time      2199500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time    56.322339                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        12102                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        18838                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.001508                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples        71395                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean   188.565656                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean   172.843759                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    78.727438                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127        15462     21.66%     21.66% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255        45022     63.06%     84.72% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383         8719     12.21%     96.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511         1963      2.75%     99.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::512-639          219      0.31%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::640-767            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total        71395                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        12106                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.001939                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     0.247811                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count        40042                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.003206                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L2cache.m_demand_hits         9200                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        12106                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses        21306                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count        40042                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.004521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time      3609000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time    90.130363                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        12106                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        19247                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.001541                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   6244499000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 82621.618306                       (Unspecified)
system.ruby.network.average_flit_network_latency 81605.342097                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1016.276209                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |105666.771467                       |71752.965018                       |97402.085385                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2178.905108                       |  670.584750                       |         500                       (Unspecified)
system.ruby.network.average_hops             3.028868                       (Unspecified)
system.ruby.network.average_packet_latency 93331.438441                       (Unspecified)
system.ruby.network.average_packet_network_latency 92064.705385                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1266.733056                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |97220.591409                       |84961.728197                       |97402.085385                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2173.636130                       |  639.534328                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     1.698349                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.281819     16.59%     16.59% |    0.124438      7.33%     23.92% |    0.056895      3.35%     27.27% |    0.031793      1.87%     29.14% |    0.614100     36.16%     65.30% |    0.253232     14.91%     80.21% |    0.108512      6.39%     86.60% |    0.070524      4.15%     90.75% |    0.120424      7.09%     97.84% |    0.023006      1.35%     99.20% |    0.007539      0.44%     99.64% |    0.006068      0.36%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.698349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         4687                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         4087                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         4413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         4269                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         4246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         4223                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         4210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         4417                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         4550                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         4324                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         4712                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         4521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         4323                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3980                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         4632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         4531                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         4652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         3820                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         4199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         4345                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         4167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         4218                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         4609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         4397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         4664                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         4626                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         3837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         4362                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         4079                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         4481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10         4628                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11         4302                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12         4635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13         4637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         4123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         4155                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3         3814                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4         4329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         4360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6         4278                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         4268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9         4613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         4647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1         3947                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         4531                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         4446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12         4596                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         4723                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         4167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         4142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         3863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4         4369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5         4246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6         4294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7         4199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         4546                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9         4360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         4462                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         4333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10         4831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         4535                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12         4527                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13         4502                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14         4133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15         4367                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         4385                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3         4391                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         4347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3820                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6         3962                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         4348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         4377                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         4292                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10         4791                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         4564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         4417                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         4622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         4324                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         4157                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2         4477                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3         4249                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         3846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         4352                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6         4547                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         3861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         4347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         4411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         4421                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         4365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10         4326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         4178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12         4248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13         4499                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         4447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         4354                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         4351                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3         4299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         3985                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         4524                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7         3786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8         4720                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9         4832                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         4484                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         4189                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         4418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11         4116                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         4373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         4295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         4546                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5         3987                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6         3868                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7         4180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         4630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9         4833                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         4447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10         4405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11         3701                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         4356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         4139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15         4198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         4607                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         4571                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         4769                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         4681                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         4315                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         4273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         3940                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         4616                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         4643                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         4296                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10         3900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11         4172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         4297                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13         4407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         4133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         4219                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         4579                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4570                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         4699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         4707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6         4315                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7         4123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         4545                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9         4007                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         4305                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         4300                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10         4446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         4181                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         4248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         3860                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         3801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         4393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2         4736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3         4654                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4         4539                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5         4474                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7         4431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8         4326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         4312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         4436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         4196                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10         4446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         4186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12         3786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13         4310                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14         4376                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         3839                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         4709                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         4688                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         4479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         4508                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         4530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7         4161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8         4321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         4375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         4842                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         4621                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         4180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         3932                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         4563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         4168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         3664                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2         4319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         4377                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4239                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5         4550                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6         4498                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8         4368                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         4407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         4772                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1         4712                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11         4083                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         4476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         3987                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14         3687                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15         4185                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         4432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3         4289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4         4499                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         4252                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4470                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8         4384                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         4386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         4451                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         3760                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10         4373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         4360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12         4206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13         4344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         4566                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         4525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         3983                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         4553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         4298                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         4372                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         4405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4250                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8         4544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9         4594                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         3943                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1         4304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         4611                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         4162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         4271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         4264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         4505                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2         4606                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3         3957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4         4333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6         4336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         4271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         4660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         3492                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         3435                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         2890                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         3457                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         3270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         3191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         3228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         3296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         3254                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         3446                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         3112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         3241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         3646                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         3581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         3256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         2752                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3322                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         3382                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10         3335                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11         2796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         3184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         3140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         3036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         3319                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         3046                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         3471                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7         3564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         2611                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9         3155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         2887                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         3453                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10         3430                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11         3333                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12         3633                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         3591                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14         3127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15         3220                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         3206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3         2701                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4         3247                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5         3246                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6         3204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7         3113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8         3174                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         3412                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         2697                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10         3181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         3323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         3411                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         3442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         3055                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15         2994                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         2580                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3         3050                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         3057                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         3066                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         3058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7         2959                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         3239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         3041                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         3052                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10         3488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11         3447                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12         3381                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         3273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         3292                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         3145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         3101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5         2637                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         2782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         3325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8         3055                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9         3124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         3168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10         3462                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         3549                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12         3330                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         3447                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14         3325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         3191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         3180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3         3229                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4         2678                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         3387                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         2812                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8         3170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9         3088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         3106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         3048                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         3003                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12         3019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         3207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         3329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         3253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         3019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3         3013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4         2682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5         3255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7         2564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8         3451                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9         3386                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         3104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10         3039                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11         3027                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12         3250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         3039                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         3356                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         3084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         3102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         3277                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         2722                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         2550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7         3068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         3409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         3429                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         2683                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12         3205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         3297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14         3171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         3115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         3427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3         3399                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4         3556                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         3530                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6         3140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         2803                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9         3426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         3165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10         2649                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         3096                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         3084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14         3134                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15         3118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         3405                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         3404                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4         3490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3523                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7         3122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         3387                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9         2792                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3154                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10         3158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         2674                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         2816                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3377                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         3600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         3531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4         3369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         3308                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3071                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7         3329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         3127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9         3164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         3191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11         3078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         2653                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13         3184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         3355                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15         2819                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         3515                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         3541                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4         3307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         3341                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6         3381                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7         3084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         3204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3543                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         3494                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10         3106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11         3122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12         2791                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         3377                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15         2697                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3         3143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3146                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         3360                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6         3329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         3299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         3237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9         3168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         3488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11         3059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12         3331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         2722                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14         2646                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15         3039                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3         2984                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4         3294                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5         3022                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6         3250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7         3250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9         3132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10         3103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         3371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         3169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         3171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14         3541                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         3456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2763                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         3365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4         3150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5         3145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6         3192                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7         3207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8         3365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         3295                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         2776                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10         3409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11         3154                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         3261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         3201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14         3626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15         3627                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         3419                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3         2809                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         3111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         3175                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         3205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         3183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8         3388                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         3457                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4217784                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4217782                       (Unspecified)
system.ruby.network.flit_network_latency |105700373500                       |209516146500                       | 28977023000                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2179598000                       |  1958084000                       |   148749500                       (Unspecified)
system.ruby.network.flits_injected       |     1000319     23.72%     23.72% |     2919965     69.23%     92.95% |      297500      7.05%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4217784                       (Unspecified)
system.ruby.network.flits_received       |     1000318     23.72%     23.72% |     2919965     69.23%     92.95% |      297499      7.05%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4217782                       (Unspecified)
system.ruby.network.int_link_utilization     12775109                       (Unspecified)
system.ruby.network.packet_network_latency | 79284364500                       | 69287054000                       | 28977023000                       (Unspecified)
system.ruby.network.packet_queueing_latency |  1772622000                       |   521546000                       |   148749500                       (Unspecified)
system.ruby.network.packets_injected     |      815511     42.29%     42.29% |      815509     42.29%     84.57% |      297500     15.43%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      1928520                       (Unspecified)
system.ruby.network.packets_received     |      815510     42.29%     42.29% |      815509     42.29%     84.57% |      297499     15.43%    100.00% (Unspecified)
system.ruby.network.packets_received::total      1928518                       (Unspecified)
system.ruby.network.routers00.Var_1                 0                       (Unspecified)
system.ruby.network.routers00.Var_2                 0                       (Unspecified)
system.ruby.network.routers00.Var_3                 0                       (Unspecified)
system.ruby.network.routers00.all_counts            0                       (Unspecified)
system.ruby.network.routers00.buffer_reads       755433                       (Unspecified)
system.ruby.network.routers00.buffer_writes       755433                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       755433                       (Unspecified)
system.ruby.network.routers00.detour_counts        53783                       (Unspecified)
system.ruby.network.routers00.regular_var            0                       (Unspecified)
system.ruby.network.routers00.risk_counts            0                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       761187                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       755433                       (Unspecified)
system.ruby.network.routers01.Var_1                 0                       (Unspecified)
system.ruby.network.routers01.Var_2                 0                       (Unspecified)
system.ruby.network.routers01.Var_3                 0                       (Unspecified)
system.ruby.network.routers01.all_counts            0                       (Unspecified)
system.ruby.network.routers01.buffer_reads      1082872                       (Unspecified)
system.ruby.network.routers01.buffer_writes      1082872                       (Unspecified)
system.ruby.network.routers01.crossbar_activity      1082872                       (Unspecified)
system.ruby.network.routers01.detour_counts        53907                       (Unspecified)
system.ruby.network.routers01.regular_var            0                       (Unspecified)
system.ruby.network.routers01.risk_counts            0                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity      1095003                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity      1082872                       (Unspecified)
system.ruby.network.routers02.Var_1                 0                       (Unspecified)
system.ruby.network.routers02.Var_2                 0                       (Unspecified)
system.ruby.network.routers02.Var_3                 0                       (Unspecified)
system.ruby.network.routers02.all_counts            0                       (Unspecified)
system.ruby.network.routers02.buffer_reads      1085802                       (Unspecified)
system.ruby.network.routers02.buffer_writes      1085802                       (Unspecified)
system.ruby.network.routers02.crossbar_activity      1085802                       (Unspecified)
system.ruby.network.routers02.detour_counts        53807                       (Unspecified)
system.ruby.network.routers02.regular_var            0                       (Unspecified)
system.ruby.network.routers02.risk_counts            0                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity      1098127                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity      1085802                       (Unspecified)
system.ruby.network.routers03.Var_1                 0                       (Unspecified)
system.ruby.network.routers03.Var_2                 0                       (Unspecified)
system.ruby.network.routers03.Var_3                 0                       (Unspecified)
system.ruby.network.routers03.all_counts            0                       (Unspecified)
system.ruby.network.routers03.buffer_reads       746260                       (Unspecified)
system.ruby.network.routers03.buffer_writes       746260                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       746260                       (Unspecified)
system.ruby.network.routers03.detour_counts        53902                       (Unspecified)
system.ruby.network.routers03.regular_var            0                       (Unspecified)
system.ruby.network.routers03.risk_counts            0                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       751660                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       746260                       (Unspecified)
system.ruby.network.routers04.Var_1                 0                       (Unspecified)
system.ruby.network.routers04.Var_2                 0                       (Unspecified)
system.ruby.network.routers04.Var_3                 0                       (Unspecified)
system.ruby.network.routers04.all_counts            0                       (Unspecified)
system.ruby.network.routers04.buffer_reads      1054155                       (Unspecified)
system.ruby.network.routers04.buffer_writes      1054155                       (Unspecified)
system.ruby.network.routers04.crossbar_activity      1054155                       (Unspecified)
system.ruby.network.routers04.detour_counts        53868                       (Unspecified)
system.ruby.network.routers04.regular_var            0                       (Unspecified)
system.ruby.network.routers04.risk_counts            0                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity      1065500                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity      1054155                       (Unspecified)
system.ruby.network.routers05.Var_1                 0                       (Unspecified)
system.ruby.network.routers05.Var_2                 0                       (Unspecified)
system.ruby.network.routers05.Var_3                 0                       (Unspecified)
system.ruby.network.routers05.all_counts            0                       (Unspecified)
system.ruby.network.routers05.buffer_reads      1378213                       (Unspecified)
system.ruby.network.routers05.buffer_writes      1378213                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      1378213                       (Unspecified)
system.ruby.network.routers05.detour_counts        53883                       (Unspecified)
system.ruby.network.routers05.regular_var            0                       (Unspecified)
system.ruby.network.routers05.risk_counts            0                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      1396310                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      1378213                       (Unspecified)
system.ruby.network.routers06.Var_1                 0                       (Unspecified)
system.ruby.network.routers06.Var_2                 0                       (Unspecified)
system.ruby.network.routers06.Var_3                 0                       (Unspecified)
system.ruby.network.routers06.all_counts            0                       (Unspecified)
system.ruby.network.routers06.buffer_reads      1378613                       (Unspecified)
system.ruby.network.routers06.buffer_writes      1378613                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      1378613                       (Unspecified)
system.ruby.network.routers06.detour_counts        53869                       (Unspecified)
system.ruby.network.routers06.regular_var            0                       (Unspecified)
system.ruby.network.routers06.risk_counts            0                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      1396897                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      1378613                       (Unspecified)
system.ruby.network.routers07.Var_1                 0                       (Unspecified)
system.ruby.network.routers07.Var_2                 0                       (Unspecified)
system.ruby.network.routers07.Var_3                 0                       (Unspecified)
system.ruby.network.routers07.all_counts            0                       (Unspecified)
system.ruby.network.routers07.buffer_reads      1042542                       (Unspecified)
system.ruby.network.routers07.buffer_writes      1042542                       (Unspecified)
system.ruby.network.routers07.crossbar_activity      1042542                       (Unspecified)
system.ruby.network.routers07.detour_counts        53999                       (Unspecified)
system.ruby.network.routers07.regular_var            0                       (Unspecified)
system.ruby.network.routers07.risk_counts            0                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity      1054121                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity      1042542                       (Unspecified)
system.ruby.network.routers08.Var_1                 0                       (Unspecified)
system.ruby.network.routers08.Var_2                 0                       (Unspecified)
system.ruby.network.routers08.Var_3                 0                       (Unspecified)
system.ruby.network.routers08.all_counts            0                       (Unspecified)
system.ruby.network.routers08.buffer_reads      1051798                       (Unspecified)
system.ruby.network.routers08.buffer_writes      1051798                       (Unspecified)
system.ruby.network.routers08.crossbar_activity      1051798                       (Unspecified)
system.ruby.network.routers08.detour_counts        53859                       (Unspecified)
system.ruby.network.routers08.regular_var            0                       (Unspecified)
system.ruby.network.routers08.risk_counts            0                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity      1063092                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity      1051798                       (Unspecified)
system.ruby.network.routers09.Var_1                 0                       (Unspecified)
system.ruby.network.routers09.Var_2                 0                       (Unspecified)
system.ruby.network.routers09.Var_3                 0                       (Unspecified)
system.ruby.network.routers09.all_counts            0                       (Unspecified)
system.ruby.network.routers09.buffer_reads      1380461                       (Unspecified)
system.ruby.network.routers09.buffer_writes      1380461                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      1380461                       (Unspecified)
system.ruby.network.routers09.detour_counts        53749                       (Unspecified)
system.ruby.network.routers09.regular_var            0                       (Unspecified)
system.ruby.network.routers09.risk_counts            0                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      1398596                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      1380461                       (Unspecified)
system.ruby.network.routers10.Var_1                 0                       (Unspecified)
system.ruby.network.routers10.Var_2                 0                       (Unspecified)
system.ruby.network.routers10.Var_3                 0                       (Unspecified)
system.ruby.network.routers10.all_counts            0                       (Unspecified)
system.ruby.network.routers10.buffer_reads      1378073                       (Unspecified)
system.ruby.network.routers10.buffer_writes      1378073                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      1378073                       (Unspecified)
system.ruby.network.routers10.detour_counts        53789                       (Unspecified)
system.ruby.network.routers10.regular_var            0                       (Unspecified)
system.ruby.network.routers10.risk_counts            0                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      1396151                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      1378073                       (Unspecified)
system.ruby.network.routers11.Var_1                 0                       (Unspecified)
system.ruby.network.routers11.Var_2                 0                       (Unspecified)
system.ruby.network.routers11.Var_3                 0                       (Unspecified)
system.ruby.network.routers11.all_counts            0                       (Unspecified)
system.ruby.network.routers11.buffer_reads      1038768                       (Unspecified)
system.ruby.network.routers11.buffer_writes      1038768                       (Unspecified)
system.ruby.network.routers11.crossbar_activity      1038768                       (Unspecified)
system.ruby.network.routers11.detour_counts        54006                       (Unspecified)
system.ruby.network.routers11.regular_var            0                       (Unspecified)
system.ruby.network.routers11.risk_counts            0                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity      1049862                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity      1038768                       (Unspecified)
system.ruby.network.routers12.Var_1                 0                       (Unspecified)
system.ruby.network.routers12.Var_2                 0                       (Unspecified)
system.ruby.network.routers12.Var_3                 0                       (Unspecified)
system.ruby.network.routers12.all_counts            0                       (Unspecified)
system.ruby.network.routers12.buffer_reads       743364                       (Unspecified)
system.ruby.network.routers12.buffer_writes       743364                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       743364                       (Unspecified)
system.ruby.network.routers12.detour_counts        53890                       (Unspecified)
system.ruby.network.routers12.regular_var            0                       (Unspecified)
system.ruby.network.routers12.risk_counts            0                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       748749                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       743364                       (Unspecified)
system.ruby.network.routers13.Var_1                 0                       (Unspecified)
system.ruby.network.routers13.Var_2                 0                       (Unspecified)
system.ruby.network.routers13.Var_3                 0                       (Unspecified)
system.ruby.network.routers13.all_counts            0                       (Unspecified)
system.ruby.network.routers13.buffer_reads      1072472                       (Unspecified)
system.ruby.network.routers13.buffer_writes      1072472                       (Unspecified)
system.ruby.network.routers13.crossbar_activity      1072472                       (Unspecified)
system.ruby.network.routers13.detour_counts        53848                       (Unspecified)
system.ruby.network.routers13.regular_var            0                       (Unspecified)
system.ruby.network.routers13.risk_counts            0                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity      1084291                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity      1072472                       (Unspecified)
system.ruby.network.routers14.Var_1                 0                       (Unspecified)
system.ruby.network.routers14.Var_2                 0                       (Unspecified)
system.ruby.network.routers14.Var_3                 0                       (Unspecified)
system.ruby.network.routers14.all_counts            0                       (Unspecified)
system.ruby.network.routers14.buffer_reads      1066716                       (Unspecified)
system.ruby.network.routers14.buffer_writes      1066716                       (Unspecified)
system.ruby.network.routers14.crossbar_activity      1066716                       (Unspecified)
system.ruby.network.routers14.detour_counts        54041                       (Unspecified)
system.ruby.network.routers14.regular_var            0                       (Unspecified)
system.ruby.network.routers14.risk_counts            0                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity      1078633                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity      1066716                       (Unspecified)
system.ruby.network.routers15.Var_1                 0                       (Unspecified)
system.ruby.network.routers15.Var_2                 0                       (Unspecified)
system.ruby.network.routers15.Var_3                 0                       (Unspecified)
system.ruby.network.routers15.all_counts            0                       (Unspecified)
system.ruby.network.routers15.buffer_reads       737349                       (Unspecified)
system.ruby.network.routers15.buffer_writes       737349                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       737349                       (Unspecified)
system.ruby.network.routers15.detour_counts        54023                       (Unspecified)
system.ruby.network.routers15.regular_var            0                       (Unspecified)
system.ruby.network.routers15.risk_counts            0                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       742571                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       737349                       (Unspecified)

---------- End Simulation Statistics   ----------
