

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_142_2'
================================================================
* Date:           Mon May 12 19:57:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.595 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.575 us|  0.575 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_2  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      34|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     387|    -|
|Register         |        -|     -|     1426|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1426|     421|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_141_p2               |         +|   0|  0|   9|           9|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_166                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_147_p2              |      icmp|   0|  0|  10|           9|          10|
    |icmp_ln144_fu_157_p2              |      icmp|   0|  0|   5|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          25|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_done_int                        |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    2|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_99_p4      |  121|          2|  512|       1024|
    |ap_phi_reg_pp0_iter2_empty_reg_96  |  121|          2|  512|       1024|
    |ap_sig_allocacmp_j                 |    8|          2|    9|         18|
    |gmem0_blk_n_R                      |    2|          2|    1|          2|
    |j_4_fu_74                          |    8|          2|    9|         18|
    |send_fifo_1_blk_n                  |    2|          2|    1|          2|
    |shiftreg9_fu_70                    |  121|          2|  384|        768|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  387|         18| 1430|       2860|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_96  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_96  |  512|   0|  512|          0|
    |icmp_ln142_reg_250                 |    1|   0|    1|          0|
    |icmp_ln142_reg_250_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln144_reg_254                 |    1|   0|    1|          0|
    |icmp_ln144_reg_254_pp0_iter1_reg   |    1|   0|    1|          0|
    |j_4_fu_74                          |    9|   0|    9|          0|
    |shiftreg9_fu_70                    |  384|   0|  384|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1426|   0| 1426|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|  512|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|  512|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|   11|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|                                 gmem0|       pointer|
|send_fifo_1_din             |  out|  128|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_num_data_valid  |   in|   10|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_fifo_cap        |   in|   10|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_full_n          |   in|    1|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_write           |  out|    1|     ap_fifo|                           send_fifo_1|       pointer|
|sext_ln150                  |   in|   58|     ap_none|                            sext_ln150|        scalar|
+----------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg9 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 7 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln150_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_sext_ln150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln150_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln150"   --->   Operation 9 'read' 'sext_ln150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln150_cast = sext i58 %sext_ln150_read"   --->   Operation 10 'sext' 'sext_ln150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_25, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln142 = muxlogic i9 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln142 = store i9 0, i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 16 'store' 'store_ln142' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i384 0"   --->   Operation 17 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i384 %shiftreg9"   --->   Operation 18 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg9"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i9 %j_4"   --->   Operation 21 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = load i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 22 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "%add_ln142 = add i9 %j, i9 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 23 'add' 'add_ln142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln142 = icmp_eq  i9 %j, i9 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 24 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %for.inc.i.split, void %for.inc20.i.loopexit8.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 25 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i9 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 26 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.53ns)   --->   "%icmp_ln144 = icmp_eq  i2 %trunc_ln142, i2 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 27 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln142 = muxlogic i9 %add_ln142"   --->   Operation 28 'muxlogic' 'muxLogicData_to_store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4"   --->   Operation 29 'muxlogic' 'muxLogicAddr_to_store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln142 = store i9 %add_ln142, i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 30 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln150_cast" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 31 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem0_addr_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_gmem0_addr_read' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 33 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 1.00> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.53ns)   --->   "%br_ln144 = br void %for.inc.i.split._crit_edge" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 34 'br' 'br_ln144' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 0.53>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shiftreg9_load = muxlogic i384 %shiftreg9"   --->   Operation 35 'muxlogic' 'MuxLogicAddr_to_shiftreg9_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg9_load = load i384 %shiftreg9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 36 'load' 'shiftreg9_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i384 %shiftreg9_load" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 37 'zext' 'zext_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:143->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 38 'specpipeline' 'specpipeline_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 40 'specloopname' 'specloopname_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.53ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.i.split._crit_edge, void" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 41 'br' 'br_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.53>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln142, void %for.inc.i.split" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 42 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i512 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 43 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty, i32 128, i32 511" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 44 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln145 = muxlogic i128 %trunc_ln144"   --->   Operation 45 'muxlogic' 'muxLogicData_to_write_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.94ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %trunc_ln144" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 46 'write' 'write_ln145' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln145 = muxlogic i384 %trunc_ln9"   --->   Operation 47 'muxlogic' 'muxLogicData_to_store_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln145 = muxlogic i384 %shiftreg9"   --->   Operation 48 'muxlogic' 'muxLogicAddr_to_store_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.53ns)   --->   "%store_ln145 = store i384 %trunc_ln9, i384 %shiftreg9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 49 'store' 'store_ln145' <Predicate = true> <Delay = 0.53>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 50 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ send_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln150]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg9                      (alloca           ) [ 0111]
j_4                            (alloca           ) [ 0100]
muxLogicCE_to_sext_ln150_read  (muxlogic         ) [ 0000]
sext_ln150_read                (read             ) [ 0000]
sext_ln150_cast                (sext             ) [ 0110]
specmemcore_ln0                (specmemcore      ) [ 0000]
specinterface_ln0              (specinterface    ) [ 0000]
specinterface_ln0              (specinterface    ) [ 0000]
muxLogicData_to_store_ln142    (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln142    (muxlogic         ) [ 0000]
store_ln142                    (store            ) [ 0000]
muxLogicData_to_store_ln0      (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0      (muxlogic         ) [ 0000]
store_ln0                      (store            ) [ 0000]
br_ln0                         (br               ) [ 0000]
MuxLogicAddr_to_j              (muxlogic         ) [ 0000]
j                              (load             ) [ 0000]
add_ln142                      (add              ) [ 0000]
icmp_ln142                     (icmp             ) [ 0111]
br_ln142                       (br               ) [ 0000]
trunc_ln142                    (trunc            ) [ 0000]
icmp_ln144                     (icmp             ) [ 0111]
muxLogicData_to_store_ln142    (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln142    (muxlogic         ) [ 0000]
store_ln142                    (store            ) [ 0000]
gmem0_addr                     (getelementptr    ) [ 0000]
muxLogicCE_to_gmem0_addr_read  (muxlogic         ) [ 0000]
gmem0_addr_read                (read             ) [ 0111]
br_ln144                       (br               ) [ 0111]
MuxLogicAddr_to_shiftreg9_load (muxlogic         ) [ 0000]
shiftreg9_load                 (load             ) [ 0000]
zext_ln142                     (zext             ) [ 0000]
specpipeline_ln143             (specpipeline     ) [ 0000]
speclooptripcount_ln142        (speclooptripcount) [ 0000]
specloopname_ln142             (specloopname     ) [ 0000]
br_ln144                       (br               ) [ 0000]
empty                          (phi              ) [ 0101]
trunc_ln144                    (trunc            ) [ 0000]
trunc_ln9                      (partselect       ) [ 0000]
muxLogicData_to_write_ln145    (muxlogic         ) [ 0000]
write_ln145                    (write            ) [ 0000]
muxLogicData_to_store_ln145    (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln145    (muxlogic         ) [ 0000]
store_ln145                    (store            ) [ 0000]
br_ln142                       (br               ) [ 0000]
ret_ln0                        (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="send_fifo_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln150">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="shiftreg9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg9/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln150_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="58" slack="0"/>
<pin id="80" dir="0" index="1" bw="58" slack="0"/>
<pin id="81" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln150_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="gmem0_addr_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="512" slack="0"/>
<pin id="86" dir="0" index="1" bw="512" slack="0"/>
<pin id="87" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln145_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="128" slack="0"/>
<pin id="92" dir="0" index="2" bw="128" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="empty_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="empty_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="512" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="384" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="muxLogicCE_to_sext_ln150_read_fu_105">
<pin_list>
<pin id="106" dir="1" index="0" bw="58" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln150_read/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln150_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="58" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="muxLogicData_to_store_ln142_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln142/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="muxLogicAddr_to_store_ln142_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln142/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln142_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="muxLogicData_to_store_ln0_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="muxLogicAddr_to_store_ln0_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="384" slack="0"/>
<pin id="129" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="384" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="MuxLogicAddr_to_j_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln142_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln142_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="9" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln142_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln144_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="muxLogicData_to_store_ln142_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln142/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="muxLogicAddr_to_store_ln142_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln142/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln142_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="gmem0_addr_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="1"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="muxLogicCE_to_gmem0_addr_read_fu_181">
<pin_list>
<pin id="182" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="MuxLogicAddr_to_shiftreg9_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="384" slack="2"/>
<pin id="185" dir="1" index="1" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shiftreg9_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shiftreg9_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="384" slack="2"/>
<pin id="188" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg9_load/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln142_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="384" slack="0"/>
<pin id="191" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln144_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="0"/>
<pin id="196" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln9_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="384" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="0" index="3" bw="10" slack="0"/>
<pin id="204" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="muxLogicData_to_write_ln145_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="0"/>
<pin id="211" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln145/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="muxLogicData_to_store_ln145_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="384" slack="0"/>
<pin id="215" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln145/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="muxLogicAddr_to_store_ln145_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="384" slack="2"/>
<pin id="219" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln145/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln145_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="384" slack="0"/>
<pin id="222" dir="0" index="1" bw="384" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="shiftreg9_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="384" slack="0"/>
<pin id="227" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_4_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sext_ln150_cast_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln150_cast "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln142_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln144_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="258" class="1005" name="gmem0_addr_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="1"/>
<pin id="260" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="110"><net_src comp="78" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="141" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="141" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="175" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="197"><net_src comp="99" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="99" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="64" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="212"><net_src comp="194" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="199" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="199" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="70" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="238"><net_src comp="74" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="248"><net_src comp="107" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="253"><net_src comp="147" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="157" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="84" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: send_fifo_1 | {3 }
	Port: gmem0 | {}
 - Input state : 
	Port: RoundRobin_Pipeline_VITIS_LOOP_142_2 : send_fifo_1 | {}
	Port: RoundRobin_Pipeline_VITIS_LOOP_142_2 : gmem0 | {2 }
	Port: RoundRobin_Pipeline_VITIS_LOOP_142_2 : sext_ln150 | {1 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln142 : 1
		store_ln142 : 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_j : 1
		j : 1
		add_ln142 : 2
		icmp_ln142 : 2
		br_ln142 : 3
		trunc_ln142 : 2
		icmp_ln144 : 3
		muxLogicData_to_store_ln142 : 3
		muxLogicAddr_to_store_ln142 : 1
		store_ln142 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		zext_ln142 : 1
		empty : 2
		trunc_ln144 : 3
		trunc_ln9 : 3
		muxLogicData_to_write_ln145 : 4
		write_ln145 : 4
		muxLogicData_to_store_ln145 : 4
		store_ln145 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln142_fu_147           |    0    |    9    |
|          |           icmp_ln144_fu_157           |    0    |    5    |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln142_fu_141           |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|   read   |       sext_ln150_read_read_fu_78      |    0    |    0    |
|          |       gmem0_addr_read_read_fu_84      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln145_write_fu_89        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |  muxLogicCE_to_sext_ln150_read_fu_105 |    0    |    0    |
|          |   muxLogicData_to_store_ln142_fu_111  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln142_fu_115  |    0    |    0    |
|          |    muxLogicData_to_store_ln0_fu_123   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln0_fu_127   |    0    |    0    |
|          |        MuxLogicAddr_to_j_fu_135       |    0    |    0    |
| muxlogic |   muxLogicData_to_store_ln142_fu_163  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln142_fu_167  |    0    |    0    |
|          |  muxLogicCE_to_gmem0_addr_read_fu_181 |    0    |    0    |
|          | MuxLogicAddr_to_shiftreg9_load_fu_183 |    0    |    0    |
|          |   muxLogicData_to_write_ln145_fu_209  |    0    |    0    |
|          |   muxLogicData_to_store_ln145_fu_213  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln145_fu_217  |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |         sext_ln150_cast_fu_107        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln142_fu_153          |    0    |    0    |
|          |           trunc_ln144_fu_194          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |           zext_ln142_fu_189           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|            trunc_ln9_fu_199           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    23   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      empty_reg_96     |   512  |
|gmem0_addr_read_reg_258|   512  |
|   icmp_ln142_reg_250  |    1   |
|   icmp_ln144_reg_254  |    1   |
|      j_4_reg_235      |    9   |
|sext_ln150_cast_reg_245|   64   |
|   shiftreg9_reg_225   |   384  |
+-----------------------+--------+
|         Total         |  1483  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1483  |    -   |
+-----------+--------+--------+
|   Total   |  1483  |   23   |
+-----------+--------+--------+
