// Seed: 3009446149
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wor  id_3,
    input  tri  id_4
);
  id_6(
      id_0, id_4, 1
  );
  always id_3 = id_4;
  wire id_7, id_8;
  wand id_9 = id_2, id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5
);
  logic [7:0] id_7 = (id_7[1'b0]);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_4,
      id_5
  );
  assign id_4 = 1;
endmodule
