sfifo_w8_d16k.v,verilog,xil_defaultlib,../../../../switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
