// Seed: 519375916
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    output tri id_6,
    input wor id_7
);
  assign id_2 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd47,
    parameter id_26 = 32'd52
) (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    output wire id_7,
    output tri id_8
    , id_35,
    output supply0 id_9,
    input tri1 _id_10,
    output supply0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output uwire id_16,
    output tri1 id_17,
    output tri0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input supply1 id_21,
    input wor id_22,
    output wand id_23,
    input tri1 id_24,
    input uwire id_25,
    input uwire _id_26,
    input wand id_27,
    output wor id_28,
    input wire id_29,
    input supply0 id_30,
    input supply1 id_31,
    output wire id_32
    , id_36,
    input tri0 id_33
);
  logic [~  -1  /  -1  -  1 : id_10] id_37;
  wire [id_26  |  1 'h0 : 1] id_38, id_39;
  wire id_40 = id_38;
  module_0 modCall_1 (
      id_6,
      id_20,
      id_18,
      id_19,
      id_11,
      id_22,
      id_2,
      id_13
  );
endmodule
