---
layout: default
---

# Yao Chen


Advanced Digital Sciences Center, Illinois Pte. Ltd. 
1 Create way, #14-02 Create Tower, Singapore, 138602

I am a Postdoc Researcher with Advanced Digital Sciences Center, Singapore. Illinois Pte. Ltd. My research interest includes FPGA based high performane computing (especially neural network related algorithms), neural spike signal processing and distributed systems.


## Work Experience

* Advanced Digital Sciences Center, Singapore
* Synopsys
* ADSC


## Education

* Nankai University
* University of Illinois at Urbana-Champaign

## Project Summary

## Publications
```
[1] J. Wang, D. Wang, M. Qiu, Y. Chen, B. Guo, “A Locality-Aware Shuffle Optimization on Fat-Tree Data Centers”. Future Generation
Computer Systems. (Minor Revision)
[2] J. He, Y. Chen, T.Z.J. Fu, X. Long, M. Winslett, L. You, Z. Zhang, “HaaS: Cloud-based Real-time Data Analytics with
Heterogeneity-aware Scheduling”. 38th IEEE International Conference on Distributed Computing Systems (ICDCS 2018)
[3] J. Hu, J. Sun, Y. Bai, H. Xu, T. Du, G. Li, Y. Chen, “A Novel 1.03 ppm/°C Wide-Temperature-Range Curvature-Compensated
Bandgap Voltage Reference”. ICCSS 2018
[4] T. Nguyen, Y. Chen, K. Rupnow, S.T. Gurumani, D. Chen. “SoC, NoC and Hierarchical Bus Implementations of Applications on
FPGAs Using the FCUDA Flow”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016.
[5] Y. Chen, T. Nguyen, Y. Chen, S.T. Gurumani, Y. Liang, K. Rupnow, J. Cong, W. Hwu, D. Chen. “FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs with the FCUDA Flow”, Transactions on Computer-Aided Design of Integrated
Circuits and Systems (TCAD), 2016.
[6] X. Liu, Y. Chen, T. Nguyen, S.T. Gurumani, K. Rupnow, D. Chen. “High Leven Synthesis of Complex Applications: An H.264
Decoder”, 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2016.
[7] L. Yang, Y. Chen, W. Zuo, T. Nguyen, S.T. Gurumani, K. Rupnow, D. Chen. “System-Level Design Solutions: Enabling the IoT
Explosion”, The 11th International Conference on ASIC (ASICON), 2015.
[8] Y. Chen, S.T. Gurumani, K. Rupnow, Y. Liang, D. Guo, G. Li and D. Chen. “FCUDA-NoC: A Scalable and Efficient Network-on-
Chip Implementation for the CUDA-to-FPGA Flow”, IEEE Transaction on Very Large Scale Integrated Systems (TVLSI), pp. 2220-
2233, 2015
[9] S.T. Gurumani, J. Talor, Y. Chen, Y. Liang, K. Rupnow, D. Chen. “Integrated CUDA-to-FPGA Synthesis with Network-on-Chip”,
IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2014
```
## Patents

[Link to another page](./another-page.html).