{"Title": "Design and Analysis of Sub-Sampling Phase-Locked Loop for Quantum Computing", "Authors": ["y. -j. chou", "h. -c. chen", "y. -m. chang"], "Pub Date": "2023-08-24", "Abstract": "an 18.2\u201a\u00e4\u00ec18.4 ghz sub sampling pll  sspll  is implemented using taiwan semiconductor manufacturing company ltd.  tsmc  90 nm cmos technology for spin qubit based quantum computers. consuming the power of 64.8 mw and a chip area of 1.9 mm2 the sspll delivers a frequency range from 18.2 to 18.4 ghz. in contrast to a classical pll the phase detector  pd  and charge pump  cp  noise are not multiplied by  $n^{2}$  which improves in band phase noise. when the sspll operates at room temperature it achieves the in band phase noise of \u201a\u00e0\u00ed96 dbc hz at 1 mhz frequency offset and far out phase noise of \u201a\u00e0\u00ed123.5 dbc hz at 10 mhz frequency offset for the carrier frequency of 18.3 ghz. by estimation the frequency noise of 36.1 khzrms can be achieved at 4 k which almost meets the requirement of a quantum computer adopting rabi oscillation of 10 mhz and pulsed microwave signal with a pulse duration of 50 ns for the gate operation.", "Doi": "10.1109/TVLSI.2023.3290262", "Key Words": ["cmos", "frequency noise", "monolithic microwave integrated circuits (mmics)", "phase noise", "quantum computers", "spin qubits", "sub-sampling pll (sspll)"]}