{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727145905077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727145905077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727145905101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727145905131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727145905131 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905157 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145905157 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905157 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145905157 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif for PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "Fitter" 0 -1 1727145905158 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727145905224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145905284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145905284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145905284 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727145905284 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145905286 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145905286 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145905286 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145905286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727145905288 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727145905338 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905557 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905557 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145905557 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145905559 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145905559 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif for PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "Fitter" 0 -1 1727145905560 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.sdc " "Reading SDC File: 'DE0_NANO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727145905742 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145905749 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145905749 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145905749 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1727145905749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1727145905749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_wishbone_wrapper:Master_0\|sck_t " "Node: spi_wishbone_wrapper:Master_0\|sck_t was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] spi_wishbone_wrapper:Master_0\|sck_t " "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] is being clocked by spi_wishbone_wrapper:Master_0\|sck_t" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727145905754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727145905754 "|DE0_NANO_TOP|spi_wishbone_wrapper:Master_0|sck_t"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1727145905767 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1727145905767 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145905768 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1727145905768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905872 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_wishbone_wrapper:Master_0\|sck_t  " "Automatically promoted node spi_wishbone_wrapper:Master_0\|sck_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|sck_t~1 " "Destination node spi_wishbone_wrapper:Master_0\|sck_t~1" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|count\[31\] " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|count\[31\]" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|sclk~3 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|sclk~3" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|count\[31\] " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|count\[31\]" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|sclk~5 " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|sclk~5" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_toggles\[5\]~11 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_toggles\[5\]~11" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[2\] " "Destination node spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[2\]" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 466 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[1\] " "Destination node spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[1\]" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 466 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[0\] " "Destination node spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[0\]" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 466 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[22\] " "Destination node spi_adc_top:u_multi_adc_drv\|rxData_valid0_r\[22\]" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 466 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1727145905873 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 292 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_wishbone_wrapper:Master_0\|ss_t  " "Automatically promoted node spi_wishbone_wrapper:Master_0\|ss_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\]~51 " "Destination node spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\]~51" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|ss_t~1 " "Destination node spi_wishbone_wrapper:Master_0\|ss_t~1" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|data_in_latched\[15\]~0 " "Destination node spi_wishbone_wrapper:Master_0\|data_in_latched\[15\]~0" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked  " "Automatically promoted node DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145905873 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|timing_change~0 " "Destination node DVI_DEMO:u_video_src\|vpg:vpg_inst\|timing_change~0" {  } { { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 4157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145905873 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145905873 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145905873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727145906085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727145906088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727145906088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727145906092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727145906099 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727145906104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727145906104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727145906107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727145906183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727145906186 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727145906186 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 0 " "PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 driven by pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" is driven by pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 348 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } } { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 451 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1727145906222 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 348 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1727145906222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145906283 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1727145906286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727145906745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145906991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727145907009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727145907789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145907789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727145908062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727145908850 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727145908850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727145908974 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1727145908974 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727145908974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145908976 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727145909061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727145909076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727145909252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727145909253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727145909517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145909936 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1727145910173 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 Cyclone IV E " "66 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SADDR 3.3-V LVTTL B10 " "Pin ADC_SADDR uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MOSI 3.3-V LVTTL A4 " "Pin ADC_A_MOSI uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MOSI 3.3-V LVTTL B5 " "Pin ADC_B_MOSI uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MOSI 3.3-V LVTTL R12 " "Pin ADC_C_MOSI uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MOSI 3.3-V LVTTL T11 " "Pin ADC_D_MOSI uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_SCLK 3.3-V LVTTL D3 " "Pin SPI_M_SCLK uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_SCLK } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_SCLK" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_NSS 3.3-V LVTTL T15 " "Pin SPI_M_NSS uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_NSS } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_NSS" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_MOSI 3.3-V LVTTL C3 " "Pin SPI_M_MOSI uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[0\] 3.3-V LVTTL R11 " "Pin ADC_D_MISO\[0\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[5\] 3.3-V LVTTL L15 " "Pin ADC_D_MISO\[5\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[6\] 3.3-V LVTTL P16 " "Pin ADC_D_MISO\[6\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[3\] 3.3-V LVTTL N11 " "Pin ADC_D_MISO\[3\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[2\] 3.3-V LVTTL P9 " "Pin ADC_D_MISO\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[1\] 3.3-V LVTTL R10 " "Pin ADC_D_MISO\[1\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[4\] 3.3-V LVTTL K16 " "Pin ADC_D_MISO\[4\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[7\] 3.3-V LVTTL N16 " "Pin ADC_D_MISO\[7\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[5\] 3.3-V LVTTL R16 " "Pin ADC_C_MISO\[5\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[6\] 3.3-V LVTTL P15 " "Pin ADC_C_MISO\[6\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[3\] 3.3-V LVTTL N9 " "Pin ADC_C_MISO\[3\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[2\] 3.3-V LVTTL N12 " "Pin ADC_C_MISO\[2\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[1\] 3.3-V LVTTL P11 " "Pin ADC_C_MISO\[1\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[4\] 3.3-V LVTTL L16 " "Pin ADC_C_MISO\[4\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[7\] 3.3-V LVTTL R14 " "Pin ADC_C_MISO\[7\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[0\] 3.3-V LVTTL T10 " "Pin ADC_C_MISO\[0\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[7\] 3.3-V LVTTL E9 " "Pin ADC_B_MISO\[7\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[5\] 3.3-V LVTTL D8 " "Pin ADC_B_MISO\[5\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[4\] 3.3-V LVTTL E6 " "Pin ADC_B_MISO\[4\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[1\] 3.3-V LVTTL A6 " "Pin ADC_B_MISO\[1\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[2\] 3.3-V LVTTL D6 " "Pin ADC_B_MISO\[2\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[0\] 3.3-V LVTTL D5 " "Pin ADC_B_MISO\[0\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[3\] 3.3-V LVTTL C6 " "Pin ADC_B_MISO\[3\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[6\] 3.3-V LVTTL F8 " "Pin ADC_B_MISO\[6\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[4\] 3.3-V LVTTL C8 " "Pin ADC_A_MISO\[4\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[5\] 3.3-V LVTTL E7 " "Pin ADC_A_MISO\[5\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[1\] 3.3-V LVTTL B6 " "Pin ADC_A_MISO\[1\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[2\] 3.3-V LVTTL B7 " "Pin ADC_A_MISO\[2\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[0\] 3.3-V LVTTL A5 " "Pin ADC_A_MISO\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[3\] 3.3-V LVTTL A7 " "Pin ADC_A_MISO\[3\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[6\] 3.3-V LVTTL E8 " "Pin ADC_A_MISO\[6\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[7\] 3.3-V LVTTL F9 " "Pin ADC_A_MISO\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910173 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1727145910173 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145910174 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1727145910174 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145910174 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1727145910174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/spi_wb_interface/DE0_NANO_wishbone/DE0_NANO.fit.smsg " "Generated suppressed messages file D:/spi_wb_interface/DE0_NANO_wishbone/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727145910280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6066 " "Peak virtual memory: 6066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145910565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:45:10 2024 " "Processing ended: Tue Sep 24 11:45:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145910565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145910565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145910565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727145910565 ""}
