\hypertarget{group___u_a_r_t___driver_enable___polarity}{}\section{U\+A\+RT Driver\+Enable Polarity}
\label{group___u_a_r_t___driver_enable___polarity}\index{U\+A\+R\+T Driver\+Enable Polarity@{U\+A\+R\+T Driver\+Enable Polarity}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___driver_enable___polarity_ga0cff167e046507f91497853b772282c5}{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___driver_enable___polarity_ga92a5839b1b14f95ee4b8f4842a24f37b}{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+EP})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___driver_enable___polarity_ga0cff167e046507f91497853b772282c5}\label{group___u_a_r_t___driver_enable___polarity_ga0cff167e046507f91497853b772282c5}} 
\index{U\+A\+R\+T Driver\+Enable Polarity@{U\+A\+R\+T Driver\+Enable Polarity}!U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}}
\index{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}!U\+A\+R\+T Driver\+Enable Polarity@{U\+A\+R\+T Driver\+Enable Polarity}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}{UART\_DE\_POLARITY\_HIGH}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH~(0x00000000\+U)}

Driver enable signal is active high \mbox{\Hypertarget{group___u_a_r_t___driver_enable___polarity_ga92a5839b1b14f95ee4b8f4842a24f37b}\label{group___u_a_r_t___driver_enable___polarity_ga92a5839b1b14f95ee4b8f4842a24f37b}} 
\index{U\+A\+R\+T Driver\+Enable Polarity@{U\+A\+R\+T Driver\+Enable Polarity}!U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}}
\index{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}!U\+A\+R\+T Driver\+Enable Polarity@{U\+A\+R\+T Driver\+Enable Polarity}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}{UART\_DE\_POLARITY\_LOW}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+EP})}

Driver enable signal is active low 