{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552679067358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552679067363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:44:27 2019 " "Processing started: Fri Mar 15 20:44:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552679067363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552679067363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552679067363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1552679067572 ""}
{ "Info" "ISTA_SDC_FOUND" "ARSG_GlueLogic.out.sdc " "Reading SDC File: 'ARSG_GlueLogic.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1552679067645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ARSG_GlueLogic.out.sdc 42 SCL port " "Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1552679067646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ARSG_GlueLogic.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\] " "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\]" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552679067647 ""}  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1552679067647 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Assembler" 0 -1 1552679067654 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF4351_CLK " "  20.000  ADF4351_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF4351_MOSI " "  20.000 ADF4351_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF5355_CLK " "  20.000  ADF5355_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF5355_MOSI " "  20.000 ADF5355_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SDA " " 100.000          SDA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      SPI_CLK " "  20.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      TFT_CLK " "  20.000      TFT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552679067654 ""}  } {  } 0 332111 "%1!s!" 0 0 "Assembler" 0 -1 1552679067654 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1552679067659 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552679067667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552679067888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:44:27 2019 " "Processing ended: Fri Mar 15 20:44:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552679067888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552679067888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552679067888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552679067888 ""}
