set a(0-594) {NAME asn(acc#6(1))#1 TYPE ASSIGN PAR 0-593 XREFS 30619 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-599 {}}} SUCCS {{258 0 0-599 {}}} CYCLES {}}
set a(0-595) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-593 XREFS 30620 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-599 {}}} SUCCS {{258 0 0-599 {}}} CYCLES {}}
set a(0-596) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-593 XREFS 30621 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-599 {}}} SUCCS {{258 0 0-599 {}}} CYCLES {}}
set a(0-597) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-593 XREFS 30622 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-599 {}}} SUCCS {{258 0 0-599 {}}} CYCLES {}}
set a(0-598) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-593 XREFS 30623 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-599 {}}} SUCCS {{259 0 0-599 {}}} CYCLES {}}
set a(0-600) {NAME if#6:if:asn(if#6:land.lpi#1.dfm) TYPE ASSIGN PAR 0-599 XREFS 30624 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-740 {}} {258 0 0-744 {}}} CYCLES {}}
set a(0-601) {NAME else#12:aif#1:aif:aif:asn(else#12:aif#1:land.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30625 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-858 {}}} CYCLES {}}
set a(0-602) {NAME else#12:aif:aif:asn(else#12:land#1.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30626 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {} SUCCS {{258 0 0-839 {}}} CYCLES {}}
set a(0-603) {NAME aif#35:aif:aif:asn(aif#35:land.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30627 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {} SUCCS {{258 0 0-823 {}}} CYCLES {}}
set a(0-604) {NAME aif#33:aif:asn(land#9.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30628 LOC {0 0.9999999250000037 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {} SUCCS {{258 0 0-810 {}}} CYCLES {}}
set a(0-605) {NAME aif#31:aif:asn(land#7.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30629 LOC {0 0.9999999250000037 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {} SUCCS {{258 0 0-792 {}}} CYCLES {}}
set a(0-606) {NAME blue_xy:asn(blue_xy(1).sva#1) TYPE ASSIGN PAR 0-599 XREFS 30630 LOC {0 0.9999999250000037 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {} SUCCS {{258 0 0-745 {}}} CYCLES {}}
set a(0-607) {NAME blue_xy:asn(blue_xy(0).sva#1) TYPE ASSIGN PAR 0-599 XREFS 30631 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-741 {}}} CYCLES {}}
set a(0-608) {NAME acc:asn(acc#6(1).sva#2) TYPE ASSIGN PAR 0-599 XREFS 30632 LOC {0 0.9999999250000037 2 0.32050933397453335 2 0.32050933397453335 2 0.5232139238393039} PREDS {} SUCCS {{258 0 0-689 {}}} CYCLES {}}
set a(0-609) {NAME else#2:aif#2:aif#1:asn(else#2:land.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30633 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {} SUCCS {{258 0 0-686 {}}} CYCLES {}}
set a(0-610) {NAME else#2:aif#1:aif#1:asn(else#2:land#1.sva#1) TYPE ASSIGN PAR 0-599 XREFS 30634 LOC {0 0.9999999250000037 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {} SUCCS {{258 0 0-679 {}}} CYCLES {}}
set a(0-611) {NAME asn#163 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30635 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-612 {}}} CYCLES {}}
set a(0-612) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-599 XREFS 30636 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-611 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {NAME if:conc#3 TYPE CONCATENATE PAR 0-599 XREFS 30637 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-612 {}}} SUCCS {{258 0 0-624 {}}} CYCLES {}}
set a(0-614) {NAME asn#164 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30638 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-615 {}}} CYCLES {}}
set a(0-615) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-599 XREFS 30639 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-614 {}}} SUCCS {{259 0 0-616 {}}} CYCLES {}}
set a(0-616) {NAME if:conc#4 TYPE CONCATENATE PAR 0-599 XREFS 30640 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-615 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-617) {NAME asn#165 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30641 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-618 {}}} CYCLES {}}
set a(0-618) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-599 XREFS 30642 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-617 {}}} SUCCS {{258 0 0-621 {}}} CYCLES {}}
set a(0-619) {NAME asn#166 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30643 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-620 {}}} CYCLES {}}
set a(0-620) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-599 XREFS 30644 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-619 {}}} SUCCS {{259 0 0-621 {}}} CYCLES {}}
set a(0-621) {NAME if:conc#5 TYPE CONCATENATE PAR 0-599 XREFS 30645 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-618 {}} {259 0 0-620 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-599 XREFS 30646 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-616 {}} {259 0 0-621 {}}} SUCCS {{259 0 0-623 {}}} CYCLES {}}
set a(0-623) {NAME if:slc TYPE READSLICE PAR 0-599 XREFS 30647 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-622 {}}} SUCCS {{259 0 0-624 {}}} CYCLES {}}
set a(0-624) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-599 XREFS 30648 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-613 {}} {259 0 0-623 {}}} SUCCS {{258 0 0-639 {}}} CYCLES {}}
set a(0-625) {NAME asn#167 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30649 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-626 {}}} CYCLES {}}
set a(0-626) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-599 XREFS 30650 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-625 {}}} SUCCS {{259 0 0-627 {}}} CYCLES {}}
set a(0-627) {NAME if:not#1 TYPE NOT PAR 0-599 XREFS 30651 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-626 {}}} SUCCS {{259 0 0-628 {}}} CYCLES {}}
set a(0-628) {NAME if:conc#6 TYPE CONCATENATE PAR 0-599 XREFS 30652 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-627 {}}} SUCCS {{259 0 0-629 {}}} CYCLES {}}
set a(0-629) {NAME if:conc TYPE CONCATENATE PAR 0-599 XREFS 30653 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-628 {}}} SUCCS {{258 0 0-637 {}}} CYCLES {}}
set a(0-630) {NAME asn#168 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30654 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-631 {}}} CYCLES {}}
set a(0-631) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-599 XREFS 30655 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-630 {}}} SUCCS {{259 0 0-632 {}}} CYCLES {}}
set a(0-632) {NAME if:not#2 TYPE NOT PAR 0-599 XREFS 30656 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-631 {}}} SUCCS {{259 0 0-633 {}}} CYCLES {}}
set a(0-633) {NAME if:conc#1 TYPE CONCATENATE PAR 0-599 XREFS 30657 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-632 {}}} SUCCS {{258 0 0-636 {}}} CYCLES {}}
set a(0-634) {NAME asn#169 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30658 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-635 {}}} CYCLES {}}
set a(0-635) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-599 XREFS 30659 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-634 {}}} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {NAME if:conc#7 TYPE CONCATENATE PAR 0-599 XREFS 30660 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-633 {}} {259 0 0-635 {}}} SUCCS {{259 0 0-637 {}}} CYCLES {}}
set a(0-637) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-599 XREFS 30661 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-629 {}} {259 0 0-636 {}}} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {NAME if:slc#1 TYPE READSLICE PAR 0-599 XREFS 30662 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-637 {}}} SUCCS {{259 0 0-639 {}}} CYCLES {}}
set a(0-639) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-599 XREFS 30663 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-624 {}} {259 0 0-638 {}}} SUCCS {{259 0 0-640 {}} {258 0 0-644 {}} {258 0 0-645 {}} {258 0 0-649 {}}} CYCLES {}}
set a(0-640) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-599 XREFS 30664 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-639 {}}} SUCCS {{259 0 0-641 {}}} CYCLES {}}
set a(0-641) {NAME if:not#3 TYPE NOT PAR 0-599 XREFS 30665 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-640 {}}} SUCCS {{259 0 0-642 {}}} CYCLES {}}
set a(0-642) {NAME if:conc#2 TYPE CONCATENATE PAR 0-599 XREFS 30666 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-641 {}}} SUCCS {{259 0 0-643 {}}} CYCLES {}}
set a(0-643) {NAME if:conc#9 TYPE CONCATENATE PAR 0-599 XREFS 30667 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-642 {}}} SUCCS {{258 0 0-647 {}}} CYCLES {}}
set a(0-644) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-599 XREFS 30668 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-639 {}}} SUCCS {{258 0 0-646 {}}} CYCLES {}}
set a(0-645) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-599 XREFS 30669 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-639 {}}} SUCCS {{259 0 0-646 {}}} CYCLES {}}
set a(0-646) {NAME if:conc#10 TYPE CONCATENATE PAR 0-599 XREFS 30670 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-644 {}} {259 0 0-645 {}}} SUCCS {{259 0 0-647 {}}} CYCLES {}}
set a(0-647) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-599 XREFS 30671 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-643 {}} {259 0 0-646 {}}} SUCCS {{259 0 0-648 {}}} CYCLES {}}
set a(0-648) {NAME if:slc#2 TYPE READSLICE PAR 0-599 XREFS 30672 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-647 {}}} SUCCS {{258 0 0-651 {}}} CYCLES {}}
set a(0-649) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-599 XREFS 30673 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-639 {}}} SUCCS {{259 0 0-650 {}}} CYCLES {}}
set a(0-650) {NAME if:conc#8 TYPE CONCATENATE PAR 0-599 XREFS 30674 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-649 {}}} SUCCS {{259 0 0-651 {}}} CYCLES {}}
set a(0-651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-599 XREFS 30675 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-648 {}} {259 0 0-650 {}}} SUCCS {{259 0 0-652 {}} {258 0 0-655 {}}} CYCLES {}}
set a(0-652) {NAME slc(exs.imod) TYPE READSLICE PAR 0-599 XREFS 30676 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-651 {}}} SUCCS {{259 0 0-653 {}}} CYCLES {}}
set a(0-653) {NAME if:not TYPE NOT PAR 0-599 XREFS 30677 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-652 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {NAME if:xor TYPE XOR PAR 0-599 XREFS 30678 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-653 {}}} SUCCS {{259 0 0-655 {}}} CYCLES {}}
set a(0-655) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-599 XREFS 30679 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.3127635289486451} PREDS {{258 0 0-651 {}} {259 0 0-654 {}}} SUCCS {{258 0 0-657 {}} {258 0 0-658 {}} {258 0 0-659 {}} {258 0 0-660 {}}} CYCLES {}}
set a(0-656) {NAME asn#170 TYPE ASSIGN PAR 0-599 XREFS 30680 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{262 0 0-862 {}}} SUCCS {{258 0 0-663 {}} {256 0 0-862 {}}} CYCLES {}}
set a(0-657) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-599 XREFS 30681 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-655 {}}} SUCCS {{258 0 0-661 {}}} CYCLES {}}
set a(0-658) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-599 XREFS 30682 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-655 {}}} SUCCS {{258 0 0-661 {}}} CYCLES {}}
set a(0-659) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-599 XREFS 30683 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-655 {}}} SUCCS {{258 0 0-661 {}}} CYCLES {}}
set a(0-660) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-599 XREFS 30684 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-655 {}}} SUCCS {{259 0 0-661 {}}} CYCLES {}}
set a(0-661) {NAME or TYPE OR PAR 0-599 XREFS 30685 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-659 {}} {258 0 0-658 {}} {258 0 0-657 {}} {259 0 0-660 {}}} SUCCS {{259 0 0-662 {}}} CYCLES {}}
set a(0-662) {NAME exs TYPE SIGNEXTEND PAR 0-599 XREFS 30686 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{259 0 0-661 {}}} SUCCS {{259 0 0-663 {}}} CYCLES {}}
set a(0-663) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-599 XREFS 30687 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.36198390069236674} PREDS {{258 0 0-656 {}} {259 0 0-662 {}}} SUCCS {{258 0 0-688 {}} {258 0 0-689 {}}} CYCLES {}}
set a(0-664) {NAME asn#171 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30688 LOC {1 0.0 1 0.34594798270260085 1 0.34594798270260085 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-665 {}}} CYCLES {}}
set a(0-665) {NAME slc(vin) TYPE READSLICE PAR 0-599 XREFS 30689 LOC {1 0.0 1 0.34594798270260085 1 0.34594798270260085 1 0.53689879815506} PREDS {{259 0 0-664 {}}} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {NAME else#2:aif:not#1 TYPE NOT PAR 0-599 XREFS 30690 LOC {1 0.0 1 0.34594798270260085 1 0.34594798270260085 1 0.53689879815506} PREDS {{259 0 0-665 {}}} SUCCS {{259 0 0-667 {}}} CYCLES {}}
set a(0-667) {NAME else#2:aif:conc TYPE CONCATENATE PAR 0-599 XREFS 30691 LOC {1 0.0 1 0.34594798270260085 1 0.34594798270260085 1 0.53689879815506} PREDS {{259 0 0-666 {}}} SUCCS {{259 0 0-668 {}}} CYCLES {}}
set a(0-668) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME else#2:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-599 XREFS 30692 LOC {1 0.0 1 0.34594798270260085 1 0.34594798270260085 1 0.5774984167201391 1 0.7684492321725983} PREDS {{259 0 0-667 {}}} SUCCS {{259 0 0-669 {}}} CYCLES {}}
set a(0-669) {NAME else#2:aif:slc TYPE READSLICE PAR 0-599 XREFS 30693 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{259 0 0-668 {}}} SUCCS {{259 0 0-670 {}} {258 0 0-678 {}}} CYCLES {}}
set a(0-670) {NAME else#2:asel#1 TYPE SELECT PAR 0-599 XREFS 30694 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{259 0 0-669 {}}} SUCCS {{146 0 0-671 {}} {146 0 0-672 {}} {146 0 0-673 {}} {146 0 0-674 {}} {146 0 0-675 {}} {146 0 0-676 {}} {146 0 0-677 {}}} CYCLES {}}
set a(0-671) {NAME asn#172 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30695 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{146 0 0-670 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {NAME slc(vin)#1 TYPE READSLICE PAR 0-599 XREFS 30696 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{146 0 0-670 {}} {259 0 0-671 {}}} SUCCS {{259 0 0-673 {}}} CYCLES {}}
set a(0-673) {NAME else#2:aif#1:aif:not#1 TYPE NOT PAR 0-599 XREFS 30697 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{146 0 0-670 {}} {259 0 0-672 {}}} SUCCS {{259 0 0-674 {}}} CYCLES {}}
set a(0-674) {NAME else#2:aif#1:aif:conc TYPE CONCATENATE PAR 0-599 XREFS 30698 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.768449361577532} PREDS {{146 0 0-670 {}} {259 0 0-673 {}}} SUCCS {{259 0 0-675 {}}} CYCLES {}}
set a(0-675) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME else#2:aif#1:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-599 XREFS 30699 LOC {1 0.23155056342247185 1 0.5774985461250728 1 0.5774985461250728 1 0.8090489801426111 1 0.9999997955950702} PREDS {{146 0 0-670 {}} {259 0 0-674 {}}} SUCCS {{259 0 0-676 {}}} CYCLES {}}
set a(0-676) {NAME else#2:aif#1:aif:slc TYPE READSLICE PAR 0-599 XREFS 30700 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{146 0 0-670 {}} {259 0 0-675 {}}} SUCCS {{259 0 0-677 {}}} CYCLES {}}
set a(0-677) {NAME else#2:if:not#1 TYPE NOT PAR 0-599 XREFS 30701 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{146 0 0-670 {}} {259 0 0-676 {}}} SUCCS {{258 0 0-679 {}}} CYCLES {}}
set a(0-678) {NAME else#2:if:not TYPE NOT PAR 0-599 XREFS 30702 LOC {1 0.23155056342247185 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{258 0 0-669 {}}} SUCCS {{259 0 0-679 {}}} CYCLES {}}
set a(0-679) {NAME else#2:if:and TYPE AND PAR 0-599 XREFS 30703 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{258 0 0-677 {}} {258 0 0-610 {}} {259 0 0-678 {}}} SUCCS {{259 0 0-680 {}} {258 0 0-686 {}}} CYCLES {}}
set a(0-680) {NAME else#2:asel#2 TYPE SELECT PAR 0-599 XREFS 30704 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{259 0 0-679 {}}} SUCCS {{146 0 0-681 {}} {146 0 0-682 {}} {146 0 0-683 {}} {146 0 0-684 {}} {146 0 0-685 {}}} CYCLES {}}
set a(0-681) {NAME asn#173 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30705 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{146 0 0-680 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {NAME slc(vin)#2 TYPE READSLICE PAR 0-599 XREFS 30706 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 2 0.1710332164483392} PREDS {{146 0 0-680 {}} {259 0 0-681 {}}} SUCCS {{259 0 0-683 {}}} CYCLES {}}
set a(0-683) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME else#2:if:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-599 XREFS 30707 LOC {1 0.4631011268449437 1 0.8090491095475445 1 0.8090491095475445 1 0.999999747240657 2 0.3619838541414517} PREDS {{146 0 0-680 {}} {259 0 0-682 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {NAME else#2:aif#2:slc TYPE READSLICE PAR 0-599 XREFS 30708 LOC {1 0.6540519422974029 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{146 0 0-680 {}} {259 0 0-683 {}}} SUCCS {{259 0 0-685 {}}} CYCLES {}}
set a(0-685) {NAME else#2:if:not#2 TYPE NOT PAR 0-599 XREFS 30709 LOC {1 0.6540519422974029 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{146 0 0-680 {}} {259 0 0-684 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {NAME else#2:if:and#1 TYPE AND PAR 0-599 XREFS 30710 LOC {1 0.6540519422974029 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{258 0 0-679 {}} {258 0 0-609 {}} {259 0 0-685 {}}} SUCCS {{259 0 0-687 {}} {258 0 0-689 {}}} CYCLES {}}
set a(0-687) {NAME else#2:sel TYPE SELECT PAR 0-599 XREFS 30711 LOC {1 0.6540519422974029 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{259 0 0-686 {}}} SUCCS {{146 0 0-688 {}}} CYCLES {}}
set a(0-688) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME else#2:if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-599 XREFS 30712 LOC {2 0.0 2 0.1592794420360279 2 0.1592794420360279 2 0.3205091535613639 2 0.5232137434261345} PREDS {{146 0 0-687 {}} {258 0 0-663 {}}} SUCCS {{259 0 0-689 {}}} CYCLES {}}
set a(0-689) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME else#2:mux TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30713 LOC {2 0.16122989193850543 2 0.32050933397453335 2 0.32050933397453335 2 0.38969101801544914 2 0.5923956078802197} PREDS {{258 0 0-686 {}} {258 0 0-663 {}} {258 0 0-608 {}} {259 0 0-688 {}}} SUCCS {{259 0 0-690 {}} {258 0 0-739 {}} {258 0 0-743 {}} {258 0 0-862 {}}} CYCLES {}}
set a(0-690) {NAME acc:slc(acc#6(1)) TYPE READSLICE PAR 0-599 XREFS 30714 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-689 {}}} SUCCS {{259 0 0-691 {}}} CYCLES {}}
set a(0-691) {NAME sel#6 TYPE SELECT PAR 0-599 XREFS 30715 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-690 {}}} SUCCS {{146 0 0-692 {}} {146 0 0-693 {}} {146 0 0-694 {}} {146 0 0-695 {}} {146 0 0-696 {}} {146 0 0-697 {}} {146 0 0-698 {}} {146 0 0-699 {}} {146 0 0-700 {}} {146 0 0-701 {}} {146 0 0-702 {}} {146 0 0-703 {}} {146 0 0-704 {}} {146 0 0-705 {}} {146 0 0-706 {}} {146 0 0-707 {}} {146 0 0-708 {}} {146 0 0-709 {}} {146 0 0-710 {}} {146 0 0-711 {}} {146 0 0-712 {}} {146 0 0-713 {}} {146 0 0-714 {}} {146 0 0-715 {}} {146 0 0-716 {}} {146 0 0-717 {}} {146 0 0-718 {}} {146 0 0-719 {}} {146 0 0-720 {}} {146 0 0-721 {}} {146 0 0-722 {}} {146 0 0-723 {}} {146 0 0-724 {}} {146 0 0-725 {}} {146 0 0-726 {}} {146 0 0-727 {}} {146 0 0-728 {}} {146 0 0-729 {}} {146 0 0-730 {}} {146 0 0-731 {}} {146 0 0-732 {}} {130 0 0-733 {}}} CYCLES {}}
set a(0-692) {NAME blue_xy:asn TYPE ASSIGN PAR 0-599 XREFS 30716 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-693 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-693) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-599 XREFS 30717 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-692 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-694) {NAME blue_xy:asn#1 TYPE ASSIGN PAR 0-599 XREFS 30718 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-695 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-695) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-599 XREFS 30719 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-694 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-696) {NAME blue_xy:asn#2 TYPE ASSIGN PAR 0-599 XREFS 30720 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-697 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-697) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-599 XREFS 30721 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-696 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-698) {NAME blue_xy:asn#3 TYPE ASSIGN PAR 0-599 XREFS 30722 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-699 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-699) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-599 XREFS 30723 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-698 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-700) {NAME blue_xy:asn#4 TYPE ASSIGN PAR 0-599 XREFS 30724 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-701 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-701) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-599 XREFS 30725 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-700 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-702) {NAME blue_xy:asn#5 TYPE ASSIGN PAR 0-599 XREFS 30726 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-703 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-703) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-599 XREFS 30727 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-702 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-704) {NAME blue_xy:asn#6 TYPE ASSIGN PAR 0-599 XREFS 30728 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-705 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-705) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-599 XREFS 30729 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-704 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-706) {NAME blue_xy:asn#7 TYPE ASSIGN PAR 0-599 XREFS 30730 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-707 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-707) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-599 XREFS 30731 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-706 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-708) {NAME blue_xy:asn#8 TYPE ASSIGN PAR 0-599 XREFS 30732 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-709 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-709) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-599 XREFS 30733 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-708 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-710) {NAME blue_xy:asn#9 TYPE ASSIGN PAR 0-599 XREFS 30734 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-864 {}}} SUCCS {{259 0 0-711 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-711) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-599 XREFS 30735 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-710 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-712) {NAME if#6:if:asn TYPE ASSIGN PAR 0-599 XREFS 30736 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-713 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-713) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs) TYPE READSLICE PAR 0-599 XREFS 30737 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-712 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-714) {NAME if#6:if:asn#1 TYPE ASSIGN PAR 0-599 XREFS 30738 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-715 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-715) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-599 XREFS 30739 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-714 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-716) {NAME if#6:if:asn#2 TYPE ASSIGN PAR 0-599 XREFS 30740 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-717 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-717) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-599 XREFS 30741 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-716 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-718) {NAME if#6:if:asn#3 TYPE ASSIGN PAR 0-599 XREFS 30742 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-719 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-719) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-599 XREFS 30743 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-718 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-720) {NAME if#6:if:asn#4 TYPE ASSIGN PAR 0-599 XREFS 30744 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-721 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-721) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-599 XREFS 30745 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-720 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-722) {NAME if#6:if:asn#5 TYPE ASSIGN PAR 0-599 XREFS 30746 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-723 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-723) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-599 XREFS 30747 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-722 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-724) {NAME if#6:if:asn#6 TYPE ASSIGN PAR 0-599 XREFS 30748 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-725 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-725) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-599 XREFS 30749 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-724 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-726) {NAME if#6:if:asn#7 TYPE ASSIGN PAR 0-599 XREFS 30750 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-727 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-727) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-599 XREFS 30751 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-726 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-728) {NAME if#6:if:asn#8 TYPE ASSIGN PAR 0-599 XREFS 30752 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-729 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-729) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-599 XREFS 30753 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-728 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-730) {NAME if#6:if:asn#9 TYPE ASSIGN PAR 0-599 XREFS 30754 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {262 0 0-863 {}}} SUCCS {{259 0 0-731 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-731) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-599 XREFS 30755 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {259 0 0-730 {}}} SUCCS {{259 0 0-732 {}}} CYCLES {}}
set a(0-732) {NAME if#6:if:nor TYPE NOR PAR 0-599 XREFS 30756 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-691 {}} {258 0 0-729 {}} {258 0 0-727 {}} {258 0 0-725 {}} {258 0 0-723 {}} {258 0 0-721 {}} {258 0 0-719 {}} {258 0 0-717 {}} {258 0 0-715 {}} {258 0 0-713 {}} {258 0 0-711 {}} {258 0 0-709 {}} {258 0 0-707 {}} {258 0 0-705 {}} {258 0 0-703 {}} {258 0 0-701 {}} {258 0 0-699 {}} {258 0 0-697 {}} {258 0 0-695 {}} {258 0 0-693 {}} {259 0 0-731 {}}} SUCCS {{259 0 0-733 {}} {258 0 0-740 {}} {258 0 0-744 {}}} CYCLES {}}
set a(0-733) {NAME if#6:sel TYPE SELECT PAR 0-599 XREFS 30757 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-691 {}} {259 0 0-732 {}}} SUCCS {{146 0 0-734 {}} {146 0 0-735 {}} {146 0 0-736 {}} {146 0 0-737 {}}} CYCLES {}}
set a(0-734) {NAME asn#174 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30758 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-733 {}}} SUCCS {{259 0 0-735 {}}} CYCLES {}}
set a(0-735) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-599 XREFS 30759 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-733 {}} {259 0 0-734 {}}} SUCCS {{258 0 0-741 {}}} CYCLES {}}
set a(0-736) {NAME asn#175 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30760 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{146 0 0-733 {}}} SUCCS {{259 0 0-737 {}}} CYCLES {}}
set a(0-737) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-599 XREFS 30761 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{146 0 0-733 {}} {259 0 0-736 {}}} SUCCS {{258 0 0-745 {}}} CYCLES {}}
set a(0-738) {NAME asn#176 TYPE ASSIGN PAR 0-599 XREFS 30762 LOC {1 0.29959348502032573 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{262 0 0-863 {}}} SUCCS {{258 0 0-741 {}} {256 0 0-863 {}}} CYCLES {}}
set a(0-739) {NAME acc:slc(acc#6(1))#2 TYPE READSLICE PAR 0-599 XREFS 30763 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-689 {}}} SUCCS {{259 0 0-740 {}}} CYCLES {}}
set a(0-740) {NAME and#2 TYPE AND PAR 0-599 XREFS 30764 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-732 {}} {258 0 0-600 {}} {259 0 0-739 {}}} SUCCS {{259 0 0-741 {}}} CYCLES {}}
set a(0-741) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30765 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-738 {}} {258 0 0-735 {}} {258 0 0-607 {}} {259 0 0-740 {}}} SUCCS {{258 0 0-746 {}} {258 0 0-747 {}} {258 0 0-748 {}} {258 0 0-749 {}} {258 0 0-750 {}} {258 0 0-751 {}} {258 0 0-752 {}} {258 0 0-753 {}} {258 0 0-754 {}} {258 0 0-755 {}} {258 0 0-778 {}} {258 0 0-780 {}} {258 0 0-795 {}} {258 0 0-863 {}}} CYCLES {}}
set a(0-742) {NAME asn#177 TYPE ASSIGN PAR 0-599 XREFS 30766 LOC {1 0.29959348502032573 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{262 0 0-864 {}}} SUCCS {{258 0 0-745 {}} {256 0 0-864 {}}} CYCLES {}}
set a(0-743) {NAME acc:slc(acc#6(1))#1 TYPE READSLICE PAR 0-599 XREFS 30767 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.5232139238393039} PREDS {{258 0 0-689 {}}} SUCCS {{259 0 0-744 {}}} CYCLES {}}
set a(0-744) {NAME and#3 TYPE AND PAR 0-599 XREFS 30768 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.5232139238393039} PREDS {{258 0 0-732 {}} {258 0 0-600 {}} {259 0 0-743 {}}} SUCCS {{259 0 0-745 {}}} CYCLES {}}
set a(0-745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30769 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 2 0.9999998125000095 3 0.5923956078802197} PREDS {{258 0 0-742 {}} {258 0 0-737 {}} {258 0 0-606 {}} {259 0 0-744 {}}} SUCCS {{258 0 0-798 {}} {258 0 0-864 {}}} CYCLES {}}
set a(0-746) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-599 XREFS 30770 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-747) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-599 XREFS 30771 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-748) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-599 XREFS 30772 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-749) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-599 XREFS 30773 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-750) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-599 XREFS 30774 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-751) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-599 XREFS 30775 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-752) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-599 XREFS 30776 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-753) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-599 XREFS 30777 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-754) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-599 XREFS 30778 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-756 {}}} CYCLES {}}
set a(0-755) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-599 XREFS 30779 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-741 {}}} SUCCS {{259 0 0-756 {}}} CYCLES {}}
set a(0-756) {NAME if#10:nor#1 TYPE NOR PAR 0-599 XREFS 30780 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-754 {}} {258 0 0-753 {}} {258 0 0-752 {}} {258 0 0-751 {}} {258 0 0-750 {}} {258 0 0-749 {}} {258 0 0-748 {}} {258 0 0-747 {}} {258 0 0-746 {}} {259 0 0-755 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-757) {NAME if#10:asn TYPE ASSIGN PAR 0-599 XREFS 30781 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-758 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-758) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-599 XREFS 30782 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-757 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-759) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-599 XREFS 30783 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-760 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-760) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-599 XREFS 30784 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-759 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-761) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-599 XREFS 30785 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-762 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-762) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-599 XREFS 30786 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-761 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-763) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-599 XREFS 30787 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-764 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-764) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-599 XREFS 30788 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-763 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-765) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-599 XREFS 30789 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-766 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-766) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-599 XREFS 30790 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-765 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-767) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-599 XREFS 30791 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-768 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-768) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-599 XREFS 30792 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-767 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-769) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-599 XREFS 30793 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-770 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-770) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-599 XREFS 30794 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-769 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-771) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-599 XREFS 30795 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-772 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-772) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-599 XREFS 30796 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-771 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-773) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-599 XREFS 30797 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-774 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-774) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-599 XREFS 30798 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-773 {}}} SUCCS {{258 0 0-777 {}}} CYCLES {}}
set a(0-775) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-599 XREFS 30799 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-776 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-776) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-599 XREFS 30800 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-775 {}}} SUCCS {{259 0 0-777 {}}} CYCLES {}}
set a(0-777) {NAME if#10:nor TYPE NOR PAR 0-599 XREFS 30801 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-774 {}} {258 0 0-772 {}} {258 0 0-770 {}} {258 0 0-768 {}} {258 0 0-766 {}} {258 0 0-764 {}} {258 0 0-762 {}} {258 0 0-760 {}} {258 0 0-758 {}} {258 0 0-756 {}} {259 0 0-776 {}}} SUCCS {{258 0 0-780 {}} {258 0 0-794 {}} {258 0 0-797 {}}} CYCLES {}}
set a(0-778) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-599 XREFS 30802 LOC {2 0.29959348502032573 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-741 {}}} SUCCS {{258 0 0-783 {}}} CYCLES {}}
set a(0-779) {NAME asn#178 TYPE ASSIGN PAR 0-599 XREFS 30803 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-865 {}}} SUCCS {{259 0 0-780 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-780) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30804 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-777 {}} {258 0 0-741 {}} {259 0 0-779 {}}} SUCCS {{259 0 0-781 {}}} CYCLES {}}
set a(0-781) {NAME deltax_blue:not TYPE NOT PAR 0-599 XREFS 30805 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-780 {}}} SUCCS {{259 0 0-782 {}}} CYCLES {}}
set a(0-782) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-599 XREFS 30806 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-781 {}}} SUCCS {{259 0 0-783 {}}} CYCLES {}}
set a(0-783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-599 XREFS 30807 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-778 {}} {259 0 0-782 {}}} SUCCS {{259 0 0-784 {}}} CYCLES {}}
set a(0-784) {NAME deltax_blue:slc TYPE READSLICE PAR 0-599 XREFS 30808 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 3 0.003168899841555008} PREDS {{259 0 0-783 {}}} SUCCS {{259 0 0-785 {}} {258 0 0-789 {}}} CYCLES {}}
set a(0-785) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-599 XREFS 30809 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 3 0.003168899841555008} PREDS {{259 0 0-784 {}}} SUCCS {{259 0 0-786 {}}} CYCLES {}}
set a(0-786) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-599 XREFS 30810 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.2058733518513625} PREDS {{259 0 0-785 {}}} SUCCS {{259 0 0-787 {}}} CYCLES {}}
set a(0-787) {NAME slc#4 TYPE READSLICE PAR 0-599 XREFS 30811 LOC {2 0.8407204829639758 2 0.9999999250000037 2 0.9999999250000037 3 0.2058734897063255} PREDS {{259 0 0-786 {}}} SUCCS {{259 0 0-788 {}} {258 0 0-792 {}}} CYCLES {}}
set a(0-788) {NAME asel#31 TYPE SELECT PAR 0-599 XREFS 30812 LOC {2 0.8407204829639758 2 0.9999999250000037 2 0.9999999250000037 3 0.2058734897063255} PREDS {{259 0 0-787 {}}} SUCCS {{146 0 0-789 {}} {146 0 0-790 {}} {146 0 0-791 {}}} CYCLES {}}
set a(0-789) {NAME deltax_blue:not#1 TYPE NOT PAR 0-599 XREFS 30813 LOC {2 0.8407204829639758 3 0.030512773474361325 3 0.030512773474361325 3 0.2058734897063255} PREDS {{146 0 0-788 {}} {258 0 0-784 {}}} SUCCS {{259 0 0-790 {}}} CYCLES {}}
set a(0-790) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-599 XREFS 30814 LOC {3 0.0 3 0.030512773474361325 3 0.030512773474361325 3 0.25836464581365043 3 0.4337253620456146} PREDS {{146 0 0-788 {}} {259 0 0-789 {}}} SUCCS {{259 0 0-791 {}}} CYCLES {}}
set a(0-791) {NAME aif#31:slc TYPE READSLICE PAR 0-599 XREFS 30815 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{146 0 0-788 {}} {259 0 0-790 {}}} SUCCS {{259 0 0-792 {}}} CYCLES {}}
set a(0-792) {NAME if#11:and TYPE AND PAR 0-599 XREFS 30816 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{258 0 0-787 {}} {258 0 0-605 {}} {259 0 0-791 {}}} SUCCS {{258 0 0-794 {}} {258 0 0-797 {}}} CYCLES {}}
set a(0-793) {NAME asn#179 TYPE ASSIGN PAR 0-599 XREFS 30817 LOC {2 0.2970338101483095 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{262 0 0-865 {}}} SUCCS {{258 0 0-795 {}} {256 0 0-865 {}}} CYCLES {}}
set a(0-794) {NAME or#3 TYPE OR PAR 0-599 XREFS 30818 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{258 0 0-792 {}} {258 0 0-777 {}}} SUCCS {{259 0 0-795 {}}} CYCLES {}}
set a(0-795) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30819 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.32754647112267643 3 0.5029071873546407} PREDS {{258 0 0-793 {}} {258 0 0-741 {}} {259 0 0-794 {}}} SUCCS {{258 0 0-828 {}} {258 0 0-865 {}}} CYCLES {}}
set a(0-796) {NAME asn#180 TYPE ASSIGN PAR 0-599 XREFS 30820 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.25836478708176064} PREDS {{262 0 0-866 {}}} SUCCS {{258 0 0-798 {}} {256 0 0-866 {}}} CYCLES {}}
set a(0-797) {NAME or#4 TYPE OR PAR 0-599 XREFS 30821 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 4 0.25836478708176064} PREDS {{258 0 0-792 {}} {258 0 0-777 {}}} SUCCS {{259 0 0-798 {}}} CYCLES {}}
set a(0-798) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-599 XREFS 30822 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.32754647112267643} PREDS {{258 0 0-796 {}} {258 0 0-745 {}} {259 0 0-797 {}}} SUCCS {{258 0 0-844 {}} {258 0 0-866 {}}} CYCLES {}}
set a(0-799) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30823 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {} SUCCS {{259 0 0-800 {}}} CYCLES {}}
set a(0-800) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-599 XREFS 30824 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-799 {}}} SUCCS {{259 0 0-801 {}}} CYCLES {}}
set a(0-801) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-599 XREFS 30825 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-800 {}}} SUCCS {{259 0 0-802 {}}} CYCLES {}}
set a(0-802) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-599 XREFS 30826 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-801 {}}} SUCCS {{259 0 0-803 {}}} CYCLES {}}
set a(0-803) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME acc#5 TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-599 XREFS 30827 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 1 0.4214263376605658 2 0.8246390674999293} PREDS {{259 0 0-802 {}}} SUCCS {{259 0 0-804 {}}} CYCLES {}}
set a(0-804) {NAME slc#5 TYPE READSLICE PAR 0-599 XREFS 30828 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{259 0 0-803 {}}} SUCCS {{259 0 0-805 {}} {258 0 0-810 {}}} CYCLES {}}
set a(0-805) {NAME asel#33 TYPE SELECT PAR 0-599 XREFS 30829 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{259 0 0-804 {}}} SUCCS {{146 0 0-806 {}} {146 0 0-807 {}} {146 0 0-808 {}} {146 0 0-809 {}}} CYCLES {}}
set a(0-806) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30830 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{146 0 0-805 {}}} SUCCS {{259 0 0-807 {}}} CYCLES {}}
set a(0-807) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-599 XREFS 30831 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{146 0 0-805 {}} {259 0 0-806 {}}} SUCCS {{259 0 0-808 {}}} CYCLES {}}
set a(0-808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME if#12:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-599 XREFS 30832 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 1 0.5967870484402278 2 0.9999997782795913} PREDS {{146 0 0-805 {}} {259 0 0-807 {}}} SUCCS {{259 0 0-809 {}}} CYCLES {}}
set a(0-809) {NAME aif#33:slc TYPE READSLICE PAR 0-599 XREFS 30833 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-805 {}} {259 0 0-808 {}}} SUCCS {{259 0 0-810 {}}} CYCLES {}}
set a(0-810) {NAME if#12:and TYPE AND PAR 0-599 XREFS 30834 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{258 0 0-804 {}} {258 0 0-604 {}} {259 0 0-809 {}}} SUCCS {{259 0 0-811 {}} {258 0 0-823 {}}} CYCLES {}}
set a(0-811) {NAME asel#35 TYPE SELECT PAR 0-599 XREFS 30835 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{259 0 0-810 {}}} SUCCS {{146 0 0-812 {}} {146 0 0-813 {}} {146 0 0-814 {}} {146 0 0-815 {}} {146 0 0-816 {}} {130 0 0-817 {}} {130 0 0-818 {}}} CYCLES {}}
set a(0-812) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30836 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-811 {}}} SUCCS {{259 0 0-813 {}}} CYCLES {}}
set a(0-813) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-599 XREFS 30837 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-811 {}} {259 0 0-812 {}}} SUCCS {{259 0 0-814 {}}} CYCLES {}}
set a(0-814) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-599 XREFS 30838 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-811 {}} {259 0 0-813 {}}} SUCCS {{259 0 0-815 {}}} CYCLES {}}
set a(0-815) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-599 XREFS 30839 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-811 {}} {259 0 0-814 {}}} SUCCS {{259 0 0-816 {}}} CYCLES {}}
set a(0-816) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#35:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-599 XREFS 30840 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 1 0.8246390674999293 3 0.3275464423545606} PREDS {{146 0 0-811 {}} {259 0 0-815 {}}} SUCCS {{259 0 0-817 {}}} CYCLES {}}
set a(0-817) {NAME aif#35:slc TYPE READSLICE PAR 0-599 XREFS 30841 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{130 0 0-811 {}} {259 0 0-816 {}}} SUCCS {{259 0 0-818 {}} {258 0 0-823 {}}} CYCLES {}}
set a(0-818) {NAME aif#35:asel TYPE SELECT PAR 0-599 XREFS 30842 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{130 0 0-811 {}} {259 0 0-817 {}}} SUCCS {{146 0 0-819 {}} {146 0 0-820 {}} {146 0 0-821 {}} {146 0 0-822 {}}} CYCLES {}}
set a(0-819) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30843 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{146 0 0-818 {}}} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-599 XREFS 30844 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{146 0 0-818 {}} {259 0 0-819 {}}} SUCCS {{259 0 0-821 {}}} CYCLES {}}
set a(0-821) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME if#12:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-599 XREFS 30845 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 1 0.9999997782795913 3 0.5029071531342226} PREDS {{146 0 0-818 {}} {259 0 0-820 {}}} SUCCS {{259 0 0-822 {}}} CYCLES {}}
set a(0-822) {NAME aif#35:aif:slc TYPE READSLICE PAR 0-599 XREFS 30846 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{146 0 0-818 {}} {259 0 0-821 {}}} SUCCS {{259 0 0-823 {}}} CYCLES {}}
set a(0-823) {NAME if#12:and#2 TYPE AND PAR 0-599 XREFS 30847 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{258 0 0-810 {}} {258 0 0-817 {}} {258 0 0-603 {}} {259 0 0-822 {}}} SUCCS {{259 0 0-824 {}} {258 0 0-856 {}} {258 0 0-857 {}}} CYCLES {}}
set a(0-824) {NAME sel#12 TYPE SELECT PAR 0-599 XREFS 30848 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{259 0 0-823 {}}} SUCCS {{146 0 0-825 {}} {146 0 0-826 {}} {146 0 0-827 {}} {146 0 0-828 {}} {146 0 0-829 {}} {146 0 0-830 {}} {146 0 0-831 {}} {146 0 0-832 {}} {146 0 0-833 {}} {146 0 0-834 {}} {130 0 0-835 {}} {130 0 0-839 {}} {130 0 0-840 {}}} CYCLES {}}
set a(0-825) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30849 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-824 {}}} SUCCS {{259 0 0-826 {}}} CYCLES {}}
set a(0-826) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-599 XREFS 30850 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-824 {}} {259 0 0-825 {}}} SUCCS {{259 0 0-827 {}}} CYCLES {}}
set a(0-827) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-599 XREFS 30851 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-824 {}} {259 0 0-826 {}}} SUCCS {{258 0 0-830 {}}} CYCLES {}}
set a(0-828) {NAME deltax_square_blue:not TYPE NOT PAR 0-599 XREFS 30852 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-824 {}} {258 0 0-795 {}}} SUCCS {{259 0 0-829 {}}} CYCLES {}}
set a(0-829) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-599 XREFS 30853 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-824 {}} {259 0 0-828 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-830) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-599 XREFS 30854 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.5967870650983523 3 0.7721477813303166} PREDS {{146 0 0-824 {}} {258 0 0-827 {}} {259 0 0-829 {}}} SUCCS {{259 0 0-831 {}}} CYCLES {}}
set a(0-831) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-599 XREFS 30855 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.7721479113926044} PREDS {{146 0 0-824 {}} {259 0 0-830 {}}} SUCCS {{259 0 0-832 {}} {258 0 0-836 {}}} CYCLES {}}
set a(0-832) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-599 XREFS 30856 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.7721479113926044} PREDS {{146 0 0-824 {}} {259 0 0-831 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-833) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#12:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-599 XREFS 30857 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.8246390674999293 3 0.9999997837318935} PREDS {{146 0 0-824 {}} {259 0 0-832 {}}} SUCCS {{259 0 0-834 {}}} CYCLES {}}
set a(0-834) {NAME else#12:slc TYPE READSLICE PAR 0-599 XREFS 30858 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{146 0 0-824 {}} {259 0 0-833 {}}} SUCCS {{259 0 0-835 {}} {258 0 0-839 {}}} CYCLES {}}
set a(0-835) {NAME else#12:asel TYPE SELECT PAR 0-599 XREFS 30859 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{130 0 0-824 {}} {259 0 0-834 {}}} SUCCS {{146 0 0-836 {}} {146 0 0-837 {}} {146 0 0-838 {}}} CYCLES {}}
set a(0-836) {NAME else#12:if:slc(deltax_square_blue) TYPE READSLICE PAR 0-599 XREFS 30860 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{146 0 0-835 {}} {258 0 0-831 {}}} SUCCS {{259 0 0-837 {}}} CYCLES {}}
set a(0-837) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME else#12:if:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-599 XREFS 30861 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 3 0.9999997782795913 4 0.3275464369022584} PREDS {{146 0 0-835 {}} {259 0 0-836 {}}} SUCCS {{259 0 0-838 {}}} CYCLES {}}
set a(0-838) {NAME else#12:aif:slc TYPE READSLICE PAR 0-599 XREFS 30862 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{146 0 0-835 {}} {259 0 0-837 {}}} SUCCS {{259 0 0-839 {}}} CYCLES {}}
set a(0-839) {NAME else#12:if:and TYPE AND PAR 0-599 XREFS 30863 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{130 0 0-824 {}} {258 0 0-834 {}} {258 0 0-602 {}} {259 0 0-838 {}}} SUCCS {{259 0 0-840 {}} {258 0 0-858 {}}} CYCLES {}}
set a(0-840) {NAME else#12:asel#1 TYPE SELECT PAR 0-599 XREFS 30864 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{130 0 0-824 {}} {259 0 0-839 {}}} SUCCS {{146 0 0-841 {}} {146 0 0-842 {}} {146 0 0-843 {}} {146 0 0-844 {}} {146 0 0-845 {}} {146 0 0-846 {}} {146 0 0-847 {}} {146 0 0-848 {}} {146 0 0-849 {}} {130 0 0-850 {}} {130 0 0-851 {}}} CYCLES {}}
set a(0-841) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-599 XREFS 30865 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-840 {}}} SUCCS {{259 0 0-842 {}}} CYCLES {}}
set a(0-842) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-599 XREFS 30866 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-840 {}} {259 0 0-841 {}}} SUCCS {{259 0 0-843 {}}} CYCLES {}}
set a(0-843) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-599 XREFS 30867 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-840 {}} {259 0 0-842 {}}} SUCCS {{258 0 0-846 {}}} CYCLES {}}
set a(0-844) {NAME deltay_square_blue:not TYPE NOT PAR 0-599 XREFS 30868 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-840 {}} {258 0 0-798 {}}} SUCCS {{259 0 0-845 {}}} CYCLES {}}
set a(0-845) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-599 XREFS 30869 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-840 {}} {259 0 0-844 {}}} SUCCS {{259 0 0-846 {}}} CYCLES {}}
set a(0-846) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-599 XREFS 30870 LOC {4 0.0 4 0.3275465836226708 4 0.3275465836226708 4 0.5967870650983523 4 0.5967870650983523} PREDS {{146 0 0-840 {}} {258 0 0-843 {}} {259 0 0-845 {}}} SUCCS {{259 0 0-847 {}}} CYCLES {}}
set a(0-847) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-599 XREFS 30871 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.5967871951606403} PREDS {{146 0 0-840 {}} {259 0 0-846 {}}} SUCCS {{259 0 0-848 {}} {258 0 0-852 {}}} CYCLES {}}
set a(0-848) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-599 XREFS 30872 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.5967871951606403} PREDS {{146 0 0-840 {}} {259 0 0-847 {}}} SUCCS {{259 0 0-849 {}}} CYCLES {}}
set a(0-849) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#12:aif#1:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-599 XREFS 30873 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.8246390674999293 4 0.8246390674999293} PREDS {{146 0 0-840 {}} {259 0 0-848 {}}} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME else#12:aif#1:slc TYPE READSLICE PAR 0-599 XREFS 30874 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{130 0 0-840 {}} {259 0 0-849 {}}} SUCCS {{259 0 0-851 {}} {258 0 0-858 {}}} CYCLES {}}
set a(0-851) {NAME else#12:aif#1:asel TYPE SELECT PAR 0-599 XREFS 30875 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{130 0 0-840 {}} {259 0 0-850 {}}} SUCCS {{146 0 0-852 {}} {146 0 0-853 {}} {146 0 0-854 {}}} CYCLES {}}
set a(0-852) {NAME else#12:if:slc(deltay_square_blue) TYPE READSLICE PAR 0-599 XREFS 30876 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{146 0 0-851 {}} {258 0 0-847 {}}} SUCCS {{259 0 0-853 {}}} CYCLES {}}
set a(0-853) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME else#12:if:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-599 XREFS 30877 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.9999997782795913 4 0.9999997782795913} PREDS {{146 0 0-851 {}} {259 0 0-852 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME else#12:aif#1:aif:slc TYPE READSLICE PAR 0-599 XREFS 30878 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-851 {}} {259 0 0-853 {}}} SUCCS {{258 0 0-858 {}}} CYCLES {}}
set a(0-855) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-599 XREFS 30879 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-855 {}} {80 0 0-861 {}}} SUCCS {{260 0 0-855 {}} {80 0 0-861 {}}} CYCLES {}}
set a(0-856) {NAME exs#4 TYPE SIGNEXTEND PAR 0-599 XREFS 30880 LOC {1 0.8064254596787271 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-823 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-857) {NAME not#13 TYPE NOT PAR 0-599 XREFS 30881 LOC {1 0.8064254596787271 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-823 {}}} SUCCS {{259 0 0-858 {}}} CYCLES {}}
set a(0-858) {NAME and#1 TYPE AND PAR 0-599 XREFS 30882 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-839 {}} {258 0 0-850 {}} {258 0 0-854 {}} {258 0 0-601 {}} {259 0 0-857 {}}} SUCCS {{259 0 0-859 {}}} CYCLES {}}
set a(0-859) {NAME exs#2 TYPE SIGNEXTEND PAR 0-599 XREFS 30883 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-858 {}}} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {NAME conc#15 TYPE CONCATENATE PAR 0-599 XREFS 30884 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-856 {}} {259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-599 XREFS 30885 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-861 {}} {80 0 0-855 {}} {259 0 0-860 {}}} SUCCS {{80 0 0-855 {}} {260 0 0-861 {}}} CYCLES {}}
set a(0-862) {NAME vin:asn(acc#6(1).sva) TYPE ASSIGN PAR 0-599 XREFS 30886 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.3127637093618146} PREDS {{260 0 0-862 {}} {256 0 0-656 {}} {258 0 0-689 {}}} SUCCS {{262 0 0-656 {}} {260 0 0-862 {}}} CYCLES {}}
set a(0-863) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-599 XREFS 30887 LOC {2 0.29959348502032573 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{260 0 0-863 {}} {256 0 0-712 {}} {256 0 0-714 {}} {256 0 0-716 {}} {256 0 0-718 {}} {256 0 0-720 {}} {256 0 0-722 {}} {256 0 0-724 {}} {256 0 0-726 {}} {256 0 0-728 {}} {256 0 0-730 {}} {256 0 0-738 {}} {258 0 0-741 {}}} SUCCS {{262 0 0-712 {}} {262 0 0-714 {}} {262 0 0-716 {}} {262 0 0-718 {}} {262 0 0-720 {}} {262 0 0-722 {}} {262 0 0-724 {}} {262 0 0-726 {}} {262 0 0-728 {}} {262 0 0-730 {}} {262 0 0-738 {}} {260 0 0-863 {}}} CYCLES {}}
set a(0-864) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-599 XREFS 30888 LOC {2 0.29959348502032573 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{260 0 0-864 {}} {256 0 0-692 {}} {256 0 0-694 {}} {256 0 0-696 {}} {256 0 0-698 {}} {256 0 0-700 {}} {256 0 0-702 {}} {256 0 0-704 {}} {256 0 0-706 {}} {256 0 0-708 {}} {256 0 0-710 {}} {256 0 0-742 {}} {258 0 0-745 {}}} SUCCS {{262 0 0-692 {}} {262 0 0-694 {}} {262 0 0-696 {}} {262 0 0-698 {}} {262 0 0-700 {}} {262 0 0-702 {}} {262 0 0-704 {}} {262 0 0-706 {}} {262 0 0-708 {}} {262 0 0-710 {}} {262 0 0-742 {}} {260 0 0-864 {}}} CYCLES {}}
set a(0-865) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-599 XREFS 30889 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.6615775169211242} PREDS {{260 0 0-865 {}} {256 0 0-757 {}} {256 0 0-759 {}} {256 0 0-761 {}} {256 0 0-763 {}} {256 0 0-765 {}} {256 0 0-767 {}} {256 0 0-769 {}} {256 0 0-771 {}} {256 0 0-773 {}} {256 0 0-775 {}} {256 0 0-779 {}} {256 0 0-793 {}} {258 0 0-795 {}}} SUCCS {{262 0 0-757 {}} {262 0 0-759 {}} {262 0 0-761 {}} {262 0 0-763 {}} {262 0 0-765 {}} {262 0 0-767 {}} {262 0 0-769 {}} {262 0 0-771 {}} {262 0 0-773 {}} {262 0 0-775 {}} {262 0 0-779 {}} {262 0 0-793 {}} {260 0 0-865 {}}} CYCLES {}}
set a(0-866) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-599 XREFS 30890 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.25836478708176064} PREDS {{260 0 0-866 {}} {256 0 0-796 {}} {258 0 0-798 {}}} SUCCS {{262 0 0-796 {}} {260 0 0-866 {}}} CYCLES {}}
set a(0-599) {CHI {0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-593 XREFS 30891 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-599 {}} {258 0 0-597 {}} {258 0 0-595 {}} {258 0 0-596 {}} {258 0 0-594 {}} {259 0 0-598 {}}} SUCCS {{772 0 0-594 {}} {772 0 0-595 {}} {772 0 0-596 {}} {772 0 0-597 {}} {772 0 0-598 {}} {774 0 0-599 {}}} CYCLES {}}
set a(0-593) {CHI {0-594 0-595 0-596 0-597 0-598 0-599} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 30892 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-593-TOTALCYCLES) {5}
set a(0-593-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-622 0-651} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-624 0-639 0-647} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-637 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-655 0-688} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-663 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-668 0-675} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-683 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-689 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-741 0-745 0-780 0-795 0-798} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-783 0-830 0-846} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-786 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-790 0-803 0-816 0-833 0-849} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,4,1,8) {0-808 0-821 0-837 0-853} mgc_ioport.mgc_out_stdreg(4,8) 0-855 mgc_ioport.mgc_out_stdreg(2,30) 0-861}
set a(0-593-PROC_NAME) {core}
set a(0-593-HIER_NAME) {/markers/core}
set a(TOP) {0-593}

