$comment
	File created using the following command:
		vcd file ula_mips.msim.vcd -direction
$end
$date
	Fri Nov 23 17:32:43 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mips_teste_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " dadoescritonoreg [31] $end
$var wire 1 # dadoescritonoreg [30] $end
$var wire 1 $ dadoescritonoreg [29] $end
$var wire 1 % dadoescritonoreg [28] $end
$var wire 1 & dadoescritonoreg [27] $end
$var wire 1 ' dadoescritonoreg [26] $end
$var wire 1 ( dadoescritonoreg [25] $end
$var wire 1 ) dadoescritonoreg [24] $end
$var wire 1 * dadoescritonoreg [23] $end
$var wire 1 + dadoescritonoreg [22] $end
$var wire 1 , dadoescritonoreg [21] $end
$var wire 1 - dadoescritonoreg [20] $end
$var wire 1 . dadoescritonoreg [19] $end
$var wire 1 / dadoescritonoreg [18] $end
$var wire 1 0 dadoescritonoreg [17] $end
$var wire 1 1 dadoescritonoreg [16] $end
$var wire 1 2 dadoescritonoreg [15] $end
$var wire 1 3 dadoescritonoreg [14] $end
$var wire 1 4 dadoescritonoreg [13] $end
$var wire 1 5 dadoescritonoreg [12] $end
$var wire 1 6 dadoescritonoreg [11] $end
$var wire 1 7 dadoescritonoreg [10] $end
$var wire 1 8 dadoescritonoreg [9] $end
$var wire 1 9 dadoescritonoreg [8] $end
$var wire 1 : dadoescritonoreg [7] $end
$var wire 1 ; dadoescritonoreg [6] $end
$var wire 1 < dadoescritonoreg [5] $end
$var wire 1 = dadoescritonoreg [4] $end
$var wire 1 > dadoescritonoreg [3] $end
$var wire 1 ? dadoescritonoreg [2] $end
$var wire 1 @ dadoescritonoreg [1] $end
$var wire 1 A dadoescritonoreg [0] $end
$var wire 1 B end1 [4] $end
$var wire 1 C end1 [3] $end
$var wire 1 D end1 [2] $end
$var wire 1 E end1 [1] $end
$var wire 1 F end1 [0] $end
$var wire 1 G end2 [4] $end
$var wire 1 H end2 [3] $end
$var wire 1 I end2 [2] $end
$var wire 1 J end2 [1] $end
$var wire 1 K end2 [0] $end
$var wire 1 L end3 [4] $end
$var wire 1 M end3 [3] $end
$var wire 1 N end3 [2] $end
$var wire 1 O end3 [1] $end
$var wire 1 P end3 [0] $end
$var wire 1 Q entrada1_ULA [31] $end
$var wire 1 R entrada1_ULA [30] $end
$var wire 1 S entrada1_ULA [29] $end
$var wire 1 T entrada1_ULA [28] $end
$var wire 1 U entrada1_ULA [27] $end
$var wire 1 V entrada1_ULA [26] $end
$var wire 1 W entrada1_ULA [25] $end
$var wire 1 X entrada1_ULA [24] $end
$var wire 1 Y entrada1_ULA [23] $end
$var wire 1 Z entrada1_ULA [22] $end
$var wire 1 [ entrada1_ULA [21] $end
$var wire 1 \ entrada1_ULA [20] $end
$var wire 1 ] entrada1_ULA [19] $end
$var wire 1 ^ entrada1_ULA [18] $end
$var wire 1 _ entrada1_ULA [17] $end
$var wire 1 ` entrada1_ULA [16] $end
$var wire 1 a entrada1_ULA [15] $end
$var wire 1 b entrada1_ULA [14] $end
$var wire 1 c entrada1_ULA [13] $end
$var wire 1 d entrada1_ULA [12] $end
$var wire 1 e entrada1_ULA [11] $end
$var wire 1 f entrada1_ULA [10] $end
$var wire 1 g entrada1_ULA [9] $end
$var wire 1 h entrada1_ULA [8] $end
$var wire 1 i entrada1_ULA [7] $end
$var wire 1 j entrada1_ULA [6] $end
$var wire 1 k entrada1_ULA [5] $end
$var wire 1 l entrada1_ULA [4] $end
$var wire 1 m entrada1_ULA [3] $end
$var wire 1 n entrada1_ULA [2] $end
$var wire 1 o entrada1_ULA [1] $end
$var wire 1 p entrada1_ULA [0] $end
$var wire 1 q entrada2_ULA [31] $end
$var wire 1 r entrada2_ULA [30] $end
$var wire 1 s entrada2_ULA [29] $end
$var wire 1 t entrada2_ULA [28] $end
$var wire 1 u entrada2_ULA [27] $end
$var wire 1 v entrada2_ULA [26] $end
$var wire 1 w entrada2_ULA [25] $end
$var wire 1 x entrada2_ULA [24] $end
$var wire 1 y entrada2_ULA [23] $end
$var wire 1 z entrada2_ULA [22] $end
$var wire 1 { entrada2_ULA [21] $end
$var wire 1 | entrada2_ULA [20] $end
$var wire 1 } entrada2_ULA [19] $end
$var wire 1 ~ entrada2_ULA [18] $end
$var wire 1 !! entrada2_ULA [17] $end
$var wire 1 "! entrada2_ULA [16] $end
$var wire 1 #! entrada2_ULA [15] $end
$var wire 1 $! entrada2_ULA [14] $end
$var wire 1 %! entrada2_ULA [13] $end
$var wire 1 &! entrada2_ULA [12] $end
$var wire 1 '! entrada2_ULA [11] $end
$var wire 1 (! entrada2_ULA [10] $end
$var wire 1 )! entrada2_ULA [9] $end
$var wire 1 *! entrada2_ULA [8] $end
$var wire 1 +! entrada2_ULA [7] $end
$var wire 1 ,! entrada2_ULA [6] $end
$var wire 1 -! entrada2_ULA [5] $end
$var wire 1 .! entrada2_ULA [4] $end
$var wire 1 /! entrada2_ULA [3] $end
$var wire 1 0! entrada2_ULA [2] $end
$var wire 1 1! entrada2_ULA [1] $end
$var wire 1 2! entrada2_ULA [0] $end
$var wire 1 3! HEX0 [6] $end
$var wire 1 4! HEX0 [5] $end
$var wire 1 5! HEX0 [4] $end
$var wire 1 6! HEX0 [3] $end
$var wire 1 7! HEX0 [2] $end
$var wire 1 8! HEX0 [1] $end
$var wire 1 9! HEX0 [0] $end
$var wire 1 :! HEX1 [6] $end
$var wire 1 ;! HEX1 [5] $end
$var wire 1 <! HEX1 [4] $end
$var wire 1 =! HEX1 [3] $end
$var wire 1 >! HEX1 [2] $end
$var wire 1 ?! HEX1 [1] $end
$var wire 1 @! HEX1 [0] $end
$var wire 1 A! instrucao [31] $end
$var wire 1 B! instrucao [30] $end
$var wire 1 C! instrucao [29] $end
$var wire 1 D! instrucao [28] $end
$var wire 1 E! instrucao [27] $end
$var wire 1 F! instrucao [26] $end
$var wire 1 G! instrucao [25] $end
$var wire 1 H! instrucao [24] $end
$var wire 1 I! instrucao [23] $end
$var wire 1 J! instrucao [22] $end
$var wire 1 K! instrucao [21] $end
$var wire 1 L! instrucao [20] $end
$var wire 1 M! instrucao [19] $end
$var wire 1 N! instrucao [18] $end
$var wire 1 O! instrucao [17] $end
$var wire 1 P! instrucao [16] $end
$var wire 1 Q! instrucao [15] $end
$var wire 1 R! instrucao [14] $end
$var wire 1 S! instrucao [13] $end
$var wire 1 T! instrucao [12] $end
$var wire 1 U! instrucao [11] $end
$var wire 1 V! instrucao [10] $end
$var wire 1 W! instrucao [9] $end
$var wire 1 X! instrucao [8] $end
$var wire 1 Y! instrucao [7] $end
$var wire 1 Z! instrucao [6] $end
$var wire 1 [! instrucao [5] $end
$var wire 1 \! instrucao [4] $end
$var wire 1 ]! instrucao [3] $end
$var wire 1 ^! instrucao [2] $end
$var wire 1 _! instrucao [1] $end
$var wire 1 `! instrucao [0] $end
$var wire 1 a! KEY [3] $end
$var wire 1 b! KEY [2] $end
$var wire 1 c! KEY [1] $end
$var wire 1 d! KEY [0] $end
$var wire 1 e! LEDG [7] $end
$var wire 1 f! LEDG [6] $end
$var wire 1 g! LEDG [5] $end
$var wire 1 h! LEDG [4] $end
$var wire 1 i! LEDG [3] $end
$var wire 1 j! LEDG [2] $end
$var wire 1 k! LEDG [1] $end
$var wire 1 l! LEDG [0] $end
$var wire 1 m! LEDR [17] $end
$var wire 1 n! LEDR [16] $end
$var wire 1 o! LEDR [15] $end
$var wire 1 p! LEDR [14] $end
$var wire 1 q! LEDR [13] $end
$var wire 1 r! LEDR [12] $end
$var wire 1 s! LEDR [11] $end
$var wire 1 t! LEDR [10] $end
$var wire 1 u! LEDR [9] $end
$var wire 1 v! LEDR [8] $end
$var wire 1 w! LEDR [7] $end
$var wire 1 x! LEDR [6] $end
$var wire 1 y! LEDR [5] $end
$var wire 1 z! LEDR [4] $end
$var wire 1 {! LEDR [3] $end
$var wire 1 |! LEDR [2] $end
$var wire 1 }! LEDR [1] $end
$var wire 1 ~! LEDR [0] $end
$var wire 1 !" saida [31] $end
$var wire 1 "" saida [30] $end
$var wire 1 #" saida [29] $end
$var wire 1 $" saida [28] $end
$var wire 1 %" saida [27] $end
$var wire 1 &" saida [26] $end
$var wire 1 '" saida [25] $end
$var wire 1 (" saida [24] $end
$var wire 1 )" saida [23] $end
$var wire 1 *" saida [22] $end
$var wire 1 +" saida [21] $end
$var wire 1 ," saida [20] $end
$var wire 1 -" saida [19] $end
$var wire 1 ." saida [18] $end
$var wire 1 /" saida [17] $end
$var wire 1 0" saida [16] $end
$var wire 1 1" saida [15] $end
$var wire 1 2" saida [14] $end
$var wire 1 3" saida [13] $end
$var wire 1 4" saida [12] $end
$var wire 1 5" saida [11] $end
$var wire 1 6" saida [10] $end
$var wire 1 7" saida [9] $end
$var wire 1 8" saida [8] $end
$var wire 1 9" saida [7] $end
$var wire 1 :" saida [6] $end
$var wire 1 ;" saida [5] $end
$var wire 1 <" saida [4] $end
$var wire 1 =" saida [3] $end
$var wire 1 >" saida [2] $end
$var wire 1 ?" saida [1] $end
$var wire 1 @" saida [0] $end
$var wire 1 A" saida2 [3] $end
$var wire 1 B" saida2 [2] $end
$var wire 1 C" saida2 [1] $end
$var wire 1 D" saida2 [0] $end
$var wire 1 E" seletor $end
$var wire 1 F" SW [17] $end
$var wire 1 G" SW [16] $end
$var wire 1 H" SW [15] $end
$var wire 1 I" SW [14] $end
$var wire 1 J" SW [13] $end
$var wire 1 K" SW [12] $end
$var wire 1 L" SW [11] $end
$var wire 1 M" SW [10] $end
$var wire 1 N" SW [9] $end
$var wire 1 O" SW [8] $end
$var wire 1 P" SW [7] $end
$var wire 1 Q" SW [6] $end
$var wire 1 R" SW [5] $end
$var wire 1 S" SW [4] $end
$var wire 1 T" SW [3] $end
$var wire 1 U" SW [2] $end
$var wire 1 V" SW [1] $end
$var wire 1 W" SW [0] $end

$scope module i1 $end
$var wire 1 X" gnd $end
$var wire 1 Y" vcc $end
$var wire 1 Z" unknown $end
$var wire 1 [" devoe $end
$var wire 1 \" devclrn $end
$var wire 1 ]" devpor $end
$var wire 1 ^" ww_devoe $end
$var wire 1 _" ww_devclrn $end
$var wire 1 `" ww_devpor $end
$var wire 1 a" ww_end1 [4] $end
$var wire 1 b" ww_end1 [3] $end
$var wire 1 c" ww_end1 [2] $end
$var wire 1 d" ww_end1 [1] $end
$var wire 1 e" ww_end1 [0] $end
$var wire 1 f" ww_end2 [4] $end
$var wire 1 g" ww_end2 [3] $end
$var wire 1 h" ww_end2 [2] $end
$var wire 1 i" ww_end2 [1] $end
$var wire 1 j" ww_end2 [0] $end
$var wire 1 k" ww_end3 [4] $end
$var wire 1 l" ww_end3 [3] $end
$var wire 1 m" ww_end3 [2] $end
$var wire 1 n" ww_end3 [1] $end
$var wire 1 o" ww_end3 [0] $end
$var wire 1 p" ww_saida [31] $end
$var wire 1 q" ww_saida [30] $end
$var wire 1 r" ww_saida [29] $end
$var wire 1 s" ww_saida [28] $end
$var wire 1 t" ww_saida [27] $end
$var wire 1 u" ww_saida [26] $end
$var wire 1 v" ww_saida [25] $end
$var wire 1 w" ww_saida [24] $end
$var wire 1 x" ww_saida [23] $end
$var wire 1 y" ww_saida [22] $end
$var wire 1 z" ww_saida [21] $end
$var wire 1 {" ww_saida [20] $end
$var wire 1 |" ww_saida [19] $end
$var wire 1 }" ww_saida [18] $end
$var wire 1 ~" ww_saida [17] $end
$var wire 1 !# ww_saida [16] $end
$var wire 1 "# ww_saida [15] $end
$var wire 1 ## ww_saida [14] $end
$var wire 1 $# ww_saida [13] $end
$var wire 1 %# ww_saida [12] $end
$var wire 1 &# ww_saida [11] $end
$var wire 1 '# ww_saida [10] $end
$var wire 1 (# ww_saida [9] $end
$var wire 1 )# ww_saida [8] $end
$var wire 1 *# ww_saida [7] $end
$var wire 1 +# ww_saida [6] $end
$var wire 1 ,# ww_saida [5] $end
$var wire 1 -# ww_saida [4] $end
$var wire 1 .# ww_saida [3] $end
$var wire 1 /# ww_saida [2] $end
$var wire 1 0# ww_saida [1] $end
$var wire 1 1# ww_saida [0] $end
$var wire 1 2# ww_entrada1_ULA [31] $end
$var wire 1 3# ww_entrada1_ULA [30] $end
$var wire 1 4# ww_entrada1_ULA [29] $end
$var wire 1 5# ww_entrada1_ULA [28] $end
$var wire 1 6# ww_entrada1_ULA [27] $end
$var wire 1 7# ww_entrada1_ULA [26] $end
$var wire 1 8# ww_entrada1_ULA [25] $end
$var wire 1 9# ww_entrada1_ULA [24] $end
$var wire 1 :# ww_entrada1_ULA [23] $end
$var wire 1 ;# ww_entrada1_ULA [22] $end
$var wire 1 <# ww_entrada1_ULA [21] $end
$var wire 1 =# ww_entrada1_ULA [20] $end
$var wire 1 ># ww_entrada1_ULA [19] $end
$var wire 1 ?# ww_entrada1_ULA [18] $end
$var wire 1 @# ww_entrada1_ULA [17] $end
$var wire 1 A# ww_entrada1_ULA [16] $end
$var wire 1 B# ww_entrada1_ULA [15] $end
$var wire 1 C# ww_entrada1_ULA [14] $end
$var wire 1 D# ww_entrada1_ULA [13] $end
$var wire 1 E# ww_entrada1_ULA [12] $end
$var wire 1 F# ww_entrada1_ULA [11] $end
$var wire 1 G# ww_entrada1_ULA [10] $end
$var wire 1 H# ww_entrada1_ULA [9] $end
$var wire 1 I# ww_entrada1_ULA [8] $end
$var wire 1 J# ww_entrada1_ULA [7] $end
$var wire 1 K# ww_entrada1_ULA [6] $end
$var wire 1 L# ww_entrada1_ULA [5] $end
$var wire 1 M# ww_entrada1_ULA [4] $end
$var wire 1 N# ww_entrada1_ULA [3] $end
$var wire 1 O# ww_entrada1_ULA [2] $end
$var wire 1 P# ww_entrada1_ULA [1] $end
$var wire 1 Q# ww_entrada1_ULA [0] $end
$var wire 1 R# ww_entrada2_ULA [31] $end
$var wire 1 S# ww_entrada2_ULA [30] $end
$var wire 1 T# ww_entrada2_ULA [29] $end
$var wire 1 U# ww_entrada2_ULA [28] $end
$var wire 1 V# ww_entrada2_ULA [27] $end
$var wire 1 W# ww_entrada2_ULA [26] $end
$var wire 1 X# ww_entrada2_ULA [25] $end
$var wire 1 Y# ww_entrada2_ULA [24] $end
$var wire 1 Z# ww_entrada2_ULA [23] $end
$var wire 1 [# ww_entrada2_ULA [22] $end
$var wire 1 \# ww_entrada2_ULA [21] $end
$var wire 1 ]# ww_entrada2_ULA [20] $end
$var wire 1 ^# ww_entrada2_ULA [19] $end
$var wire 1 _# ww_entrada2_ULA [18] $end
$var wire 1 `# ww_entrada2_ULA [17] $end
$var wire 1 a# ww_entrada2_ULA [16] $end
$var wire 1 b# ww_entrada2_ULA [15] $end
$var wire 1 c# ww_entrada2_ULA [14] $end
$var wire 1 d# ww_entrada2_ULA [13] $end
$var wire 1 e# ww_entrada2_ULA [12] $end
$var wire 1 f# ww_entrada2_ULA [11] $end
$var wire 1 g# ww_entrada2_ULA [10] $end
$var wire 1 h# ww_entrada2_ULA [9] $end
$var wire 1 i# ww_entrada2_ULA [8] $end
$var wire 1 j# ww_entrada2_ULA [7] $end
$var wire 1 k# ww_entrada2_ULA [6] $end
$var wire 1 l# ww_entrada2_ULA [5] $end
$var wire 1 m# ww_entrada2_ULA [4] $end
$var wire 1 n# ww_entrada2_ULA [3] $end
$var wire 1 o# ww_entrada2_ULA [2] $end
$var wire 1 p# ww_entrada2_ULA [1] $end
$var wire 1 q# ww_entrada2_ULA [0] $end
$var wire 1 r# ww_dadoescritonoreg [31] $end
$var wire 1 s# ww_dadoescritonoreg [30] $end
$var wire 1 t# ww_dadoescritonoreg [29] $end
$var wire 1 u# ww_dadoescritonoreg [28] $end
$var wire 1 v# ww_dadoescritonoreg [27] $end
$var wire 1 w# ww_dadoescritonoreg [26] $end
$var wire 1 x# ww_dadoescritonoreg [25] $end
$var wire 1 y# ww_dadoescritonoreg [24] $end
$var wire 1 z# ww_dadoescritonoreg [23] $end
$var wire 1 {# ww_dadoescritonoreg [22] $end
$var wire 1 |# ww_dadoescritonoreg [21] $end
$var wire 1 }# ww_dadoescritonoreg [20] $end
$var wire 1 ~# ww_dadoescritonoreg [19] $end
$var wire 1 !$ ww_dadoescritonoreg [18] $end
$var wire 1 "$ ww_dadoescritonoreg [17] $end
$var wire 1 #$ ww_dadoescritonoreg [16] $end
$var wire 1 $$ ww_dadoescritonoreg [15] $end
$var wire 1 %$ ww_dadoescritonoreg [14] $end
$var wire 1 &$ ww_dadoescritonoreg [13] $end
$var wire 1 '$ ww_dadoescritonoreg [12] $end
$var wire 1 ($ ww_dadoescritonoreg [11] $end
$var wire 1 )$ ww_dadoescritonoreg [10] $end
$var wire 1 *$ ww_dadoescritonoreg [9] $end
$var wire 1 +$ ww_dadoescritonoreg [8] $end
$var wire 1 ,$ ww_dadoescritonoreg [7] $end
$var wire 1 -$ ww_dadoescritonoreg [6] $end
$var wire 1 .$ ww_dadoescritonoreg [5] $end
$var wire 1 /$ ww_dadoescritonoreg [4] $end
$var wire 1 0$ ww_dadoescritonoreg [3] $end
$var wire 1 1$ ww_dadoescritonoreg [2] $end
$var wire 1 2$ ww_dadoescritonoreg [1] $end
$var wire 1 3$ ww_dadoescritonoreg [0] $end
$var wire 1 4$ ww_instrucao [31] $end
$var wire 1 5$ ww_instrucao [30] $end
$var wire 1 6$ ww_instrucao [29] $end
$var wire 1 7$ ww_instrucao [28] $end
$var wire 1 8$ ww_instrucao [27] $end
$var wire 1 9$ ww_instrucao [26] $end
$var wire 1 :$ ww_instrucao [25] $end
$var wire 1 ;$ ww_instrucao [24] $end
$var wire 1 <$ ww_instrucao [23] $end
$var wire 1 =$ ww_instrucao [22] $end
$var wire 1 >$ ww_instrucao [21] $end
$var wire 1 ?$ ww_instrucao [20] $end
$var wire 1 @$ ww_instrucao [19] $end
$var wire 1 A$ ww_instrucao [18] $end
$var wire 1 B$ ww_instrucao [17] $end
$var wire 1 C$ ww_instrucao [16] $end
$var wire 1 D$ ww_instrucao [15] $end
$var wire 1 E$ ww_instrucao [14] $end
$var wire 1 F$ ww_instrucao [13] $end
$var wire 1 G$ ww_instrucao [12] $end
$var wire 1 H$ ww_instrucao [11] $end
$var wire 1 I$ ww_instrucao [10] $end
$var wire 1 J$ ww_instrucao [9] $end
$var wire 1 K$ ww_instrucao [8] $end
$var wire 1 L$ ww_instrucao [7] $end
$var wire 1 M$ ww_instrucao [6] $end
$var wire 1 N$ ww_instrucao [5] $end
$var wire 1 O$ ww_instrucao [4] $end
$var wire 1 P$ ww_instrucao [3] $end
$var wire 1 Q$ ww_instrucao [2] $end
$var wire 1 R$ ww_instrucao [1] $end
$var wire 1 S$ ww_instrucao [0] $end
$var wire 1 T$ ww_saida2 [3] $end
$var wire 1 U$ ww_saida2 [2] $end
$var wire 1 V$ ww_saida2 [1] $end
$var wire 1 W$ ww_saida2 [0] $end
$var wire 1 X$ ww_seletor $end
$var wire 1 Y$ ww_SW [17] $end
$var wire 1 Z$ ww_SW [16] $end
$var wire 1 [$ ww_SW [15] $end
$var wire 1 \$ ww_SW [14] $end
$var wire 1 ]$ ww_SW [13] $end
$var wire 1 ^$ ww_SW [12] $end
$var wire 1 _$ ww_SW [11] $end
$var wire 1 `$ ww_SW [10] $end
$var wire 1 a$ ww_SW [9] $end
$var wire 1 b$ ww_SW [8] $end
$var wire 1 c$ ww_SW [7] $end
$var wire 1 d$ ww_SW [6] $end
$var wire 1 e$ ww_SW [5] $end
$var wire 1 f$ ww_SW [4] $end
$var wire 1 g$ ww_SW [3] $end
$var wire 1 h$ ww_SW [2] $end
$var wire 1 i$ ww_SW [1] $end
$var wire 1 j$ ww_SW [0] $end
$var wire 1 k$ ww_LEDR [17] $end
$var wire 1 l$ ww_LEDR [16] $end
$var wire 1 m$ ww_LEDR [15] $end
$var wire 1 n$ ww_LEDR [14] $end
$var wire 1 o$ ww_LEDR [13] $end
$var wire 1 p$ ww_LEDR [12] $end
$var wire 1 q$ ww_LEDR [11] $end
$var wire 1 r$ ww_LEDR [10] $end
$var wire 1 s$ ww_LEDR [9] $end
$var wire 1 t$ ww_LEDR [8] $end
$var wire 1 u$ ww_LEDR [7] $end
$var wire 1 v$ ww_LEDR [6] $end
$var wire 1 w$ ww_LEDR [5] $end
$var wire 1 x$ ww_LEDR [4] $end
$var wire 1 y$ ww_LEDR [3] $end
$var wire 1 z$ ww_LEDR [2] $end
$var wire 1 {$ ww_LEDR [1] $end
$var wire 1 |$ ww_LEDR [0] $end
$var wire 1 }$ ww_LEDG [7] $end
$var wire 1 ~$ ww_LEDG [6] $end
$var wire 1 !% ww_LEDG [5] $end
$var wire 1 "% ww_LEDG [4] $end
$var wire 1 #% ww_LEDG [3] $end
$var wire 1 $% ww_LEDG [2] $end
$var wire 1 %% ww_LEDG [1] $end
$var wire 1 &% ww_LEDG [0] $end
$var wire 1 '% ww_KEY [3] $end
$var wire 1 (% ww_KEY [2] $end
$var wire 1 )% ww_KEY [1] $end
$var wire 1 *% ww_KEY [0] $end
$var wire 1 +% ww_HEX0 [6] $end
$var wire 1 ,% ww_HEX0 [5] $end
$var wire 1 -% ww_HEX0 [4] $end
$var wire 1 .% ww_HEX0 [3] $end
$var wire 1 /% ww_HEX0 [2] $end
$var wire 1 0% ww_HEX0 [1] $end
$var wire 1 1% ww_HEX0 [0] $end
$var wire 1 2% ww_HEX1 [6] $end
$var wire 1 3% ww_HEX1 [5] $end
$var wire 1 4% ww_HEX1 [4] $end
$var wire 1 5% ww_HEX1 [3] $end
$var wire 1 6% ww_HEX1 [2] $end
$var wire 1 7% ww_HEX1 [1] $end
$var wire 1 8% ww_HEX1 [0] $end
$var wire 1 9% ww_CLOCK_50 $end
$var wire 1 :% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 ;% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 <% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 =% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 >% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ?% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 @% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 A% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 B% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 C% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 D% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 E% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 F% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 G% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 H% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 I% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 J% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 K% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 L% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 M% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 N% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 O% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 P% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 Q% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 R% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 S% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 T% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 U% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 V% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 W% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 X% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 Y% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 Z% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 [% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 \% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 ]% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 ^% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 _% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 `% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 a% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 b% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 c% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 d% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 e% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 f% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 g% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 h% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 i% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 j% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 k% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 l% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 m% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 n% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 o% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 p% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 q% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 r% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 s% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 t% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 u% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 v% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 w% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 x% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 y% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 z% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 {% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 |% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 }% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 ~% \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 !& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 "& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 #& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 $& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 %& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 && \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 '& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 (& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 )& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 *& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 +& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 ,& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 -& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 .& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 /& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 0& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 1& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 2& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 3& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 4& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 5& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 6& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 7& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 8& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 9& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 :& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 ;& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 <& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 =& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 >& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 ?& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 @& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 A& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 B& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 C& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 D& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 E& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 F& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 G& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 H& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 I& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 J& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 K& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 L& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 M& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 N& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 O& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 P& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 Q& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 R& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 S& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 T& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 U& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 V& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 W& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 X& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 Y& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 Z& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 [& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 \& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 ]& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [5] $end
$var wire 1 ^& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 _& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 `& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 a& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 b& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 c& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ [0] $end
$var wire 1 d& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 e& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [5] $end
$var wire 1 f& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 g& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 h& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 i& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 j& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 k& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ [0] $end
$var wire 1 l& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 m& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [5] $end
$var wire 1 n& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 o& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 p& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 q& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 r& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 s& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ [0] $end
$var wire 1 t& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 u& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [5] $end
$var wire 1 v& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 w& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 x& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 y& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 z& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 {& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ [0] $end
$var wire 1 |& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 }& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [5] $end
$var wire 1 ~& \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 !' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 "' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 #' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 $' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 %' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ [0] $end
$var wire 1 &' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 '' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [5] $end
$var wire 1 (' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 )' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 *' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 +' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 ,' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 -' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ [0] $end
$var wire 1 .' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 /' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [5] $end
$var wire 1 0' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 1' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 2' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 3' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 4' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 5' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ [0] $end
$var wire 1 6' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 7' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [5] $end
$var wire 1 8' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 9' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 :' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 ;' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 <' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 =' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ [0] $end
$var wire 1 >' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 ?' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [5] $end
$var wire 1 @' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 A' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 B' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 C' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 D' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 E' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ [0] $end
$var wire 1 F' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 G' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [5] $end
$var wire 1 H' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 I' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 J' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 K' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 L' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 M' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ [0] $end
$var wire 1 N' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 O' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [5] $end
$var wire 1 P' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 Q' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 R' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 S' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 T' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 U' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ [0] $end
$var wire 1 V' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 W' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [5] $end
$var wire 1 X' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 Y' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 Z' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 [' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 \' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 ]' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ [0] $end
$var wire 1 ^' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 _' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [5] $end
$var wire 1 `' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 a' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 b' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 c' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 d' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 e' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ [0] $end
$var wire 1 f' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 g' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [5] $end
$var wire 1 h' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 i' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 j' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 k' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 l' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 m' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ [0] $end
$var wire 1 n' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 o' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [5] $end
$var wire 1 p' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 q' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 r' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 s' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 t' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 u' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ [0] $end
$var wire 1 v' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 w' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [5] $end
$var wire 1 x' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 y' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 z' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 {' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 |' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 }' \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ [0] $end
$var wire 1 ~' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 !( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 "( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 #( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 $( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 %( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 &( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 '( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 (( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 )( \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 +( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ,( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 -( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 .( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 /( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 0( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 1( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 2( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 3( \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 4( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 5( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 6( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 7( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 8( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 9( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 :( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 ;( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 <( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 =( \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 ?( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 @( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 A( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 B( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 C( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 D( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 E( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 F( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 G( \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 I( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 J( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 K( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 L( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 M( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 N( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 O( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 P( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 Q( \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 S( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 T( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 U( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 V( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 W( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 X( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 Y( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 Z( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 [( \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 ]( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 ^( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 _( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 `( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 a( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 b( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 c( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 d( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 e( \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 g( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 h( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 i( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 j( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 k( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 l( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 m( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 n( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 o( \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 q( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 r( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 s( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 t( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 u( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 v( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 w( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 x( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 y( \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 z( \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 {( \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 |( \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 }( \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 ~( \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 !) \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 ") \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 #) \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 $) \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 %) \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 &) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 ') \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 () \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 )) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 *) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 +) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 ,) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 -) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 .) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 /) \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 0) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 1) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 2) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 3) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 4) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 5) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 6) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 7) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 8) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 9) \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 ;) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 <) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 =) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 >) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 ?) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 @) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 A) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 B) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 C) \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 E) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 F) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 G) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 H) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 I) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 J) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 K) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 L) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 M) \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 O) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 P) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 Q) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 R) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 S) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 T) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 U) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 V) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 W) \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 Y) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 Z) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 [) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 \) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 ]) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 ^) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 _) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 `) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 a) \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 c) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 d) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 e) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 f) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 g) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 h) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 i) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 j) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 k) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 m) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 n) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 o) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 p) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 q) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 r) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 s) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 t) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 u) \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 v) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 w) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 x) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 y) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 z) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 {) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 |) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 }) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 ~) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 !* \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 "* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 #* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 $* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 %* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 &* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 '* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 (* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 )* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 ** \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 +* \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 -* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 .* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 /* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 0* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 1* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 2* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 3* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 4* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 5* \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 6* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 7* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 8* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 9* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 :* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 ;* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 <* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 =* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 >* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 ?* \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 A* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 B* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 C* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 D* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 E* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 F* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 G* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 H* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 I* \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 K* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 L* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 M* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 N* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 O* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 P* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 Q* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 R* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 S* \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 T* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 U* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 V* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 W* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 X* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 Y* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 Z* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 [* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 \* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 ]* \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ^* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 _* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 `* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 a* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 b* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 c* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 d* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 e* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 f* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 g* \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 i* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 j* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 k* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 l* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 m* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 n* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 o* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 p* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 q* \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 s* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 t* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 u* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 v* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 w* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 x* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 y* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 z* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 {* \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |* \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 }* \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 ~* \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 !+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 "+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 #+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 $+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 %+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 &+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 '+ \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 )+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 *+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 ++ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 ,+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 -+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 .+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 /+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 0+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 1+ \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 2+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 3+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 4+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 5+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 6+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 7+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 8+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 9+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 :+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 ;+ \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 =+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 >+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 ?+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 @+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 A+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 B+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 C+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 D+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 E+ \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 G+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 H+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 I+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 J+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 K+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 L+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 M+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 N+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 O+ \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 Q+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 R+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 S+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 T+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 U+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 V+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 W+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 X+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 Y+ \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 [+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 \+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 ]+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 ^+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 _+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 `+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 a+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 b+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 c+ \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 d+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 e+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 f+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 g+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 h+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 i+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 j+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 k+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 l+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 m+ \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 o+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 p+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 q+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 r+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 s+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 t+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 u+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 v+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 w+ \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 y+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 z+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 {+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 |+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 }+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 ~+ \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 !, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 ", \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 #, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 %, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 &, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 ', \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 (, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 ), \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 *, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 +, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 ,, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 -, \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ., \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 /, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 0, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 1, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 2, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 3, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 4, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 5, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 6, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 7, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 8, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 9, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 :, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 ;, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 <, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 =, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 >, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 ?, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 @, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 A, \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 C, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 D, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 E, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 F, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 G, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 H, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 I, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 J, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 K, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 L, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 M, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 N, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 O, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 P, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 Q, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 R, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 S, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 T, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 U, \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 W, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 X, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 Y, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 Z, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 [, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 \, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 ], \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 ^, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 _, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 a, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 b, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 c, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 d, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 e, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 f, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 g, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 h, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 i, \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 k, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 l, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 m, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 n, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 o, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 p, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 q, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 r, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 s, \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 u, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 v, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 w, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 x, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 y, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 z, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 {, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 |, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 }, \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~, \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 !- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 "- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 #- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 $- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 %- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 &- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 '- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 (- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 )- \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 +- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 ,- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 -- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 .- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 /- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 0- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 1- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 2- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 3- \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 4- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 5- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 6- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 7- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 8- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 9- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 :- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 ;- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 <- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 =- \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 ?- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 @- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 A- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 B- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 C- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 D- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 E- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 F- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 G- \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 I- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 J- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 K- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 L- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 M- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 N- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 O- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 P- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 Q- \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 S- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 T- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 U- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 V- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 W- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 X- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 Y- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 Z- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 [- \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 ]- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 ^- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 _- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 `- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 a- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 b- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 c- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 d- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 e- \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 g- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 h- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 i- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 j- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 k- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 l- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 m- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 n- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 o- \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 q- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 r- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 s- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 t- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 u- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 v- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 w- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 x- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 y- \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 z- \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 {- \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 |- \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 }- \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 ~- \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 !. \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 ". \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 #. \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 $. \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 %. \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 &. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 '. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 (. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 ). \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 *. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 +. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 ,. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 -. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 .. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 /. \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 0. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 1. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 2. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 3. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 4. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 5. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 6. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 7. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 8. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 9. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 ;. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 <. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 =. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 >. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 ?. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 @. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 A. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 B. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 C. \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 E. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 F. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 G. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 H. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 I. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 J. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 K. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 L. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 M. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 O. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 P. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 Q. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 R. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 S. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 T. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 U. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 V. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 W. \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 Y. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 Z. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 [. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 \. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 ]. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 ^. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 _. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 `. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 a. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 c. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 d. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 e. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 f. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 g. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 h. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 i. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 j. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 k. \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l. \SW[0]~input_o\ $end
$var wire 1 m. \SW[1]~input_o\ $end
$var wire 1 n. \SW[2]~input_o\ $end
$var wire 1 o. \SW[3]~input_o\ $end
$var wire 1 p. \SW[4]~input_o\ $end
$var wire 1 q. \SW[5]~input_o\ $end
$var wire 1 r. \SW[6]~input_o\ $end
$var wire 1 s. \SW[7]~input_o\ $end
$var wire 1 t. \SW[8]~input_o\ $end
$var wire 1 u. \SW[9]~input_o\ $end
$var wire 1 v. \SW[10]~input_o\ $end
$var wire 1 w. \SW[11]~input_o\ $end
$var wire 1 x. \SW[12]~input_o\ $end
$var wire 1 y. \SW[13]~input_o\ $end
$var wire 1 z. \SW[14]~input_o\ $end
$var wire 1 {. \SW[15]~input_o\ $end
$var wire 1 |. \SW[16]~input_o\ $end
$var wire 1 }. \SW[17]~input_o\ $end
$var wire 1 ~. \KEY[0]~input_o\ $end
$var wire 1 !/ \KEY[1]~input_o\ $end
$var wire 1 "/ \KEY[2]~input_o\ $end
$var wire 1 #/ \KEY[3]~input_o\ $end
$var wire 1 $/ \end1[0]~output_o\ $end
$var wire 1 %/ \end1[1]~output_o\ $end
$var wire 1 &/ \end1[2]~output_o\ $end
$var wire 1 '/ \end1[3]~output_o\ $end
$var wire 1 (/ \end1[4]~output_o\ $end
$var wire 1 )/ \end2[0]~output_o\ $end
$var wire 1 */ \end2[1]~output_o\ $end
$var wire 1 +/ \end2[2]~output_o\ $end
$var wire 1 ,/ \end2[3]~output_o\ $end
$var wire 1 -/ \end2[4]~output_o\ $end
$var wire 1 ./ \end3[0]~output_o\ $end
$var wire 1 // \end3[1]~output_o\ $end
$var wire 1 0/ \end3[2]~output_o\ $end
$var wire 1 1/ \end3[3]~output_o\ $end
$var wire 1 2/ \end3[4]~output_o\ $end
$var wire 1 3/ \saida[0]~output_o\ $end
$var wire 1 4/ \saida[1]~output_o\ $end
$var wire 1 5/ \saida[2]~output_o\ $end
$var wire 1 6/ \saida[3]~output_o\ $end
$var wire 1 7/ \saida[4]~output_o\ $end
$var wire 1 8/ \saida[5]~output_o\ $end
$var wire 1 9/ \saida[6]~output_o\ $end
$var wire 1 :/ \saida[7]~output_o\ $end
$var wire 1 ;/ \saida[8]~output_o\ $end
$var wire 1 </ \saida[9]~output_o\ $end
$var wire 1 =/ \saida[10]~output_o\ $end
$var wire 1 >/ \saida[11]~output_o\ $end
$var wire 1 ?/ \saida[12]~output_o\ $end
$var wire 1 @/ \saida[13]~output_o\ $end
$var wire 1 A/ \saida[14]~output_o\ $end
$var wire 1 B/ \saida[15]~output_o\ $end
$var wire 1 C/ \saida[16]~output_o\ $end
$var wire 1 D/ \saida[17]~output_o\ $end
$var wire 1 E/ \saida[18]~output_o\ $end
$var wire 1 F/ \saida[19]~output_o\ $end
$var wire 1 G/ \saida[20]~output_o\ $end
$var wire 1 H/ \saida[21]~output_o\ $end
$var wire 1 I/ \saida[22]~output_o\ $end
$var wire 1 J/ \saida[23]~output_o\ $end
$var wire 1 K/ \saida[24]~output_o\ $end
$var wire 1 L/ \saida[25]~output_o\ $end
$var wire 1 M/ \saida[26]~output_o\ $end
$var wire 1 N/ \saida[27]~output_o\ $end
$var wire 1 O/ \saida[28]~output_o\ $end
$var wire 1 P/ \saida[29]~output_o\ $end
$var wire 1 Q/ \saida[30]~output_o\ $end
$var wire 1 R/ \saida[31]~output_o\ $end
$var wire 1 S/ \entrada1_ULA[0]~output_o\ $end
$var wire 1 T/ \entrada1_ULA[1]~output_o\ $end
$var wire 1 U/ \entrada1_ULA[2]~output_o\ $end
$var wire 1 V/ \entrada1_ULA[3]~output_o\ $end
$var wire 1 W/ \entrada1_ULA[4]~output_o\ $end
$var wire 1 X/ \entrada1_ULA[5]~output_o\ $end
$var wire 1 Y/ \entrada1_ULA[6]~output_o\ $end
$var wire 1 Z/ \entrada1_ULA[7]~output_o\ $end
$var wire 1 [/ \entrada1_ULA[8]~output_o\ $end
$var wire 1 \/ \entrada1_ULA[9]~output_o\ $end
$var wire 1 ]/ \entrada1_ULA[10]~output_o\ $end
$var wire 1 ^/ \entrada1_ULA[11]~output_o\ $end
$var wire 1 _/ \entrada1_ULA[12]~output_o\ $end
$var wire 1 `/ \entrada1_ULA[13]~output_o\ $end
$var wire 1 a/ \entrada1_ULA[14]~output_o\ $end
$var wire 1 b/ \entrada1_ULA[15]~output_o\ $end
$var wire 1 c/ \entrada1_ULA[16]~output_o\ $end
$var wire 1 d/ \entrada1_ULA[17]~output_o\ $end
$var wire 1 e/ \entrada1_ULA[18]~output_o\ $end
$var wire 1 f/ \entrada1_ULA[19]~output_o\ $end
$var wire 1 g/ \entrada1_ULA[20]~output_o\ $end
$var wire 1 h/ \entrada1_ULA[21]~output_o\ $end
$var wire 1 i/ \entrada1_ULA[22]~output_o\ $end
$var wire 1 j/ \entrada1_ULA[23]~output_o\ $end
$var wire 1 k/ \entrada1_ULA[24]~output_o\ $end
$var wire 1 l/ \entrada1_ULA[25]~output_o\ $end
$var wire 1 m/ \entrada1_ULA[26]~output_o\ $end
$var wire 1 n/ \entrada1_ULA[27]~output_o\ $end
$var wire 1 o/ \entrada1_ULA[28]~output_o\ $end
$var wire 1 p/ \entrada1_ULA[29]~output_o\ $end
$var wire 1 q/ \entrada1_ULA[30]~output_o\ $end
$var wire 1 r/ \entrada1_ULA[31]~output_o\ $end
$var wire 1 s/ \entrada2_ULA[0]~output_o\ $end
$var wire 1 t/ \entrada2_ULA[1]~output_o\ $end
$var wire 1 u/ \entrada2_ULA[2]~output_o\ $end
$var wire 1 v/ \entrada2_ULA[3]~output_o\ $end
$var wire 1 w/ \entrada2_ULA[4]~output_o\ $end
$var wire 1 x/ \entrada2_ULA[5]~output_o\ $end
$var wire 1 y/ \entrada2_ULA[6]~output_o\ $end
$var wire 1 z/ \entrada2_ULA[7]~output_o\ $end
$var wire 1 {/ \entrada2_ULA[8]~output_o\ $end
$var wire 1 |/ \entrada2_ULA[9]~output_o\ $end
$var wire 1 }/ \entrada2_ULA[10]~output_o\ $end
$var wire 1 ~/ \entrada2_ULA[11]~output_o\ $end
$var wire 1 !0 \entrada2_ULA[12]~output_o\ $end
$var wire 1 "0 \entrada2_ULA[13]~output_o\ $end
$var wire 1 #0 \entrada2_ULA[14]~output_o\ $end
$var wire 1 $0 \entrada2_ULA[15]~output_o\ $end
$var wire 1 %0 \entrada2_ULA[16]~output_o\ $end
$var wire 1 &0 \entrada2_ULA[17]~output_o\ $end
$var wire 1 '0 \entrada2_ULA[18]~output_o\ $end
$var wire 1 (0 \entrada2_ULA[19]~output_o\ $end
$var wire 1 )0 \entrada2_ULA[20]~output_o\ $end
$var wire 1 *0 \entrada2_ULA[21]~output_o\ $end
$var wire 1 +0 \entrada2_ULA[22]~output_o\ $end
$var wire 1 ,0 \entrada2_ULA[23]~output_o\ $end
$var wire 1 -0 \entrada2_ULA[24]~output_o\ $end
$var wire 1 .0 \entrada2_ULA[25]~output_o\ $end
$var wire 1 /0 \entrada2_ULA[26]~output_o\ $end
$var wire 1 00 \entrada2_ULA[27]~output_o\ $end
$var wire 1 10 \entrada2_ULA[28]~output_o\ $end
$var wire 1 20 \entrada2_ULA[29]~output_o\ $end
$var wire 1 30 \entrada2_ULA[30]~output_o\ $end
$var wire 1 40 \entrada2_ULA[31]~output_o\ $end
$var wire 1 50 \dadoescritonoreg[0]~output_o\ $end
$var wire 1 60 \dadoescritonoreg[1]~output_o\ $end
$var wire 1 70 \dadoescritonoreg[2]~output_o\ $end
$var wire 1 80 \dadoescritonoreg[3]~output_o\ $end
$var wire 1 90 \dadoescritonoreg[4]~output_o\ $end
$var wire 1 :0 \dadoescritonoreg[5]~output_o\ $end
$var wire 1 ;0 \dadoescritonoreg[6]~output_o\ $end
$var wire 1 <0 \dadoescritonoreg[7]~output_o\ $end
$var wire 1 =0 \dadoescritonoreg[8]~output_o\ $end
$var wire 1 >0 \dadoescritonoreg[9]~output_o\ $end
$var wire 1 ?0 \dadoescritonoreg[10]~output_o\ $end
$var wire 1 @0 \dadoescritonoreg[11]~output_o\ $end
$var wire 1 A0 \dadoescritonoreg[12]~output_o\ $end
$var wire 1 B0 \dadoescritonoreg[13]~output_o\ $end
$var wire 1 C0 \dadoescritonoreg[14]~output_o\ $end
$var wire 1 D0 \dadoescritonoreg[15]~output_o\ $end
$var wire 1 E0 \dadoescritonoreg[16]~output_o\ $end
$var wire 1 F0 \dadoescritonoreg[17]~output_o\ $end
$var wire 1 G0 \dadoescritonoreg[18]~output_o\ $end
$var wire 1 H0 \dadoescritonoreg[19]~output_o\ $end
$var wire 1 I0 \dadoescritonoreg[20]~output_o\ $end
$var wire 1 J0 \dadoescritonoreg[21]~output_o\ $end
$var wire 1 K0 \dadoescritonoreg[22]~output_o\ $end
$var wire 1 L0 \dadoescritonoreg[23]~output_o\ $end
$var wire 1 M0 \dadoescritonoreg[24]~output_o\ $end
$var wire 1 N0 \dadoescritonoreg[25]~output_o\ $end
$var wire 1 O0 \dadoescritonoreg[26]~output_o\ $end
$var wire 1 P0 \dadoescritonoreg[27]~output_o\ $end
$var wire 1 Q0 \dadoescritonoreg[28]~output_o\ $end
$var wire 1 R0 \dadoescritonoreg[29]~output_o\ $end
$var wire 1 S0 \dadoescritonoreg[30]~output_o\ $end
$var wire 1 T0 \dadoescritonoreg[31]~output_o\ $end
$var wire 1 U0 \instrucao[0]~output_o\ $end
$var wire 1 V0 \instrucao[1]~output_o\ $end
$var wire 1 W0 \instrucao[2]~output_o\ $end
$var wire 1 X0 \instrucao[3]~output_o\ $end
$var wire 1 Y0 \instrucao[4]~output_o\ $end
$var wire 1 Z0 \instrucao[5]~output_o\ $end
$var wire 1 [0 \instrucao[6]~output_o\ $end
$var wire 1 \0 \instrucao[7]~output_o\ $end
$var wire 1 ]0 \instrucao[8]~output_o\ $end
$var wire 1 ^0 \instrucao[9]~output_o\ $end
$var wire 1 _0 \instrucao[10]~output_o\ $end
$var wire 1 `0 \instrucao[11]~output_o\ $end
$var wire 1 a0 \instrucao[12]~output_o\ $end
$var wire 1 b0 \instrucao[13]~output_o\ $end
$var wire 1 c0 \instrucao[14]~output_o\ $end
$var wire 1 d0 \instrucao[15]~output_o\ $end
$var wire 1 e0 \instrucao[16]~output_o\ $end
$var wire 1 f0 \instrucao[17]~output_o\ $end
$var wire 1 g0 \instrucao[18]~output_o\ $end
$var wire 1 h0 \instrucao[19]~output_o\ $end
$var wire 1 i0 \instrucao[20]~output_o\ $end
$var wire 1 j0 \instrucao[21]~output_o\ $end
$var wire 1 k0 \instrucao[22]~output_o\ $end
$var wire 1 l0 \instrucao[23]~output_o\ $end
$var wire 1 m0 \instrucao[24]~output_o\ $end
$var wire 1 n0 \instrucao[25]~output_o\ $end
$var wire 1 o0 \instrucao[26]~output_o\ $end
$var wire 1 p0 \instrucao[27]~output_o\ $end
$var wire 1 q0 \instrucao[28]~output_o\ $end
$var wire 1 r0 \instrucao[29]~output_o\ $end
$var wire 1 s0 \instrucao[30]~output_o\ $end
$var wire 1 t0 \instrucao[31]~output_o\ $end
$var wire 1 u0 \saida2[0]~output_o\ $end
$var wire 1 v0 \saida2[1]~output_o\ $end
$var wire 1 w0 \saida2[2]~output_o\ $end
$var wire 1 x0 \saida2[3]~output_o\ $end
$var wire 1 y0 \seletor~output_o\ $end
$var wire 1 z0 \LEDR[0]~output_o\ $end
$var wire 1 {0 \LEDR[1]~output_o\ $end
$var wire 1 |0 \LEDR[2]~output_o\ $end
$var wire 1 }0 \LEDR[3]~output_o\ $end
$var wire 1 ~0 \LEDR[4]~output_o\ $end
$var wire 1 !1 \LEDR[5]~output_o\ $end
$var wire 1 "1 \LEDR[6]~output_o\ $end
$var wire 1 #1 \LEDR[7]~output_o\ $end
$var wire 1 $1 \LEDR[8]~output_o\ $end
$var wire 1 %1 \LEDR[9]~output_o\ $end
$var wire 1 &1 \LEDR[10]~output_o\ $end
$var wire 1 '1 \LEDR[11]~output_o\ $end
$var wire 1 (1 \LEDR[12]~output_o\ $end
$var wire 1 )1 \LEDR[13]~output_o\ $end
$var wire 1 *1 \LEDR[14]~output_o\ $end
$var wire 1 +1 \LEDR[15]~output_o\ $end
$var wire 1 ,1 \LEDR[16]~output_o\ $end
$var wire 1 -1 \LEDR[17]~output_o\ $end
$var wire 1 .1 \LEDG[0]~output_o\ $end
$var wire 1 /1 \LEDG[1]~output_o\ $end
$var wire 1 01 \LEDG[2]~output_o\ $end
$var wire 1 11 \LEDG[3]~output_o\ $end
$var wire 1 21 \LEDG[4]~output_o\ $end
$var wire 1 31 \LEDG[5]~output_o\ $end
$var wire 1 41 \LEDG[6]~output_o\ $end
$var wire 1 51 \LEDG[7]~output_o\ $end
$var wire 1 61 \HEX0[0]~output_o\ $end
$var wire 1 71 \HEX0[1]~output_o\ $end
$var wire 1 81 \HEX0[2]~output_o\ $end
$var wire 1 91 \HEX0[3]~output_o\ $end
$var wire 1 :1 \HEX0[4]~output_o\ $end
$var wire 1 ;1 \HEX0[5]~output_o\ $end
$var wire 1 <1 \HEX0[6]~output_o\ $end
$var wire 1 =1 \HEX1[0]~output_o\ $end
$var wire 1 >1 \HEX1[1]~output_o\ $end
$var wire 1 ?1 \HEX1[2]~output_o\ $end
$var wire 1 @1 \HEX1[3]~output_o\ $end
$var wire 1 A1 \HEX1[4]~output_o\ $end
$var wire 1 B1 \HEX1[5]~output_o\ $end
$var wire 1 C1 \HEX1[6]~output_o\ $end
$var wire 1 D1 \CLOCK_50~input_o\ $end
$var wire 1 E1 \PC|q[2]~8_combout\ $end
$var wire 1 F1 \PC|q[2]~9\ $end
$var wire 1 G1 \PC|q[3]~10_combout\ $end
$var wire 1 H1 \PC|q[3]~11\ $end
$var wire 1 I1 \PC|q[4]~12_combout\ $end
$var wire 1 J1 \PC|q[4]~13\ $end
$var wire 1 K1 \PC|q[5]~14_combout\ $end
$var wire 1 L1 \PC|q[5]~15\ $end
$var wire 1 M1 \PC|q[6]~16_combout\ $end
$var wire 1 N1 \PC|q[6]~17\ $end
$var wire 1 O1 \PC|q[7]~18_combout\ $end
$var wire 1 P1 \PC|q[7]~19\ $end
$var wire 1 Q1 \PC|q[8]~20_combout\ $end
$var wire 1 R1 \PC|q[8]~21\ $end
$var wire 1 S1 \PC|q[9]~22_combout\ $end
$var wire 1 T1 \memoriaInst|rom~3_combout\ $end
$var wire 1 U1 \memoriaInst|rom~16_combout\ $end
$var wire 1 V1 \memoriaInst|rom~17_combout\ $end
$var wire 1 W1 \memoriaInst|rom~0_combout\ $end
$var wire 1 X1 \memoriaInst|rom~22_combout\ $end
$var wire 1 Y1 \memoriaInst|rom~23_combout\ $end
$var wire 1 Z1 \memoriaInst|rom~1_combout\ $end
$var wire 1 [1 \memoriaInst|rom~2_combout\ $end
$var wire 1 \1 \memoriaInst|rom~6_combout\ $end
$var wire 1 ]1 \memoriaInst|rom~13_combout\ $end
$var wire 1 ^1 \memoriaInst|rom~10_combout\ $end
$var wire 1 _1 \memoriaInst|rom~15_combout\ $end
$var wire 1 `1 \memoriaInst|rom~18_combout\ $end
$var wire 1 a1 \memoriaInst|rom~19_combout\ $end
$var wire 1 b1 \memoriaInst|rom~20_combout\ $end
$var wire 1 c1 \memoriaInst|rom~21_combout\ $end
$var wire 1 d1 \memoriaInst|rom~11_combout\ $end
$var wire 1 e1 \memoriaInst|rom~25_combout\ $end
$var wire 1 f1 \memoriaInst|rom~26_combout\ $end
$var wire 1 g1 \memoriaInst|rom~24_combout\ $end
$var wire 1 h1 \fd_ctrl|op_code_aux~0_combout\ $end
$var wire 1 i1 \mux_RtRd|Y[0]~0_combout\ $end
$var wire 1 j1 \memoriaInst|rom~4_combout\ $end
$var wire 1 k1 \memoriaInst|rom~12_combout\ $end
$var wire 1 l1 \mux_RtRd|Y[1]~1_combout\ $end
$var wire 1 m1 \memoriaInst|rom~14_combout\ $end
$var wire 1 n1 \mux_RtRd|Y[2]~2_combout\ $end
$var wire 1 o1 \mux_RtRd|Y[3]~3_combout\ $end
$var wire 1 p1 \memoriaInst|rom~7_combout\ $end
$var wire 1 q1 \memoriaInst|rom~8_combout\ $end
$var wire 1 r1 \memoriaInst|rom~9_combout\ $end
$var wire 1 s1 \IF_ID|q[5]~0_combout\ $end
$var wire 1 t1 \ula_ctrl|ula_ctrl[0]~0_combout\ $end
$var wire 1 u1 \memoriaInst|rom~5_combout\ $end
$var wire 1 v1 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ $end
$var wire 1 w1 \fd_ctrl|Equal1~0_combout\ $end
$var wire 1 x1 \mux_ULA|Y[6]~6_combout\ $end
$var wire 1 y1 \fd_ctrl|saida_fluxo[8]~0_combout\ $end
$var wire 1 z1 \regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 {1 \regs|registrador~38_combout\ $end
$var wire 1 |1 \regs|registrador~39_combout\ $end
$var wire 1 }1 \regs|registrador~40_combout\ $end
$var wire 1 ~1 \regs|Equal1~0_combout\ $end
$var wire 1 !2 \regs|saidaB[6]~26_combout\ $end
$var wire 1 "2 \mux_Rt_im|Y[6]~26_combout\ $end
$var wire 1 #2 \regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 $2 \regs|registrador~41_combout\ $end
$var wire 1 %2 \regs|registrador~42_combout\ $end
$var wire 1 &2 \regs|registrador~43_combout\ $end
$var wire 1 '2 \regs|Equal0~0_combout\ $end
$var wire 1 (2 \regs|saidaA[6]~26_combout\ $end
$var wire 1 )2 \ula|full_adder|c_out[6]~6_combout\ $end
$var wire 1 *2 \ula_ctrl|ula_ctrl[0]~2_combout\ $end
$var wire 1 +2 \ula_ctrl|ula_ctrl[1]~1_combout\ $end
$var wire 1 ,2 \regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 -2 \regs|saidaB[7]~25_combout\ $end
$var wire 1 .2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ $end
$var wire 1 /2 \mux_ULA|Y[7]~7_combout\ $end
$var wire 1 02 \regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 12 \regs|saidaA[7]~25_combout\ $end
$var wire 1 22 \mux_Rt_im|Y[7]~25_combout\ $end
$var wire 1 32 \ula|mux4|Mux24~0_combout\ $end
$var wire 1 42 \ula|mux4|Mux24~1_combout\ $end
$var wire 1 52 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ $end
$var wire 1 62 \mux_ULA|Y[5]~5_combout\ $end
$var wire 1 72 \regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 82 \regs|saidaB[5]~27_combout\ $end
$var wire 1 92 \mux_Rt_im|Y[5]~27_combout\ $end
$var wire 1 :2 \regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 ;2 \regs|saidaA[5]~27_combout\ $end
$var wire 1 <2 \ula|full_adder|c_out[5]~5_combout\ $end
$var wire 1 =2 \ula|mux4|Mux25~0_combout\ $end
$var wire 1 >2 \ula|mux4|Mux25~1_combout\ $end
$var wire 1 ?2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ $end
$var wire 1 @2 \mux_ULA|Y[4]~4_combout\ $end
$var wire 1 A2 \regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 B2 \regs|saidaB[4]~28_combout\ $end
$var wire 1 C2 \mux_Rt_im|Y[4]~28_combout\ $end
$var wire 1 D2 \regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 E2 \regs|saidaA[4]~28_combout\ $end
$var wire 1 F2 \ula|full_adder|c_out[4]~4_combout\ $end
$var wire 1 G2 \ula|mux4|Mux26~0_combout\ $end
$var wire 1 H2 \ula|mux4|Mux26~1_combout\ $end
$var wire 1 I2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ $end
$var wire 1 J2 \mux_ULA|Y[3]~3_combout\ $end
$var wire 1 K2 \regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 L2 \regs|saidaB[3]~29_combout\ $end
$var wire 1 M2 \mux_Rt_im|Y[3]~29_combout\ $end
$var wire 1 N2 \regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 O2 \regs|saidaA[3]~29_combout\ $end
$var wire 1 P2 \ula|full_adder|c_out[3]~3_combout\ $end
$var wire 1 Q2 \ula|mux4|Mux27~0_combout\ $end
$var wire 1 R2 \ula|mux4|Mux27~1_combout\ $end
$var wire 1 S2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ $end
$var wire 1 T2 \mux_ULA|Y[2]~2_combout\ $end
$var wire 1 U2 \regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 V2 \regs|saidaB[2]~30_combout\ $end
$var wire 1 W2 \mux_Rt_im|Y[2]~30_combout\ $end
$var wire 1 X2 \regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 Y2 \regs|saidaA[2]~30_combout\ $end
$var wire 1 Z2 \ula|full_adder|c_out[2]~2_combout\ $end
$var wire 1 [2 \ula|mux4|Mux28~0_combout\ $end
$var wire 1 \2 \ula|mux4|Mux28~1_combout\ $end
$var wire 1 ]2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ $end
$var wire 1 ^2 \regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 _2 \regs|saidaA[0]~0_combout\ $end
$var wire 1 `2 \ula|full_adder|c_out[0]~0_combout\ $end
$var wire 1 a2 \regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 b2 \regs|saidaA[1]~31_combout\ $end
$var wire 1 c2 \ula|mux4|Mux30~0_combout\ $end
$var wire 1 d2 \ula|mux4|Mux30~1_combout\ $end
$var wire 1 e2 \mux_ULA|Y[1]~1_combout\ $end
$var wire 1 f2 \regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 g2 \regs|saidaB[1]~31_combout\ $end
$var wire 1 h2 \mux_Rt_im|Y[1]~31_combout\ $end
$var wire 1 i2 \ula|full_adder|c_out[1]~1_combout\ $end
$var wire 1 j2 \ula|mux4|Mux29~0_combout\ $end
$var wire 1 k2 \ula|mux4|Mux29~1_combout\ $end
$var wire 1 l2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 m2 \mux_ULA|Y[0]~0_combout\ $end
$var wire 1 n2 \regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 o2 \regs|saidaB[0]~0_combout\ $end
$var wire 1 p2 \mux_Rt_im|Y[0]~0_combout\ $end
$var wire 1 q2 \ula|mux4|Mux31~2_combout\ $end
$var wire 1 r2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ $end
$var wire 1 s2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ $end
$var wire 1 t2 \regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 u2 \regs|saidaA[30]~2_combout\ $end
$var wire 1 v2 \ula|mux4|Mux1~0_combout\ $end
$var wire 1 w2 \ula|mux4|Mux2~1_combout\ $end
$var wire 1 x2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ $end
$var wire 1 y2 \regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 z2 \regs|saidaA[29]~3_combout\ $end
$var wire 1 {2 \ula|mux4|Mux2~0_combout\ $end
$var wire 1 |2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ $end
$var wire 1 }2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ $end
$var wire 1 ~2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ $end
$var wire 1 !3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ $end
$var wire 1 "3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ $end
$var wire 1 #3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ $end
$var wire 1 $3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ $end
$var wire 1 %3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ $end
$var wire 1 &3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ $end
$var wire 1 '3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ $end
$var wire 1 (3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ $end
$var wire 1 )3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ $end
$var wire 1 *3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ $end
$var wire 1 +3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ $end
$var wire 1 ,3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ $end
$var wire 1 -3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ $end
$var wire 1 .3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ $end
$var wire 1 /3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ $end
$var wire 1 03 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ $end
$var wire 1 13 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ $end
$var wire 1 23 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ $end
$var wire 1 33 \ula|full_adder|c_out[7]~7_combout\ $end
$var wire 1 43 \regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 53 \regs|saidaA[8]~24_combout\ $end
$var wire 1 63 \ula|mux4|Mux23~0_combout\ $end
$var wire 1 73 \ula|mux4|Mux23~1_combout\ $end
$var wire 1 83 \mux_ULA|Y[8]~8_combout\ $end
$var wire 1 93 \regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 :3 \regs|saidaB[8]~24_combout\ $end
$var wire 1 ;3 \mux_Rt_im|Y[8]~24_combout\ $end
$var wire 1 <3 \ula|full_adder|c_out[8]~8_combout\ $end
$var wire 1 =3 \regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 >3 \regs|saidaA[9]~23_combout\ $end
$var wire 1 ?3 \ula|mux4|Mux22~0_combout\ $end
$var wire 1 @3 \ula|mux4|Mux22~1_combout\ $end
$var wire 1 A3 \mux_ULA|Y[9]~9_combout\ $end
$var wire 1 B3 \regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 C3 \regs|saidaB[9]~23_combout\ $end
$var wire 1 D3 \mux_Rt_im|Y[9]~23_combout\ $end
$var wire 1 E3 \ula|full_adder|c_out[9]~9_combout\ $end
$var wire 1 F3 \regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 G3 \regs|saidaA[10]~22_combout\ $end
$var wire 1 H3 \ula|mux4|Mux21~0_combout\ $end
$var wire 1 I3 \ula|mux4|Mux21~1_combout\ $end
$var wire 1 J3 \mux_ULA|Y[10]~10_combout\ $end
$var wire 1 K3 \regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 L3 \regs|saidaB[10]~22_combout\ $end
$var wire 1 M3 \mux_Rt_im|Y[10]~22_combout\ $end
$var wire 1 N3 \ula|full_adder|c_out[10]~10_combout\ $end
$var wire 1 O3 \regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 P3 \regs|saidaA[11]~21_combout\ $end
$var wire 1 Q3 \ula|mux4|Mux20~0_combout\ $end
$var wire 1 R3 \ula|mux4|Mux20~1_combout\ $end
$var wire 1 S3 \mux_ULA|Y[11]~11_combout\ $end
$var wire 1 T3 \regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 U3 \regs|saidaB[11]~21_combout\ $end
$var wire 1 V3 \mux_Rt_im|Y[11]~21_combout\ $end
$var wire 1 W3 \ula|full_adder|c_out[11]~11_combout\ $end
$var wire 1 X3 \regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 Y3 \regs|saidaA[12]~20_combout\ $end
$var wire 1 Z3 \ula|mux4|Mux19~0_combout\ $end
$var wire 1 [3 \ula|mux4|Mux19~1_combout\ $end
$var wire 1 \3 \mux_ULA|Y[12]~12_combout\ $end
$var wire 1 ]3 \regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 ^3 \regs|saidaB[12]~20_combout\ $end
$var wire 1 _3 \mux_Rt_im|Y[12]~20_combout\ $end
$var wire 1 `3 \ula|full_adder|c_out[12]~12_combout\ $end
$var wire 1 a3 \regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 b3 \regs|saidaA[13]~19_combout\ $end
$var wire 1 c3 \ula|mux4|Mux18~0_combout\ $end
$var wire 1 d3 \ula|mux4|Mux18~1_combout\ $end
$var wire 1 e3 \mux_ULA|Y[13]~13_combout\ $end
$var wire 1 f3 \regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 g3 \regs|saidaB[13]~19_combout\ $end
$var wire 1 h3 \mux_Rt_im|Y[13]~19_combout\ $end
$var wire 1 i3 \ula|full_adder|c_out[13]~13_combout\ $end
$var wire 1 j3 \regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 k3 \regs|saidaA[14]~18_combout\ $end
$var wire 1 l3 \ula|mux4|Mux17~0_combout\ $end
$var wire 1 m3 \ula|mux4|Mux17~1_combout\ $end
$var wire 1 n3 \mux_ULA|Y[14]~14_combout\ $end
$var wire 1 o3 \regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 p3 \regs|saidaB[14]~18_combout\ $end
$var wire 1 q3 \mux_Rt_im|Y[14]~18_combout\ $end
$var wire 1 r3 \ula|full_adder|c_out[14]~14_combout\ $end
$var wire 1 s3 \regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 t3 \regs|saidaA[15]~17_combout\ $end
$var wire 1 u3 \ula|mux4|Mux16~0_combout\ $end
$var wire 1 v3 \ula|mux4|Mux16~1_combout\ $end
$var wire 1 w3 \mux_ULA|Y[15]~15_combout\ $end
$var wire 1 x3 \regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 y3 \regs|saidaB[15]~17_combout\ $end
$var wire 1 z3 \mux_Rt_im|Y[15]~17_combout\ $end
$var wire 1 {3 \ula|full_adder|c_out[15]~15_combout\ $end
$var wire 1 |3 \regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 }3 \regs|saidaA[16]~16_combout\ $end
$var wire 1 ~3 \ula|mux4|Mux15~0_combout\ $end
$var wire 1 !4 \ula|mux4|Mux15~1_combout\ $end
$var wire 1 "4 \mux_ULA|Y[16]~16_combout\ $end
$var wire 1 #4 \regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 $4 \regs|saidaB[16]~16_combout\ $end
$var wire 1 %4 \mux_Rt_im|Y[16]~16_combout\ $end
$var wire 1 &4 \ula|full_adder|c_out[16]~16_combout\ $end
$var wire 1 '4 \regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 (4 \regs|saidaA[17]~15_combout\ $end
$var wire 1 )4 \ula|mux4|Mux14~0_combout\ $end
$var wire 1 *4 \ula|mux4|Mux14~1_combout\ $end
$var wire 1 +4 \mux_ULA|Y[17]~17_combout\ $end
$var wire 1 ,4 \regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 -4 \regs|saidaB[17]~15_combout\ $end
$var wire 1 .4 \mux_Rt_im|Y[17]~15_combout\ $end
$var wire 1 /4 \ula|full_adder|c_out[17]~17_combout\ $end
$var wire 1 04 \regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 14 \regs|saidaA[18]~14_combout\ $end
$var wire 1 24 \ula|mux4|Mux13~0_combout\ $end
$var wire 1 34 \ula|mux4|Mux13~1_combout\ $end
$var wire 1 44 \mux_ULA|Y[18]~18_combout\ $end
$var wire 1 54 \regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 64 \regs|saidaB[18]~14_combout\ $end
$var wire 1 74 \mux_Rt_im|Y[18]~14_combout\ $end
$var wire 1 84 \ula|full_adder|c_out[18]~18_combout\ $end
$var wire 1 94 \regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 :4 \regs|saidaA[19]~13_combout\ $end
$var wire 1 ;4 \ula|mux4|Mux12~0_combout\ $end
$var wire 1 <4 \ula|mux4|Mux12~1_combout\ $end
$var wire 1 =4 \mux_ULA|Y[19]~19_combout\ $end
$var wire 1 >4 \regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 ?4 \regs|saidaB[19]~13_combout\ $end
$var wire 1 @4 \mux_Rt_im|Y[19]~13_combout\ $end
$var wire 1 A4 \ula|full_adder|c_out[19]~19_combout\ $end
$var wire 1 B4 \regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 C4 \regs|saidaA[20]~12_combout\ $end
$var wire 1 D4 \ula|mux4|Mux11~0_combout\ $end
$var wire 1 E4 \ula|mux4|Mux11~1_combout\ $end
$var wire 1 F4 \mux_ULA|Y[20]~20_combout\ $end
$var wire 1 G4 \regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 H4 \regs|saidaB[20]~12_combout\ $end
$var wire 1 I4 \mux_Rt_im|Y[20]~12_combout\ $end
$var wire 1 J4 \ula|full_adder|c_out[20]~20_combout\ $end
$var wire 1 K4 \regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 L4 \regs|saidaA[21]~11_combout\ $end
$var wire 1 M4 \ula|mux4|Mux10~0_combout\ $end
$var wire 1 N4 \ula|mux4|Mux10~1_combout\ $end
$var wire 1 O4 \mux_ULA|Y[21]~21_combout\ $end
$var wire 1 P4 \regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 Q4 \regs|saidaB[21]~11_combout\ $end
$var wire 1 R4 \mux_Rt_im|Y[21]~11_combout\ $end
$var wire 1 S4 \ula|full_adder|c_out[21]~21_combout\ $end
$var wire 1 T4 \regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 U4 \regs|saidaA[22]~10_combout\ $end
$var wire 1 V4 \ula|mux4|Mux9~0_combout\ $end
$var wire 1 W4 \ula|mux4|Mux9~1_combout\ $end
$var wire 1 X4 \mux_ULA|Y[22]~22_combout\ $end
$var wire 1 Y4 \regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 Z4 \regs|saidaB[22]~10_combout\ $end
$var wire 1 [4 \mux_Rt_im|Y[22]~10_combout\ $end
$var wire 1 \4 \ula|full_adder|c_out[22]~22_combout\ $end
$var wire 1 ]4 \regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 ^4 \regs|saidaA[23]~9_combout\ $end
$var wire 1 _4 \ula|mux4|Mux8~0_combout\ $end
$var wire 1 `4 \ula|mux4|Mux8~1_combout\ $end
$var wire 1 a4 \mux_ULA|Y[23]~23_combout\ $end
$var wire 1 b4 \regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 c4 \regs|saidaB[23]~9_combout\ $end
$var wire 1 d4 \mux_Rt_im|Y[23]~9_combout\ $end
$var wire 1 e4 \ula|full_adder|c_out[23]~23_combout\ $end
$var wire 1 f4 \regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 g4 \regs|saidaA[24]~8_combout\ $end
$var wire 1 h4 \ula|mux4|Mux7~0_combout\ $end
$var wire 1 i4 \ula|mux4|Mux7~1_combout\ $end
$var wire 1 j4 \mux_ULA|Y[24]~24_combout\ $end
$var wire 1 k4 \regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 l4 \regs|saidaB[24]~8_combout\ $end
$var wire 1 m4 \mux_Rt_im|Y[24]~8_combout\ $end
$var wire 1 n4 \ula|full_adder|c_out[24]~24_combout\ $end
$var wire 1 o4 \regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 p4 \regs|saidaA[25]~7_combout\ $end
$var wire 1 q4 \ula|mux4|Mux6~0_combout\ $end
$var wire 1 r4 \ula|mux4|Mux6~1_combout\ $end
$var wire 1 s4 \mux_ULA|Y[25]~25_combout\ $end
$var wire 1 t4 \regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 u4 \regs|saidaB[25]~7_combout\ $end
$var wire 1 v4 \mux_Rt_im|Y[25]~7_combout\ $end
$var wire 1 w4 \ula|full_adder|c_out[25]~25_combout\ $end
$var wire 1 x4 \regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 y4 \regs|saidaA[26]~6_combout\ $end
$var wire 1 z4 \ula|mux4|Mux5~0_combout\ $end
$var wire 1 {4 \ula|mux4|Mux5~1_combout\ $end
$var wire 1 |4 \mux_ULA|Y[26]~26_combout\ $end
$var wire 1 }4 \regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 ~4 \regs|saidaB[26]~6_combout\ $end
$var wire 1 !5 \mux_Rt_im|Y[26]~6_combout\ $end
$var wire 1 "5 \ula|full_adder|c_out[26]~26_combout\ $end
$var wire 1 #5 \regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 $5 \regs|saidaA[27]~5_combout\ $end
$var wire 1 %5 \ula|mux4|Mux4~0_combout\ $end
$var wire 1 &5 \ula|mux4|Mux4~1_combout\ $end
$var wire 1 '5 \mux_ULA|Y[27]~27_combout\ $end
$var wire 1 (5 \regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 )5 \regs|saidaB[27]~5_combout\ $end
$var wire 1 *5 \mux_Rt_im|Y[27]~5_combout\ $end
$var wire 1 +5 \ula|full_adder|c_out[27]~27_combout\ $end
$var wire 1 ,5 \regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 -5 \regs|saidaA[28]~4_combout\ $end
$var wire 1 .5 \ula|mux4|Mux3~0_combout\ $end
$var wire 1 /5 \ula|mux4|Mux3~1_combout\ $end
$var wire 1 05 \mux_ULA|Y[28]~28_combout\ $end
$var wire 1 15 \regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 25 \regs|saidaB[28]~4_combout\ $end
$var wire 1 35 \mux_Rt_im|Y[28]~4_combout\ $end
$var wire 1 45 \ula|full_adder|c_out[28]~28_combout\ $end
$var wire 1 55 \ula|mux4|Mux2~2_combout\ $end
$var wire 1 65 \mux_ULA|Y[29]~29_combout\ $end
$var wire 1 75 \regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 85 \regs|saidaB[29]~3_combout\ $end
$var wire 1 95 \mux_Rt_im|Y[29]~3_combout\ $end
$var wire 1 :5 \ula|full_adder|c_out[29]~29_combout\ $end
$var wire 1 ;5 \ula|mux4|Mux1~1_combout\ $end
$var wire 1 <5 \mux_ULA|Y[30]~30_combout\ $end
$var wire 1 =5 \regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 >5 \regs|saidaB[30]~2_combout\ $end
$var wire 1 ?5 \mux_Rt_im|Y[30]~2_combout\ $end
$var wire 1 @5 \ula|full_adder|c_out[30]~30_combout\ $end
$var wire 1 A5 \regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 B5 \regs|saidaA[31]~1_combout\ $end
$var wire 1 C5 \mux_Rt_im|Y[31]~1_combout\ $end
$var wire 1 D5 \ula|mux4|Mux0~0_combout\ $end
$var wire 1 E5 \ula|mux4|Mux0~1_combout\ $end
$var wire 1 F5 \mux_ULA|Y[31]~31_combout\ $end
$var wire 1 G5 \regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 H5 \regs|saidaB[31]~1_combout\ $end
$var wire 1 I5 \ula|mux4|Mux31~4_combout\ $end
$var wire 1 J5 \ula|mux4|Mux31~3_combout\ $end
$var wire 1 K5 \ID_EX|q\ [146] $end
$var wire 1 L5 \ID_EX|q\ [145] $end
$var wire 1 M5 \ID_EX|q\ [144] $end
$var wire 1 N5 \ID_EX|q\ [143] $end
$var wire 1 O5 \ID_EX|q\ [142] $end
$var wire 1 P5 \ID_EX|q\ [141] $end
$var wire 1 Q5 \ID_EX|q\ [140] $end
$var wire 1 R5 \ID_EX|q\ [139] $end
$var wire 1 S5 \ID_EX|q\ [138] $end
$var wire 1 T5 \ID_EX|q\ [137] $end
$var wire 1 U5 \ID_EX|q\ [136] $end
$var wire 1 V5 \ID_EX|q\ [135] $end
$var wire 1 W5 \ID_EX|q\ [134] $end
$var wire 1 X5 \ID_EX|q\ [133] $end
$var wire 1 Y5 \ID_EX|q\ [132] $end
$var wire 1 Z5 \ID_EX|q\ [131] $end
$var wire 1 [5 \ID_EX|q\ [130] $end
$var wire 1 \5 \ID_EX|q\ [129] $end
$var wire 1 ]5 \ID_EX|q\ [128] $end
$var wire 1 ^5 \ID_EX|q\ [127] $end
$var wire 1 _5 \ID_EX|q\ [126] $end
$var wire 1 `5 \ID_EX|q\ [125] $end
$var wire 1 a5 \ID_EX|q\ [124] $end
$var wire 1 b5 \ID_EX|q\ [123] $end
$var wire 1 c5 \ID_EX|q\ [122] $end
$var wire 1 d5 \ID_EX|q\ [121] $end
$var wire 1 e5 \ID_EX|q\ [120] $end
$var wire 1 f5 \ID_EX|q\ [119] $end
$var wire 1 g5 \ID_EX|q\ [118] $end
$var wire 1 h5 \ID_EX|q\ [117] $end
$var wire 1 i5 \ID_EX|q\ [116] $end
$var wire 1 j5 \ID_EX|q\ [115] $end
$var wire 1 k5 \ID_EX|q\ [114] $end
$var wire 1 l5 \ID_EX|q\ [113] $end
$var wire 1 m5 \ID_EX|q\ [112] $end
$var wire 1 n5 \ID_EX|q\ [111] $end
$var wire 1 o5 \ID_EX|q\ [110] $end
$var wire 1 p5 \ID_EX|q\ [109] $end
$var wire 1 q5 \ID_EX|q\ [108] $end
$var wire 1 r5 \ID_EX|q\ [107] $end
$var wire 1 s5 \ID_EX|q\ [106] $end
$var wire 1 t5 \ID_EX|q\ [105] $end
$var wire 1 u5 \ID_EX|q\ [104] $end
$var wire 1 v5 \ID_EX|q\ [103] $end
$var wire 1 w5 \ID_EX|q\ [102] $end
$var wire 1 x5 \ID_EX|q\ [101] $end
$var wire 1 y5 \ID_EX|q\ [100] $end
$var wire 1 z5 \ID_EX|q\ [99] $end
$var wire 1 {5 \ID_EX|q\ [98] $end
$var wire 1 |5 \ID_EX|q\ [97] $end
$var wire 1 }5 \ID_EX|q\ [96] $end
$var wire 1 ~5 \ID_EX|q\ [95] $end
$var wire 1 !6 \ID_EX|q\ [94] $end
$var wire 1 "6 \ID_EX|q\ [93] $end
$var wire 1 #6 \ID_EX|q\ [92] $end
$var wire 1 $6 \ID_EX|q\ [91] $end
$var wire 1 %6 \ID_EX|q\ [90] $end
$var wire 1 &6 \ID_EX|q\ [89] $end
$var wire 1 '6 \ID_EX|q\ [88] $end
$var wire 1 (6 \ID_EX|q\ [87] $end
$var wire 1 )6 \ID_EX|q\ [86] $end
$var wire 1 *6 \ID_EX|q\ [85] $end
$var wire 1 +6 \ID_EX|q\ [84] $end
$var wire 1 ,6 \ID_EX|q\ [83] $end
$var wire 1 -6 \ID_EX|q\ [82] $end
$var wire 1 .6 \ID_EX|q\ [81] $end
$var wire 1 /6 \ID_EX|q\ [80] $end
$var wire 1 06 \ID_EX|q\ [79] $end
$var wire 1 16 \ID_EX|q\ [78] $end
$var wire 1 26 \ID_EX|q\ [77] $end
$var wire 1 36 \ID_EX|q\ [76] $end
$var wire 1 46 \ID_EX|q\ [75] $end
$var wire 1 56 \ID_EX|q\ [74] $end
$var wire 1 66 \ID_EX|q\ [73] $end
$var wire 1 76 \ID_EX|q\ [72] $end
$var wire 1 86 \ID_EX|q\ [71] $end
$var wire 1 96 \ID_EX|q\ [70] $end
$var wire 1 :6 \ID_EX|q\ [69] $end
$var wire 1 ;6 \ID_EX|q\ [68] $end
$var wire 1 <6 \ID_EX|q\ [67] $end
$var wire 1 =6 \ID_EX|q\ [66] $end
$var wire 1 >6 \ID_EX|q\ [65] $end
$var wire 1 ?6 \ID_EX|q\ [64] $end
$var wire 1 @6 \ID_EX|q\ [63] $end
$var wire 1 A6 \ID_EX|q\ [62] $end
$var wire 1 B6 \ID_EX|q\ [61] $end
$var wire 1 C6 \ID_EX|q\ [60] $end
$var wire 1 D6 \ID_EX|q\ [59] $end
$var wire 1 E6 \ID_EX|q\ [58] $end
$var wire 1 F6 \ID_EX|q\ [57] $end
$var wire 1 G6 \ID_EX|q\ [56] $end
$var wire 1 H6 \ID_EX|q\ [55] $end
$var wire 1 I6 \ID_EX|q\ [54] $end
$var wire 1 J6 \ID_EX|q\ [53] $end
$var wire 1 K6 \ID_EX|q\ [52] $end
$var wire 1 L6 \ID_EX|q\ [51] $end
$var wire 1 M6 \ID_EX|q\ [50] $end
$var wire 1 N6 \ID_EX|q\ [49] $end
$var wire 1 O6 \ID_EX|q\ [48] $end
$var wire 1 P6 \ID_EX|q\ [47] $end
$var wire 1 Q6 \ID_EX|q\ [46] $end
$var wire 1 R6 \ID_EX|q\ [45] $end
$var wire 1 S6 \ID_EX|q\ [44] $end
$var wire 1 T6 \ID_EX|q\ [43] $end
$var wire 1 U6 \ID_EX|q\ [42] $end
$var wire 1 V6 \ID_EX|q\ [41] $end
$var wire 1 W6 \ID_EX|q\ [40] $end
$var wire 1 X6 \ID_EX|q\ [39] $end
$var wire 1 Y6 \ID_EX|q\ [38] $end
$var wire 1 Z6 \ID_EX|q\ [37] $end
$var wire 1 [6 \ID_EX|q\ [36] $end
$var wire 1 \6 \ID_EX|q\ [35] $end
$var wire 1 ]6 \ID_EX|q\ [34] $end
$var wire 1 ^6 \ID_EX|q\ [33] $end
$var wire 1 _6 \ID_EX|q\ [32] $end
$var wire 1 `6 \ID_EX|q\ [31] $end
$var wire 1 a6 \ID_EX|q\ [30] $end
$var wire 1 b6 \ID_EX|q\ [29] $end
$var wire 1 c6 \ID_EX|q\ [28] $end
$var wire 1 d6 \ID_EX|q\ [27] $end
$var wire 1 e6 \ID_EX|q\ [26] $end
$var wire 1 f6 \ID_EX|q\ [25] $end
$var wire 1 g6 \ID_EX|q\ [24] $end
$var wire 1 h6 \ID_EX|q\ [23] $end
$var wire 1 i6 \ID_EX|q\ [22] $end
$var wire 1 j6 \ID_EX|q\ [21] $end
$var wire 1 k6 \ID_EX|q\ [20] $end
$var wire 1 l6 \ID_EX|q\ [19] $end
$var wire 1 m6 \ID_EX|q\ [18] $end
$var wire 1 n6 \ID_EX|q\ [17] $end
$var wire 1 o6 \ID_EX|q\ [16] $end
$var wire 1 p6 \ID_EX|q\ [15] $end
$var wire 1 q6 \ID_EX|q\ [14] $end
$var wire 1 r6 \ID_EX|q\ [13] $end
$var wire 1 s6 \ID_EX|q\ [12] $end
$var wire 1 t6 \ID_EX|q\ [11] $end
$var wire 1 u6 \ID_EX|q\ [10] $end
$var wire 1 v6 \ID_EX|q\ [9] $end
$var wire 1 w6 \ID_EX|q\ [8] $end
$var wire 1 x6 \ID_EX|q\ [7] $end
$var wire 1 y6 \ID_EX|q\ [6] $end
$var wire 1 z6 \ID_EX|q\ [5] $end
$var wire 1 {6 \ID_EX|q\ [4] $end
$var wire 1 |6 \ID_EX|q\ [3] $end
$var wire 1 }6 \ID_EX|q\ [2] $end
$var wire 1 ~6 \ID_EX|q\ [1] $end
$var wire 1 !7 \ID_EX|q\ [0] $end
$var wire 1 "7 \PC|q\ [31] $end
$var wire 1 #7 \PC|q\ [30] $end
$var wire 1 $7 \PC|q\ [29] $end
$var wire 1 %7 \PC|q\ [28] $end
$var wire 1 &7 \PC|q\ [27] $end
$var wire 1 '7 \PC|q\ [26] $end
$var wire 1 (7 \PC|q\ [25] $end
$var wire 1 )7 \PC|q\ [24] $end
$var wire 1 *7 \PC|q\ [23] $end
$var wire 1 +7 \PC|q\ [22] $end
$var wire 1 ,7 \PC|q\ [21] $end
$var wire 1 -7 \PC|q\ [20] $end
$var wire 1 .7 \PC|q\ [19] $end
$var wire 1 /7 \PC|q\ [18] $end
$var wire 1 07 \PC|q\ [17] $end
$var wire 1 17 \PC|q\ [16] $end
$var wire 1 27 \PC|q\ [15] $end
$var wire 1 37 \PC|q\ [14] $end
$var wire 1 47 \PC|q\ [13] $end
$var wire 1 57 \PC|q\ [12] $end
$var wire 1 67 \PC|q\ [11] $end
$var wire 1 77 \PC|q\ [10] $end
$var wire 1 87 \PC|q\ [9] $end
$var wire 1 97 \PC|q\ [8] $end
$var wire 1 :7 \PC|q\ [7] $end
$var wire 1 ;7 \PC|q\ [6] $end
$var wire 1 <7 \PC|q\ [5] $end
$var wire 1 =7 \PC|q\ [4] $end
$var wire 1 >7 \PC|q\ [3] $end
$var wire 1 ?7 \PC|q\ [2] $end
$var wire 1 @7 \PC|q\ [1] $end
$var wire 1 A7 \PC|q\ [0] $end
$var wire 1 B7 \regs|registrador_rtl_1_bypass\ [0] $end
$var wire 1 C7 \regs|registrador_rtl_1_bypass\ [1] $end
$var wire 1 D7 \regs|registrador_rtl_1_bypass\ [2] $end
$var wire 1 E7 \regs|registrador_rtl_1_bypass\ [3] $end
$var wire 1 F7 \regs|registrador_rtl_1_bypass\ [4] $end
$var wire 1 G7 \regs|registrador_rtl_1_bypass\ [5] $end
$var wire 1 H7 \regs|registrador_rtl_1_bypass\ [6] $end
$var wire 1 I7 \regs|registrador_rtl_1_bypass\ [7] $end
$var wire 1 J7 \regs|registrador_rtl_1_bypass\ [8] $end
$var wire 1 K7 \regs|registrador_rtl_1_bypass\ [9] $end
$var wire 1 L7 \regs|registrador_rtl_1_bypass\ [10] $end
$var wire 1 M7 \regs|registrador_rtl_1_bypass\ [11] $end
$var wire 1 N7 \regs|registrador_rtl_1_bypass\ [12] $end
$var wire 1 O7 \regs|registrador_rtl_1_bypass\ [13] $end
$var wire 1 P7 \regs|registrador_rtl_1_bypass\ [14] $end
$var wire 1 Q7 \regs|registrador_rtl_1_bypass\ [15] $end
$var wire 1 R7 \regs|registrador_rtl_1_bypass\ [16] $end
$var wire 1 S7 \regs|registrador_rtl_1_bypass\ [17] $end
$var wire 1 T7 \regs|registrador_rtl_1_bypass\ [18] $end
$var wire 1 U7 \regs|registrador_rtl_1_bypass\ [19] $end
$var wire 1 V7 \regs|registrador_rtl_1_bypass\ [20] $end
$var wire 1 W7 \regs|registrador_rtl_1_bypass\ [21] $end
$var wire 1 X7 \regs|registrador_rtl_1_bypass\ [22] $end
$var wire 1 Y7 \regs|registrador_rtl_1_bypass\ [23] $end
$var wire 1 Z7 \regs|registrador_rtl_1_bypass\ [24] $end
$var wire 1 [7 \regs|registrador_rtl_1_bypass\ [25] $end
$var wire 1 \7 \regs|registrador_rtl_1_bypass\ [26] $end
$var wire 1 ]7 \regs|registrador_rtl_1_bypass\ [27] $end
$var wire 1 ^7 \regs|registrador_rtl_1_bypass\ [28] $end
$var wire 1 _7 \regs|registrador_rtl_1_bypass\ [29] $end
$var wire 1 `7 \regs|registrador_rtl_1_bypass\ [30] $end
$var wire 1 a7 \regs|registrador_rtl_1_bypass\ [31] $end
$var wire 1 b7 \regs|registrador_rtl_1_bypass\ [32] $end
$var wire 1 c7 \regs|registrador_rtl_1_bypass\ [33] $end
$var wire 1 d7 \regs|registrador_rtl_1_bypass\ [34] $end
$var wire 1 e7 \regs|registrador_rtl_1_bypass\ [35] $end
$var wire 1 f7 \regs|registrador_rtl_1_bypass\ [36] $end
$var wire 1 g7 \regs|registrador_rtl_1_bypass\ [37] $end
$var wire 1 h7 \regs|registrador_rtl_1_bypass\ [38] $end
$var wire 1 i7 \regs|registrador_rtl_1_bypass\ [39] $end
$var wire 1 j7 \regs|registrador_rtl_1_bypass\ [40] $end
$var wire 1 k7 \regs|registrador_rtl_1_bypass\ [41] $end
$var wire 1 l7 \regs|registrador_rtl_1_bypass\ [42] $end
$var wire 1 m7 \IF_ID|q\ [63] $end
$var wire 1 n7 \IF_ID|q\ [62] $end
$var wire 1 o7 \IF_ID|q\ [61] $end
$var wire 1 p7 \IF_ID|q\ [60] $end
$var wire 1 q7 \IF_ID|q\ [59] $end
$var wire 1 r7 \IF_ID|q\ [58] $end
$var wire 1 s7 \IF_ID|q\ [57] $end
$var wire 1 t7 \IF_ID|q\ [56] $end
$var wire 1 u7 \IF_ID|q\ [55] $end
$var wire 1 v7 \IF_ID|q\ [54] $end
$var wire 1 w7 \IF_ID|q\ [53] $end
$var wire 1 x7 \IF_ID|q\ [52] $end
$var wire 1 y7 \IF_ID|q\ [51] $end
$var wire 1 z7 \IF_ID|q\ [50] $end
$var wire 1 {7 \IF_ID|q\ [49] $end
$var wire 1 |7 \IF_ID|q\ [48] $end
$var wire 1 }7 \IF_ID|q\ [47] $end
$var wire 1 ~7 \IF_ID|q\ [46] $end
$var wire 1 !8 \IF_ID|q\ [45] $end
$var wire 1 "8 \IF_ID|q\ [44] $end
$var wire 1 #8 \IF_ID|q\ [43] $end
$var wire 1 $8 \IF_ID|q\ [42] $end
$var wire 1 %8 \IF_ID|q\ [41] $end
$var wire 1 &8 \IF_ID|q\ [40] $end
$var wire 1 '8 \IF_ID|q\ [39] $end
$var wire 1 (8 \IF_ID|q\ [38] $end
$var wire 1 )8 \IF_ID|q\ [37] $end
$var wire 1 *8 \IF_ID|q\ [36] $end
$var wire 1 +8 \IF_ID|q\ [35] $end
$var wire 1 ,8 \IF_ID|q\ [34] $end
$var wire 1 -8 \IF_ID|q\ [33] $end
$var wire 1 .8 \IF_ID|q\ [32] $end
$var wire 1 /8 \IF_ID|q\ [31] $end
$var wire 1 08 \IF_ID|q\ [30] $end
$var wire 1 18 \IF_ID|q\ [29] $end
$var wire 1 28 \IF_ID|q\ [28] $end
$var wire 1 38 \IF_ID|q\ [27] $end
$var wire 1 48 \IF_ID|q\ [26] $end
$var wire 1 58 \IF_ID|q\ [25] $end
$var wire 1 68 \IF_ID|q\ [24] $end
$var wire 1 78 \IF_ID|q\ [23] $end
$var wire 1 88 \IF_ID|q\ [22] $end
$var wire 1 98 \IF_ID|q\ [21] $end
$var wire 1 :8 \IF_ID|q\ [20] $end
$var wire 1 ;8 \IF_ID|q\ [19] $end
$var wire 1 <8 \IF_ID|q\ [18] $end
$var wire 1 =8 \IF_ID|q\ [17] $end
$var wire 1 >8 \IF_ID|q\ [16] $end
$var wire 1 ?8 \IF_ID|q\ [15] $end
$var wire 1 @8 \IF_ID|q\ [14] $end
$var wire 1 A8 \IF_ID|q\ [13] $end
$var wire 1 B8 \IF_ID|q\ [12] $end
$var wire 1 C8 \IF_ID|q\ [11] $end
$var wire 1 D8 \IF_ID|q\ [10] $end
$var wire 1 E8 \IF_ID|q\ [9] $end
$var wire 1 F8 \IF_ID|q\ [8] $end
$var wire 1 G8 \IF_ID|q\ [7] $end
$var wire 1 H8 \IF_ID|q\ [6] $end
$var wire 1 I8 \IF_ID|q\ [5] $end
$var wire 1 J8 \IF_ID|q\ [4] $end
$var wire 1 K8 \IF_ID|q\ [3] $end
$var wire 1 L8 \IF_ID|q\ [2] $end
$var wire 1 M8 \IF_ID|q\ [1] $end
$var wire 1 N8 \IF_ID|q\ [0] $end
$var wire 1 O8 \MEM_WB|q\ [70] $end
$var wire 1 P8 \MEM_WB|q\ [69] $end
$var wire 1 Q8 \MEM_WB|q\ [68] $end
$var wire 1 R8 \MEM_WB|q\ [67] $end
$var wire 1 S8 \MEM_WB|q\ [66] $end
$var wire 1 T8 \MEM_WB|q\ [65] $end
$var wire 1 U8 \MEM_WB|q\ [64] $end
$var wire 1 V8 \MEM_WB|q\ [63] $end
$var wire 1 W8 \MEM_WB|q\ [62] $end
$var wire 1 X8 \MEM_WB|q\ [61] $end
$var wire 1 Y8 \MEM_WB|q\ [60] $end
$var wire 1 Z8 \MEM_WB|q\ [59] $end
$var wire 1 [8 \MEM_WB|q\ [58] $end
$var wire 1 \8 \MEM_WB|q\ [57] $end
$var wire 1 ]8 \MEM_WB|q\ [56] $end
$var wire 1 ^8 \MEM_WB|q\ [55] $end
$var wire 1 _8 \MEM_WB|q\ [54] $end
$var wire 1 `8 \MEM_WB|q\ [53] $end
$var wire 1 a8 \MEM_WB|q\ [52] $end
$var wire 1 b8 \MEM_WB|q\ [51] $end
$var wire 1 c8 \MEM_WB|q\ [50] $end
$var wire 1 d8 \MEM_WB|q\ [49] $end
$var wire 1 e8 \MEM_WB|q\ [48] $end
$var wire 1 f8 \MEM_WB|q\ [47] $end
$var wire 1 g8 \MEM_WB|q\ [46] $end
$var wire 1 h8 \MEM_WB|q\ [45] $end
$var wire 1 i8 \MEM_WB|q\ [44] $end
$var wire 1 j8 \MEM_WB|q\ [43] $end
$var wire 1 k8 \MEM_WB|q\ [42] $end
$var wire 1 l8 \MEM_WB|q\ [41] $end
$var wire 1 m8 \MEM_WB|q\ [40] $end
$var wire 1 n8 \MEM_WB|q\ [39] $end
$var wire 1 o8 \MEM_WB|q\ [38] $end
$var wire 1 p8 \MEM_WB|q\ [37] $end
$var wire 1 q8 \MEM_WB|q\ [36] $end
$var wire 1 r8 \MEM_WB|q\ [35] $end
$var wire 1 s8 \MEM_WB|q\ [34] $end
$var wire 1 t8 \MEM_WB|q\ [33] $end
$var wire 1 u8 \MEM_WB|q\ [32] $end
$var wire 1 v8 \MEM_WB|q\ [31] $end
$var wire 1 w8 \MEM_WB|q\ [30] $end
$var wire 1 x8 \MEM_WB|q\ [29] $end
$var wire 1 y8 \MEM_WB|q\ [28] $end
$var wire 1 z8 \MEM_WB|q\ [27] $end
$var wire 1 {8 \MEM_WB|q\ [26] $end
$var wire 1 |8 \MEM_WB|q\ [25] $end
$var wire 1 }8 \MEM_WB|q\ [24] $end
$var wire 1 ~8 \MEM_WB|q\ [23] $end
$var wire 1 !9 \MEM_WB|q\ [22] $end
$var wire 1 "9 \MEM_WB|q\ [21] $end
$var wire 1 #9 \MEM_WB|q\ [20] $end
$var wire 1 $9 \MEM_WB|q\ [19] $end
$var wire 1 %9 \MEM_WB|q\ [18] $end
$var wire 1 &9 \MEM_WB|q\ [17] $end
$var wire 1 '9 \MEM_WB|q\ [16] $end
$var wire 1 (9 \MEM_WB|q\ [15] $end
$var wire 1 )9 \MEM_WB|q\ [14] $end
$var wire 1 *9 \MEM_WB|q\ [13] $end
$var wire 1 +9 \MEM_WB|q\ [12] $end
$var wire 1 ,9 \MEM_WB|q\ [11] $end
$var wire 1 -9 \MEM_WB|q\ [10] $end
$var wire 1 .9 \MEM_WB|q\ [9] $end
$var wire 1 /9 \MEM_WB|q\ [8] $end
$var wire 1 09 \MEM_WB|q\ [7] $end
$var wire 1 19 \MEM_WB|q\ [6] $end
$var wire 1 29 \MEM_WB|q\ [5] $end
$var wire 1 39 \MEM_WB|q\ [4] $end
$var wire 1 49 \MEM_WB|q\ [3] $end
$var wire 1 59 \MEM_WB|q\ [2] $end
$var wire 1 69 \MEM_WB|q\ [1] $end
$var wire 1 79 \MEM_WB|q\ [0] $end
$var wire 1 89 \EX_MEM|q\ [106] $end
$var wire 1 99 \EX_MEM|q\ [105] $end
$var wire 1 :9 \EX_MEM|q\ [104] $end
$var wire 1 ;9 \EX_MEM|q\ [103] $end
$var wire 1 <9 \EX_MEM|q\ [102] $end
$var wire 1 =9 \EX_MEM|q\ [101] $end
$var wire 1 >9 \EX_MEM|q\ [100] $end
$var wire 1 ?9 \EX_MEM|q\ [99] $end
$var wire 1 @9 \EX_MEM|q\ [98] $end
$var wire 1 A9 \EX_MEM|q\ [97] $end
$var wire 1 B9 \EX_MEM|q\ [96] $end
$var wire 1 C9 \EX_MEM|q\ [95] $end
$var wire 1 D9 \EX_MEM|q\ [94] $end
$var wire 1 E9 \EX_MEM|q\ [93] $end
$var wire 1 F9 \EX_MEM|q\ [92] $end
$var wire 1 G9 \EX_MEM|q\ [91] $end
$var wire 1 H9 \EX_MEM|q\ [90] $end
$var wire 1 I9 \EX_MEM|q\ [89] $end
$var wire 1 J9 \EX_MEM|q\ [88] $end
$var wire 1 K9 \EX_MEM|q\ [87] $end
$var wire 1 L9 \EX_MEM|q\ [86] $end
$var wire 1 M9 \EX_MEM|q\ [85] $end
$var wire 1 N9 \EX_MEM|q\ [84] $end
$var wire 1 O9 \EX_MEM|q\ [83] $end
$var wire 1 P9 \EX_MEM|q\ [82] $end
$var wire 1 Q9 \EX_MEM|q\ [81] $end
$var wire 1 R9 \EX_MEM|q\ [80] $end
$var wire 1 S9 \EX_MEM|q\ [79] $end
$var wire 1 T9 \EX_MEM|q\ [78] $end
$var wire 1 U9 \EX_MEM|q\ [77] $end
$var wire 1 V9 \EX_MEM|q\ [76] $end
$var wire 1 W9 \EX_MEM|q\ [75] $end
$var wire 1 X9 \EX_MEM|q\ [74] $end
$var wire 1 Y9 \EX_MEM|q\ [73] $end
$var wire 1 Z9 \EX_MEM|q\ [72] $end
$var wire 1 [9 \EX_MEM|q\ [71] $end
$var wire 1 \9 \EX_MEM|q\ [70] $end
$var wire 1 ]9 \EX_MEM|q\ [69] $end
$var wire 1 ^9 \EX_MEM|q\ [68] $end
$var wire 1 _9 \EX_MEM|q\ [67] $end
$var wire 1 `9 \EX_MEM|q\ [66] $end
$var wire 1 a9 \EX_MEM|q\ [65] $end
$var wire 1 b9 \EX_MEM|q\ [64] $end
$var wire 1 c9 \EX_MEM|q\ [63] $end
$var wire 1 d9 \EX_MEM|q\ [62] $end
$var wire 1 e9 \EX_MEM|q\ [61] $end
$var wire 1 f9 \EX_MEM|q\ [60] $end
$var wire 1 g9 \EX_MEM|q\ [59] $end
$var wire 1 h9 \EX_MEM|q\ [58] $end
$var wire 1 i9 \EX_MEM|q\ [57] $end
$var wire 1 j9 \EX_MEM|q\ [56] $end
$var wire 1 k9 \EX_MEM|q\ [55] $end
$var wire 1 l9 \EX_MEM|q\ [54] $end
$var wire 1 m9 \EX_MEM|q\ [53] $end
$var wire 1 n9 \EX_MEM|q\ [52] $end
$var wire 1 o9 \EX_MEM|q\ [51] $end
$var wire 1 p9 \EX_MEM|q\ [50] $end
$var wire 1 q9 \EX_MEM|q\ [49] $end
$var wire 1 r9 \EX_MEM|q\ [48] $end
$var wire 1 s9 \EX_MEM|q\ [47] $end
$var wire 1 t9 \EX_MEM|q\ [46] $end
$var wire 1 u9 \EX_MEM|q\ [45] $end
$var wire 1 v9 \EX_MEM|q\ [44] $end
$var wire 1 w9 \EX_MEM|q\ [43] $end
$var wire 1 x9 \EX_MEM|q\ [42] $end
$var wire 1 y9 \EX_MEM|q\ [41] $end
$var wire 1 z9 \EX_MEM|q\ [40] $end
$var wire 1 {9 \EX_MEM|q\ [39] $end
$var wire 1 |9 \EX_MEM|q\ [38] $end
$var wire 1 }9 \EX_MEM|q\ [37] $end
$var wire 1 ~9 \EX_MEM|q\ [36] $end
$var wire 1 !: \EX_MEM|q\ [35] $end
$var wire 1 ": \EX_MEM|q\ [34] $end
$var wire 1 #: \EX_MEM|q\ [33] $end
$var wire 1 $: \EX_MEM|q\ [32] $end
$var wire 1 %: \EX_MEM|q\ [31] $end
$var wire 1 &: \EX_MEM|q\ [30] $end
$var wire 1 ': \EX_MEM|q\ [29] $end
$var wire 1 (: \EX_MEM|q\ [28] $end
$var wire 1 ): \EX_MEM|q\ [27] $end
$var wire 1 *: \EX_MEM|q\ [26] $end
$var wire 1 +: \EX_MEM|q\ [25] $end
$var wire 1 ,: \EX_MEM|q\ [24] $end
$var wire 1 -: \EX_MEM|q\ [23] $end
$var wire 1 .: \EX_MEM|q\ [22] $end
$var wire 1 /: \EX_MEM|q\ [21] $end
$var wire 1 0: \EX_MEM|q\ [20] $end
$var wire 1 1: \EX_MEM|q\ [19] $end
$var wire 1 2: \EX_MEM|q\ [18] $end
$var wire 1 3: \EX_MEM|q\ [17] $end
$var wire 1 4: \EX_MEM|q\ [16] $end
$var wire 1 5: \EX_MEM|q\ [15] $end
$var wire 1 6: \EX_MEM|q\ [14] $end
$var wire 1 7: \EX_MEM|q\ [13] $end
$var wire 1 8: \EX_MEM|q\ [12] $end
$var wire 1 9: \EX_MEM|q\ [11] $end
$var wire 1 :: \EX_MEM|q\ [10] $end
$var wire 1 ;: \EX_MEM|q\ [9] $end
$var wire 1 <: \EX_MEM|q\ [8] $end
$var wire 1 =: \EX_MEM|q\ [7] $end
$var wire 1 >: \EX_MEM|q\ [6] $end
$var wire 1 ?: \EX_MEM|q\ [5] $end
$var wire 1 @: \EX_MEM|q\ [4] $end
$var wire 1 A: \EX_MEM|q\ [3] $end
$var wire 1 B: \EX_MEM|q\ [2] $end
$var wire 1 C: \EX_MEM|q\ [1] $end
$var wire 1 D: \EX_MEM|q\ [0] $end
$var wire 1 E: \ula|full_adder|result\ [31] $end
$var wire 1 F: \ula|full_adder|result\ [30] $end
$var wire 1 G: \ula|full_adder|result\ [29] $end
$var wire 1 H: \ula|full_adder|result\ [28] $end
$var wire 1 I: \ula|full_adder|result\ [27] $end
$var wire 1 J: \ula|full_adder|result\ [26] $end
$var wire 1 K: \ula|full_adder|result\ [25] $end
$var wire 1 L: \ula|full_adder|result\ [24] $end
$var wire 1 M: \ula|full_adder|result\ [23] $end
$var wire 1 N: \ula|full_adder|result\ [22] $end
$var wire 1 O: \ula|full_adder|result\ [21] $end
$var wire 1 P: \ula|full_adder|result\ [20] $end
$var wire 1 Q: \ula|full_adder|result\ [19] $end
$var wire 1 R: \ula|full_adder|result\ [18] $end
$var wire 1 S: \ula|full_adder|result\ [17] $end
$var wire 1 T: \ula|full_adder|result\ [16] $end
$var wire 1 U: \ula|full_adder|result\ [15] $end
$var wire 1 V: \ula|full_adder|result\ [14] $end
$var wire 1 W: \ula|full_adder|result\ [13] $end
$var wire 1 X: \ula|full_adder|result\ [12] $end
$var wire 1 Y: \ula|full_adder|result\ [11] $end
$var wire 1 Z: \ula|full_adder|result\ [10] $end
$var wire 1 [: \ula|full_adder|result\ [9] $end
$var wire 1 \: \ula|full_adder|result\ [8] $end
$var wire 1 ]: \ula|full_adder|result\ [7] $end
$var wire 1 ^: \ula|full_adder|result\ [6] $end
$var wire 1 _: \ula|full_adder|result\ [5] $end
$var wire 1 `: \ula|full_adder|result\ [4] $end
$var wire 1 a: \ula|full_adder|result\ [3] $end
$var wire 1 b: \ula|full_adder|result\ [2] $end
$var wire 1 c: \ula|full_adder|result\ [1] $end
$var wire 1 d: \ula|full_adder|result\ [0] $end
$var wire 1 e: \regs|registrador_rtl_0_bypass\ [0] $end
$var wire 1 f: \regs|registrador_rtl_0_bypass\ [1] $end
$var wire 1 g: \regs|registrador_rtl_0_bypass\ [2] $end
$var wire 1 h: \regs|registrador_rtl_0_bypass\ [3] $end
$var wire 1 i: \regs|registrador_rtl_0_bypass\ [4] $end
$var wire 1 j: \regs|registrador_rtl_0_bypass\ [5] $end
$var wire 1 k: \regs|registrador_rtl_0_bypass\ [6] $end
$var wire 1 l: \regs|registrador_rtl_0_bypass\ [7] $end
$var wire 1 m: \regs|registrador_rtl_0_bypass\ [8] $end
$var wire 1 n: \regs|registrador_rtl_0_bypass\ [9] $end
$var wire 1 o: \regs|registrador_rtl_0_bypass\ [10] $end
$var wire 1 p: \regs|registrador_rtl_0_bypass\ [11] $end
$var wire 1 q: \regs|registrador_rtl_0_bypass\ [12] $end
$var wire 1 r: \regs|registrador_rtl_0_bypass\ [13] $end
$var wire 1 s: \regs|registrador_rtl_0_bypass\ [14] $end
$var wire 1 t: \regs|registrador_rtl_0_bypass\ [15] $end
$var wire 1 u: \regs|registrador_rtl_0_bypass\ [16] $end
$var wire 1 v: \regs|registrador_rtl_0_bypass\ [17] $end
$var wire 1 w: \regs|registrador_rtl_0_bypass\ [18] $end
$var wire 1 x: \regs|registrador_rtl_0_bypass\ [19] $end
$var wire 1 y: \regs|registrador_rtl_0_bypass\ [20] $end
$var wire 1 z: \regs|registrador_rtl_0_bypass\ [21] $end
$var wire 1 {: \regs|registrador_rtl_0_bypass\ [22] $end
$var wire 1 |: \regs|registrador_rtl_0_bypass\ [23] $end
$var wire 1 }: \regs|registrador_rtl_0_bypass\ [24] $end
$var wire 1 ~: \regs|registrador_rtl_0_bypass\ [25] $end
$var wire 1 !; \regs|registrador_rtl_0_bypass\ [26] $end
$var wire 1 "; \regs|registrador_rtl_0_bypass\ [27] $end
$var wire 1 #; \regs|registrador_rtl_0_bypass\ [28] $end
$var wire 1 $; \regs|registrador_rtl_0_bypass\ [29] $end
$var wire 1 %; \regs|registrador_rtl_0_bypass\ [30] $end
$var wire 1 &; \regs|registrador_rtl_0_bypass\ [31] $end
$var wire 1 '; \regs|registrador_rtl_0_bypass\ [32] $end
$var wire 1 (; \regs|registrador_rtl_0_bypass\ [33] $end
$var wire 1 ); \regs|registrador_rtl_0_bypass\ [34] $end
$var wire 1 *; \regs|registrador_rtl_0_bypass\ [35] $end
$var wire 1 +; \regs|registrador_rtl_0_bypass\ [36] $end
$var wire 1 ,; \regs|registrador_rtl_0_bypass\ [37] $end
$var wire 1 -; \regs|registrador_rtl_0_bypass\ [38] $end
$var wire 1 .; \regs|registrador_rtl_0_bypass\ [39] $end
$var wire 1 /; \regs|registrador_rtl_0_bypass\ [40] $end
$var wire 1 0; \regs|registrador_rtl_0_bypass\ [41] $end
$var wire 1 1; \regs|registrador_rtl_0_bypass\ [42] $end
$var wire 1 2; \memoriaInst|ALT_INV_rom~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
xa!
xb!
xc!
xd!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
0;%
0<%
0=%
0>%
0?%
0@%
0C%
0D%
0E%
0F%
0G%
0H%
0K%
0L%
0M%
0N%
0O%
0P%
0S%
0T%
0U%
0V%
0W%
0X%
0[%
0\%
0]%
0^%
0_%
0`%
0c%
0d%
0e%
0f%
0g%
0h%
0k%
0l%
0m%
0n%
0o%
0p%
0s%
0t%
0u%
0v%
0w%
0x%
0{%
0|%
0}%
0~%
0!&
0"&
0%&
0&&
0'&
0(&
0)&
0*&
0-&
0.&
0/&
00&
01&
02&
05&
06&
07&
08&
09&
0:&
0=&
0>&
0?&
0@&
0A&
0B&
0E&
0F&
0G&
0H&
0I&
0J&
0M&
0N&
0O&
0P&
0Q&
0R&
0U&
0V&
0W&
0X&
0Y&
0Z&
0]&
0^&
0_&
0`&
0a&
0b&
0e&
0f&
0g&
0h&
0i&
0j&
0m&
0n&
0o&
0p&
0q&
0r&
0u&
0v&
0w&
0x&
0y&
0z&
0}&
0~&
0!'
0"'
0#'
0$'
0''
0('
0)'
0*'
0+'
0,'
0/'
00'
01'
02'
03'
04'
07'
08'
09'
0:'
0;'
0<'
0?'
0@'
0A'
0B'
0C'
0D'
0G'
0H'
0I'
0J'
0K'
0L'
0O'
0P'
0Q'
0R'
0S'
0T'
0W'
0X'
0Y'
0Z'
0['
0\'
0_'
0`'
0a'
0b'
0c'
0d'
0g'
0h'
0i'
0j'
0k'
0l'
0o'
0p'
0q'
0r'
0s'
0t'
0w'
0x'
0y'
0z'
0{'
0|'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
01)
02)
03)
04)
05)
06)
07)
08)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0O)
0P)
0Q)
0R)
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
x'%
x(%
x)%
x*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
0:%
0A%
0B%
0I%
0J%
0Q%
0R%
0Y%
0Z%
0a%
0b%
0i%
0j%
0q%
0r%
0y%
0z%
0#&
0$&
0+&
0,&
03&
04&
0;&
0<&
0C&
0D&
0K&
0L&
0S&
0T&
0[&
0\&
0c&
0d&
0k&
0l&
0s&
0t&
0{&
0|&
0%'
0&'
0-'
0.'
05'
06'
0='
0>'
0E'
0F'
0M'
0N'
0U'
0V'
0]'
0^'
0e'
0f'
0m'
0n'
0u'
0v'
0}'
0~'
0)(
0*(
03(
04(
0=(
0>(
0G(
0H(
0Q(
0R(
0[(
0\(
0e(
0f(
0o(
0p(
0y(
0z(
0%)
0&)
0/)
00)
09)
0:)
0C)
0D)
0M)
0N)
0W)
0X)
0a)
0b)
0k)
0l)
0u)
0v)
0!*
0"*
0+*
0,*
05*
06*
0?*
0@*
0I*
0J*
0S*
0T*
0]*
0^*
0g*
0h*
0q*
0r*
0{*
0|*
0'+
0(+
01+
02+
0;+
0<+
0E+
0F+
0O+
0P+
0Y+
0Z+
0c+
0d+
0m+
0n+
0w+
0x+
0#,
0$,
0-,
0.,
07,
08,
0A,
0B,
0K,
0L,
0U,
0V,
0_,
0`,
0i,
0j,
0s,
0t,
0},
0~,
0)-
0*-
03-
04-
0=-
0>-
0G-
0H-
0Q-
0R-
0[-
0\-
0e-
0f-
0o-
0p-
0y-
0z-
0%.
0&.
0/.
00.
09.
0:.
0C.
0D.
0M.
0N.
0W.
0X.
0a.
0b.
0k.
0K5
0L5
xM5
xN5
xO5
xP5
0Q5
xR5
0S5
xT5
xU5
xV5
xW5
xX5
xY5
xZ5
x[5
x\5
x]5
x^5
x_5
x`5
xa5
xb5
xc5
xd5
xe5
xf5
xg5
xh5
xi5
xj5
xk5
xl5
xm5
xn5
xo5
xp5
xq5
xr5
xs5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
xV6
xW6
xX6
xY6
xZ6
x[6
x\6
x]6
x^6
x_6
x`6
xa6
xb6
xc6
xd6
xe6
xf6
0g6
0h6
0i6
0j6
xk6
xl6
xm6
xn6
xo6
0p6
xq6
0r6
xs6
0t6
xu6
xv6
0w6
xx6
0y6
0z6
x{6
x|6
x}6
x~6
x!7
x"7
x#7
x$7
x%7
x&7
x'7
x(7
x)7
x*7
x+7
x,7
x-7
x.7
x/7
x07
x17
x27
x37
x47
x57
x67
x77
087
097
0:7
0;7
0<7
0=7
0>7
0?7
x@7
xA7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
xK7
xL7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
xm7
xn7
xo7
xp7
xq7
xr7
xs7
xt7
xu7
xv7
xw7
xx7
xy7
xz7
x{7
x|7
x}7
x~7
x!8
x"8
x#8
x$8
x%8
x&8
x'8
x(8
x)8
x*8
x+8
x,8
x-8
x.8
0/8
x08
x18
x28
038
x48
x58
068
078
088
098
x:8
0;8
x<8
0=8
x>8
x?8
x@8
0A8
0B8
0C8
xD8
xE8
xF8
xG8
xH8
0I8
xJ8
0K8
xL8
xM8
xN8
0O8
0P8
xQ8
xR8
xS8
xT8
xU8
xV8
xW8
xX8
xY8
xZ8
x[8
x\8
x]8
x^8
x_8
x`8
xa8
xb8
xc8
xd8
xe8
xf8
xg8
xh8
xi8
xj8
xk8
xl8
xm8
xn8
xo8
xp8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
x39
049
059
069
079
089
099
x:9
x;9
x<9
x=9
x>9
x?9
x@9
xA9
xB9
xC9
xD9
xE9
xF9
xG9
xH9
xI9
xJ9
xK9
xL9
xM9
xN9
xO9
xP9
xQ9
xR9
xS9
xT9
xU9
xV9
xW9
xX9
xY9
xZ9
x[9
x\9
x]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
x@:
0A:
0B:
0C:
0D:
xE:
1F:
1G:
xH:
xI:
xJ:
xK:
xL:
xM:
xN:
xO:
xP:
xQ:
xR:
xS:
xT:
xU:
xV:
xW:
xX:
xY:
xZ:
x[:
x\:
x]:
x^:
x_:
x`:
xa:
xb:
xc:
xd:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
xn:
xo:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
1!
0E"
0S)
0T)
0U)
0V)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0-*
0.*
0/*
00*
01*
02*
03*
04*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
03+
04+
05+
06+
07+
08+
09+
0:+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0/,
00,
01,
02,
03,
04,
05,
06,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
01.
02.
03.
04.
05.
06.
07.
08.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0X"
1Y"
xZ"
1["
1\"
1]"
1^"
1_"
1`"
0X$
19%
xl.
xm.
xn.
xo.
xp.
xq.
xr.
xs.
xt.
xu.
xv.
xw.
xx.
xy.
xz.
x{.
x|.
x}.
x~.
x!/
x"/
x#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
1Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
1t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
1D1
1E1
0F1
0G1
1H1
0I1
0J1
0K1
1L1
0M1
0N1
0O1
1P1
0Q1
0R1
0S1
0T1
0U1
0V1
1W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
1f1
0g1
1h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
1s1
0t1
0u1
0v1
0w1
0x1
1y1
0z1
1{1
1|1
0}1
1~1
0!2
0"2
0#2
1$2
1%2
0&2
1'2
0(2
0)2
0*2
1+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
1w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
12;
$end
#500
1A%
1l2
#30000
0!
09%
0D1
#60000
1!
19%
1D1
1?7
1/8
1Q5
1I8
1K5
0+2
0w2
0h1
0y1
0E1
1F1
1Z1
1\1
1`1
1b1
1e1
1c1
1a1
1g1
1p1
1G1
1_.
1].
1K.
1I.
17.
15.
1#.
1!.
1m-
1k-
1Y-
1W-
1E-
1C-
11-
1/-
1{,
1y,
1g,
1e,
1S,
1Q,
1?,
1=,
1+,
1),
1u+
1s+
1a+
1_+
1M+
1K+
19+
17+
1%+
1#+
1o*
1m*
1[*
1Y*
1G*
1E*
13*
11*
1})
1{)
1i)
1g)
1U)
1S)
1A)
1?)
1-)
1+)
1w(
1u(
1c(
1a(
1O(
1M(
1E(
1C(
1'(
1%(
1r1
02;
0s1
1o0
1p0
1f0
1h0
19$
18$
1B$
1@$
1O!
1M!
1F!
1E!
0Z0
0N$
0[!
#90000
0!
09%
0D1
#120000
1!
19%
1D1
0?7
1>7
1=8
1;8
138
0Q5
0I8
1p6
0K5
189
1F7
1J7
1S5
0|1
0{1
192
1+2
1w2
1w1
1y1
0~1
0G1
0H1
1T1
0g1
0p1
1E1
0F1
0\1
0`1
0b1
0c1
0a1
1G1
1H1
0r1
1I1
1G2
1,/
1*/
12;
0_.
0].
0K.
0I.
07.
05.
0#.
0!.
0m-
0k-
0Y-
0W-
0E-
0C-
01-
0/-
0{,
0y,
0g,
0e,
0S,
0Q,
0?,
0=,
0+,
0),
0u+
0s+
0a+
0_+
0M+
0K+
09+
07+
0%+
0#+
0o*
0m*
0[*
0Y*
0G*
0E*
03*
01*
0})
0{)
0i)
0g)
0U)
0S)
0A)
0?)
0-)
0+)
0w(
0u(
0c(
0a(
0O(
0M(
0E(
0C(
0'(
0%(
1H2
1s1
0I1
1g"
1i"
0o0
0p0
1x/
1J
1H
09$
08$
1l#
0f0
0h0
0F!
0E!
1-!
1Z0
0B$
0@$
18/
1N$
0O!
0M!
1,#
1[!
1;"
#150000
0!
09%
0D1
#180000
1!
19%
1D1
1?7
0=8
0;8
038
1y6
1w6
1I8
0p6
1L5
1K5
089
1O8
0F7
0J7
1x9
1y'
1q'
1i'
1a'
1Y'
1Q'
1I'
1A'
19'
11'
1)'
1!'
1w&
1o&
1g&
1_&
1W&
1O&
1G&
1?&
17&
1/&
1'&
1}%
1u%
1m%
1e%
1]%
1U%
1M%
1E%
1=%
1|1
1{1
092
1o1
1l1
0w1
0y1
1~1
0E1
1F1
1\1
0G1
0H1
0G2
0,/
0*/
0H2
1I1
0g"
0i"
0x/
0J
0H
0l#
0-!
08/
0,#
0;"
#210000
0!
09%
0D1
#240000
1!
19%
1D1
0?7
0>7
1=7
0y6
1C:
0w6
1A:
1p6
0L5
199
0K5
189
0O8
1B7
1e:
1-9
0x9
0y'
0q'
0i'
0a'
0Y'
0Q'
0I'
0A'
09'
01'
0)'
0!'
0w&
0o&
0g&
0_&
0W&
0O&
0G&
0?&
07&
0/&
0'&
0}%
0u%
0m%
0e%
0]%
0U%
0M%
0E%
0=%
162
1&2
1}1
192
0o1
0l1
0I1
1J1
1G1
1H1
0T1
1g1
1p1
1E1
0F1
0\1
1j1
1p-
1f-
1k1
0g1
0p1
0G1
1r1
0j1
1I1
0J1
1K1
1G2
02;
1H2
0K1
0k1
0s1
0r1
1o0
1p0
1x/
1:0
12;
1s1
19$
18$
1l#
1.$
0o0
0p0
1a0
1F!
1E!
1-!
1<
0Z0
09$
08$
1G$
0a0
18/
0N$
1T!
0F!
0E!
1Z0
0G$
1,#
0[!
1N$
0T!
1;"
1[!
#240500
1Y%
1I2
#270000
0!
09%
0D1
#300000
1!
19%
1D1
1?7
0C:
169
0A:
149
099
1P8
089
1O8
0B7
0e:
0-9
1R7
1u:
1x9
1e.
1c.
1[.
1Y.
1Q.
1O.
1G.
1E.
1=.
1;.
13.
11.
1).
1'.
1}-
1{-
1s-
1q-
1i-
1g-
1_-
1]-
1U-
1S-
1K-
1I-
1A-
1?-
17-
15-
1--
1+-
1#-
1!-
1w,
1u,
1m,
1k,
1c,
1a,
1Y,
1W,
1O,
1M,
1E,
1C,
1;,
19,
11,
1/,
1',
1%,
1{+
1y+
1q+
1o+
1g+
1e+
1]+
1[+
1S+
1Q+
1I+
1G+
1?+
1=+
15+
13+
1++
1)+
1!+
1}*
1u*
1s*
1k*
1i*
1a*
1_*
1W*
1U*
1M*
1K*
1C*
1A*
19*
17*
1/*
1-*
1%*
1#*
1y)
1w)
1o)
1m)
1e)
1c)
1[)
1Y)
1Q)
1O)
1G)
1E)
1=)
1;)
13)
11)
1))
1')
1}(
1{(
1s(
1q(
1i(
1g(
1_(
1](
1U(
1S(
1K(
1I(
1A(
1?(
17(
15(
1-(
1+(
1#(
1!(
1y'
1q'
1i'
1a'
1Y'
1Q'
1I'
1A'
19'
11'
1)'
1!'
1w&
1o&
1g&
1_&
1W&
1O&
1G&
1?&
17&
1/&
1'&
1}%
1u%
1m%
1e%
1]%
1U%
1M%
1E%
1=%
0&2
0}1
062
1J2
1m2
0E1
1F1
0p-
0f-
1:.
10.
1*(
1~'
1G1
1y0
11/
1//
1X$
1l"
1n"
150
180
0:0
1E"
1O
1M
13$
10$
0.$
1A
1>
0<
#300500
0Y%
0I2
0J2
0:.
00.
080
00$
0>
#330000
0!
09%
0D1
#360000
1!
19%
1D1
0?7
1>7
069
049
0P8
0O8
1E7
1B7
1I7
1h:
1e:
1l:
1-9
0R7
0u:
1p:
1M7
0e.
0c.
0[.
0Y.
0Q.
0O.
0G.
0E.
0=.
0;.
03.
01.
0).
0'.
0}-
0{-
0s-
0q-
0i-
0g-
0_-
0]-
0U-
0S-
0K-
0I-
0A-
0?-
07-
05-
0--
0+-
0#-
0!-
0w,
0u,
0m,
0k,
0c,
0a,
0Y,
0W,
0O,
0M,
0E,
0C,
0;,
09,
01,
0/,
0',
0%,
0{+
0y+
0q+
0o+
0g+
0e+
0]+
0[+
0S+
0Q+
0I+
0G+
0?+
0=+
05+
03+
0++
0)+
0!+
0}*
0u*
0s*
0k*
0i*
0a*
0_*
0W*
0U*
0M*
0K*
0C*
0A*
09*
07*
0/*
0-*
0%*
0#*
0y)
0w)
0o)
0m)
0e)
0c)
0[)
0Y)
0Q)
0O)
0G)
0E)
0=)
0;)
03)
01)
0))
0')
0}(
0{(
0s(
0q(
0i(
0g(
0_(
0](
0U(
0S(
0K(
0I(
0A(
0?(
07(
05(
0-(
0+(
0#(
0!(
0%2
1&2
0$2
0|1
1}1
0{1
162
0m2
0G1
0H1
1T1
1E1
0F1
1X1
0Z1
1^1
1`1
1b1
0e1
1p-
1f-
0*(
0~'
1c1
1a1
1_1
1d1
1Y1
0f1
1G1
1H1
1j1
0I1
1J1
0}1
0&2
0y0
01/
0//
1_.
1].
1K.
1I.
17.
15.
1#.
1!.
1m-
1k-
1Y-
1W-
1E-
1C-
11-
1/-
1{,
1y,
1g,
1e,
1S,
1Q,
1?,
1=,
1+,
1),
1u+
1s+
1a+
1_+
1M+
1K+
19+
17+
1%+
1#+
1o*
1m*
1[*
1Y*
1G*
1E*
13*
11*
1})
1{)
1i)
1g)
1U)
1S)
1A)
1?)
1-)
1+)
1w(
1u(
1c(
1a(
1O(
1M(
1E(
1C(
1'(
1%(
1i.
1g.
1U.
1S.
1A.
1?.
1-.
1+.
1w-
1u-
1c-
1a-
1O-
1M-
1;-
19-
1'-
1%-
1q,
1o,
1],
1[,
1I,
1G,
15,
13,
1!,
1}+
1k+
1i+
1W+
1U+
1C+
1A+
1/+
1-+
1y*
1w*
1e*
1c*
1Q*
1O*
1=*
1;*
1)*
1'*
1s)
1q)
1_)
1])
1K)
1I)
17)
15)
1#)
1!)
1m(
1k(
1Y(
1W(
1;(
19(
11(
1/(
1K1
1k1
1I1
0J1
0X$
0l"
0n"
050
1:0
0E"
0O
0M
0K1
03$
1.$
0t0
1k0
1`0
1c0
1m0
1f0
1h0
0A
1<
04$
1=$
1H$
1E$
1;$
1B$
1@$
1a0
1U!
1R!
1O!
1M!
1J!
1H!
0A!
1G$
1T!
#360500
1Y%
1I2
#390000
0!
09%
0D1
#420000
1!
19%
1D1
1?7
188
168
1=8
1;8
1C8
0/8
1B8
0E7
1F7
0B7
0I7
1J7
0h:
1i:
0e:
0l:
1m:
1R7
1u:
0p:
0M7
1h1
1y1
0~1
0'2
0E1
1F1
0X1
1Z1
0^1
0`1
0b1
0j1
1q1
0k1
0c1
0a1
0_1
0d1
0Y1
1f1
0G1
0H1
1,/
1*/
1'/
1%/
0_.
0].
0K.
0I.
07.
05.
0#.
0!.
0m-
0k-
0Y-
0W-
0E-
0C-
01-
0/-
0{,
0y,
0g,
0e,
0S,
0Q,
0?,
0=,
0+,
0),
0u+
0s+
0a+
0_+
0M+
0K+
09+
07+
0%+
0#+
0o*
0m*
0[*
0Y*
0G*
0E*
03*
01*
0})
0{)
0i)
0g)
0U)
0S)
0A)
0?)
0-)
0+)
0w(
0u(
0c(
0a(
0O(
0M(
0E(
0C(
0'(
0%(
0i.
0g.
0U.
0S.
0A.
0?.
0-.
0+.
0w-
0u-
0c-
0a-
0O-
0M-
0;-
09-
0'-
0%-
0q,
0o,
0],
0[,
0I,
0G,
05,
03,
0!,
0}+
0k+
0i+
0W+
0U+
0C+
0A+
0/+
0-+
0y*
0w*
0e*
0c*
0Q*
0O*
0=*
0;*
0)*
0'*
0s)
0q)
0_)
0])
0K)
0I)
07)
05)
0#)
0!)
0m(
0k(
0Y(
0W(
0;(
09(
01(
0/(
0I1
1J1
1g"
1i"
1b"
1d"
1J
1H
1E
1C
1K1
1t0
0k0
0`0
0c0
0m0
0f0
0h0
0a0
14$
0=$
0H$
0E$
0;$
0B$
0@$
0G$
0U!
0T!
0R!
0O!
0M!
0J!
0H!
1A!
#420500
1)(
13(
1n2
1^2
1_2
1o2
#450000
0!
09%
0D1
#480000
1!
19%
1D1
0?7
0>7
0=7
1<7
088
068
0=8
0;8
0C8
1j6
1/8
1Q5
0B8
1i6
1y6
1g6
1w6
1K5
0F7
0J7
0S5
0i:
0m:
156
1U6
1q2
1%2
1$2
092
1`2
1p2
1|1
1{1
1l1
1o1
0h1
0y1
1i1
1~1
1'2
0K1
0L1
1I1
0J1
1G1
1H1
0T1
1E1
0F1
0G1
0I1
1K1
1L1
1M1
0_2
0o2
0q2
1d2
0G2
1J5
1S/
0,/
0*/
0'/
0%/
0H2
0J5
0M1
1Q#
0g"
0i"
0b"
0d"
1s/
0x/
1p
0J
0H
0E
0C
1q#
0l#
13/
1u0
14/
1v0
12!
0-!
11#
1W$
10#
1V$
03/
0u0
08/
1@"
1?"
1D"
1C"
01#
0W$
0,#
0@"
0;"
0D"
#480500
0)(
03(
0n2
0^2
#510000
0!
09%
0D1
#540000
1!
19%
1D1
1?7
0j6
0Q5
1D:
0i6
0y6
1C:
0g6
0w6
1A:
1?:
0K5
189
1S5
0x9
056
1|9
0U6
1:%
0y'
0q'
0i'
0a'
0Y'
0Q'
0I'
0A'
09'
01'
0)'
0!'
0w&
0o&
0g&
0_&
0W&
0O&
0G&
0?&
07&
0/&
0'&
0}%
0u%
0m%
0e%
0]%
0U%
0M%
0E%
0=%
1q2
192
0`2
0p2
0l1
0o1
0i1
0E1
1F1
1U1
1\1
1b1
1G1
0q2
0d2
1G2
1J5
0S/
1H2
0J5
0Q#
0s/
1x/
0p
0q#
1l#
13/
1u0
04/
0v0
02!
1-!
11#
1W$
00#
0V$
03/
0u0
18/
1@"
0?"
1D"
0C"
01#
0W$
1,#
0@"
1;"
0D"
#570000
0!
09%
0D1
#600000
1!
19%
1D1
0?7
1>7
0D:
179
0C:
169
0A:
149
0?:
089
1O8
0-9
1x9
0|9
119
1f.
1e.
1c.
1\.
1[.
1Y.
1R.
1Q.
1O.
1H.
1G.
1E.
1>.
1=.
1;.
14.
13.
11.
1*.
1).
1'.
1~-
1}-
1{-
1t-
1s-
1q-
1j-
1i-
1g-
1`-
1_-
1]-
1V-
1U-
1S-
1L-
1K-
1I-
1B-
1A-
1?-
18-
17-
15-
1.-
1--
1+-
1$-
1#-
1!-
1x,
1w,
1u,
1n,
1m,
1k,
1d,
1c,
1a,
1Z,
1Y,
1W,
1P,
1O,
1M,
1F,
1E,
1C,
1<,
1;,
19,
12,
11,
1/,
1(,
1',
1%,
1|+
1{+
1y+
1r+
1q+
1o+
1h+
1g+
1e+
1^+
1]+
1[+
1T+
1S+
1Q+
1J+
1I+
1G+
1@+
1?+
1=+
16+
15+
13+
1,+
1++
1)+
1"+
1!+
1}*
1v*
1u*
1s*
1l*
1k*
1i*
1b*
1a*
1_*
1X*
1W*
1U*
1N*
1M*
1K*
1D*
1C*
1A*
1:*
19*
17*
10*
1/*
1-*
1&*
1%*
1#*
1z)
1y)
1w)
1p)
1o)
1m)
1f)
1e)
1c)
1\)
1[)
1Y)
1R)
1Q)
1O)
1H)
1G)
1E)
1>)
1=)
1;)
14)
13)
11)
1*)
1))
1')
1~(
1}(
1{(
1t(
1s(
1q(
1j(
1i(
1g(
1`(
1_(
1](
1V(
1U(
1S(
1L(
1K(
1I(
1B(
1A(
1?(
18(
17(
15(
1.(
1-(
1+(
1$(
1#(
1!(
0:%
1y'
1q'
1i'
1a'
1Y'
1Q'
1I'
1A'
19'
11'
1)'
1!'
1w&
1o&
1g&
1_&
1W&
1O&
1G&
1?&
17&
1/&
1'&
1}%
1u%
1m%
1e%
1]%
1U%
1M%
1E%
1=%
1e2
062
0G1
0H1
1T1
1]1
1E1
0F1
0U1
0\1
0b1
1b.
1X.
0p-
0f-
0]1
1G1
1H1
1_1
1c1
1m1
1I1
11/
1//
1./
1g.
1S.
1?.
1+.
1u-
1a-
1M-
19-
1%-
1o,
1[,
1G,
13,
1}+
1i+
1U+
1A+
1-+
1w*
1c*
1O*
1;*
1'*
1q)
1])
1I)
15)
1!)
1k(
1W(
19(
1/(
1].
1I.
15.
1!.
1k-
1W-
1C-
1/-
1y,
1e,
1Q,
1=,
1),
1s+
1_+
1K+
17+
1#+
1m*
1Y*
1E*
11*
1{)
1g)
1S)
1?)
1+)
1u(
1a(
1M(
1C(
1%(
0I1
0_1
0c1
0m1
1l"
1n"
1o"
0:0
160
0g.
0S.
0?.
0+.
0u-
0a-
0M-
09-
0%-
0o,
0[,
0G,
03,
0}+
0i+
0U+
0A+
0-+
0w*
0c*
0O*
0;*
0'*
0q)
0])
0I)
05)
0!)
0k(
0W(
09(
0/(
0].
0I.
05.
0!.
0k-
0W-
0C-
0/-
0y,
0e,
0Q,
0=,
0),
0s+
0_+
0K+
07+
0#+
0m*
0Y*
0E*
01*
0{)
0g)
0S)
0?)
0+)
0u(
0a(
0M(
0C(
0%(
1P
1O
1M
0.$
12$
1b0
1h0
1c0
1m0
1@
0<
1F$
1@$
1E$
1;$
0b0
0h0
0c0
0m0
1S!
1R!
1M!
1H!
0F$
0@$
0E$
0;$
0S!
0R!
0M!
0H!
#600500
0Y%
0I2
#630000
0!
09%
0D1
#660000
1!
19%
1D1
1?7
079
069
049
0O8
1C7
1E7
1B7
1I7
1f:
1h:
1e:
1l:
1-9
0R7
0u:
1q:
019
1N7
0f.
0e.
0c.
0\.
0[.
0Y.
0R.
0Q.
0O.
0H.
0G.
0E.
0>.
0=.
0;.
04.
03.
01.
0*.
0).
0'.
0~-
0}-
0{-
0t-
0s-
0q-
0j-
0i-
0g-
0`-
0_-
0]-
0V-
0U-
0S-
0L-
0K-
0I-
0B-
0A-
0?-
08-
07-
05-
0.-
0--
0+-
0$-
0#-
0!-
0x,
0w,
0u,
0n,
0m,
0k,
0d,
0c,
0a,
0Z,
0Y,
0W,
0P,
0O,
0M,
0F,
0E,
0C,
0<,
0;,
09,
02,
01,
0/,
0(,
0',
0%,
0|+
0{+
0y+
0r+
0q+
0o+
0h+
0g+
0e+
0^+
0]+
0[+
0T+
0S+
0Q+
0J+
0I+
0G+
0@+
0?+
0=+
06+
05+
03+
0,+
0++
0)+
0"+
0!+
0}*
0v*
0u*
0s*
0l*
0k*
0i*
0b*
0a*
0_*
0X*
0W*
0U*
0N*
0M*
0K*
0D*
0C*
0A*
0:*
09*
07*
00*
0/*
0-*
0&*
0%*
0#*
0z)
0y)
0w)
0p)
0o)
0m)
0f)
0e)
0c)
0\)
0[)
0Y)
0R)
0Q)
0O)
0H)
0G)
0E)
0>)
0=)
0;)
04)
03)
01)
0*)
0))
0')
0~(
0}(
0{(
0t(
0s(
0q(
0j(
0i(
0g(
0`(
0_(
0](
0V(
0U(
0S(
0L(
0K(
0I(
0B(
0A(
0?(
08(
07(
05(
0.(
0-(
0+(
0$(
0#(
0!(
0e2
162
0%2
1&2
0$2
0|1
1}1
0{1
0E1
1F1
1U1
1X1
1\1
1`1
0b.
0X.
1p-
1f-
1a1
1]1
1Y1
0f1
1V1
0G1
0H1
0}1
0&2
01/
0//
0./
1`.
1_.
1L.
1K.
18.
17.
1$.
1#.
1n-
1m-
1Z-
1Y-
1F-
1E-
12-
11-
1|,
1{,
1h,
1g,
1T,
1S,
1@,
1?,
1,,
1+,
1v+
1u+
1b+
1a+
1N+
1M+
1:+
19+
1&+
1%+
1p*
1o*
1\*
1[*
1H*
1G*
14*
13*
1~)
1})
1j)
1i)
1V)
1U)
1B)
1A)
1.)
1-)
1x(
1w(
1d(
1c(
1P(
1O(
1F(
1E(
1((
1'(
1j.
1i.
1V.
1U.
1B.
1A.
1..
1-.
1x-
1w-
1d-
1c-
1P-
1O-
1<-
1;-
1(-
1'-
1r,
1q,
1^,
1],
1J,
1I,
16,
15,
1",
1!,
1l+
1k+
1X+
1W+
1D+
1C+
10+
1/+
1z*
1y*
1f*
1e*
1R*
1Q*
1>*
1=*
1**
1)*
1t)
1s)
1`)
1_)
1L)
1K)
18)
17)
1$)
1#)
1n(
1m(
1Z(
1Y(
1<(
1;(
12(
11(
1I1
1_1
1c1
1m1
0l"
0n"
0o"
1:0
060
1g.
1S.
1?.
1+.
1u-
1a-
1M-
19-
1%-
1o,
1[,
1G,
13,
1}+
1i+
1U+
1A+
1-+
1w*
1c*
1O*
1;*
1'*
1q)
1])
1I)
15)
1!)
1k(
1W(
19(
1/(
1].
1I.
15.
1!.
1k-
1W-
1C-
1/-
1y,
1e,
1Q,
1=,
1),
1s+
1_+
1K+
17+
1#+
1m*
1Y*
1E*
11*
1{)
1g)
1S)
1?)
1+)
1u(
1a(
1M(
1C(
1%(
0P
0O
0M
1.$
02$
1e0
1j0
0t0
1k0
1f0
0@
1<
1C$
1>$
04$
1=$
1B$
1b0
1h0
1c0
1m0
1P!
1O!
1K!
1J!
0A!
1F$
1@$
1E$
1;$
1S!
1R!
1M!
1H!
#660500
1Y%
1I2
#690000
0!
09%
0D1
#720000
1!
19%
1D1
0?7
0>7
1=7
198
188
168
1=8
1;8
0/8
1A8
0C7
0E7
1F7
1D7
0B7
0I7
1J7
0f:
0h:
1i:
1g:
0e:
0l:
1m:
1R7
1u:
0q:
0N7
1h1
1y1
0~1
0'2
0I1
1J1
1G1
1H1
0T1
0]1
1E1
0F1
0U1
0X1
0\1
0`1
0a1
0Y1
1f1
0G1
0_1
0c1
0m1
0V1
1I1
0J1
0K1
0L1
1,/
1*/
1'/
1%/
1$/
1)/
0`.
0_.
0].
0L.
0K.
0I.
08.
07.
05.
0$.
0#.
0!.
0n-
0m-
0k-
0Z-
0Y-
0W-
0F-
0E-
0C-
02-
01-
0/-
0|,
0{,
0y,
0h,
0g,
0e,
0T,
0S,
0Q,
0@,
0?,
0=,
0,,
0+,
0),
0v+
0u+
0s+
0b+
0a+
0_+
0N+
0M+
0K+
0:+
09+
07+
0&+
0%+
0#+
0p*
0o*
0m*
0\*
0[*
0Y*
0H*
0G*
0E*
04*
03*
01*
0~)
0})
0{)
0j)
0i)
0g)
0V)
0U)
0S)
0B)
0A)
0?)
0.)
0-)
0+)
0x(
0w(
0u(
0d(
0c(
0a(
0P(
0O(
0M(
0F(
0E(
0C(
0((
0'(
0%(
0j.
0i.
0g.
0V.
0U.
0S.
0B.
0A.
0?.
0..
0-.
0+.
0x-
0w-
0u-
0d-
0c-
0a-
0P-
0O-
0M-
0<-
0;-
09-
0(-
0'-
0%-
0r,
0q,
0o,
0^,
0],
0[,
0J,
0I,
0G,
06,
05,
03,
0",
0!,
0}+
0l+
0k+
0i+
0X+
0W+
0U+
0D+
0C+
0A+
00+
0/+
0-+
0z*
0y*
0w*
0f*
0e*
0c*
0R*
0Q*
0O*
0>*
0=*
0;*
0**
0)*
0'*
0t)
0s)
0q)
0`)
0_)
0])
0L)
0K)
0I)
08)
07)
05)
0$)
0#)
0!)
0n(
0m(
0k(
0Z(
0Y(
0W(
0<(
0;(
09(
02(
01(
0/(
1M1
1K1
1L1
1g"
1i"
1b"
1d"
1e"
1j"
1K
1J
1H
1F
1E
1C
0M1
0e0
0j0
0b0
0h0
0c0
0m0
1t0
0k0
0f0
0C$
0>$
0F$
0@$
0E$
0;$
14$
0=$
0B$
0S!
0R!
0P!
0O!
0M!
0K!
0J!
0H!
1A!
#720500
1a.
1k.
1f2
1a2
1b2
1g2
#750000
0!
09%
0D1
#780000
1!
19%
1D1
1?7
098
088
068
0=8
0;8
1z6
1/8
1Q5
1y6
0A8
1h6
1g6
1w6
1K5
0F7
0D7
0J7
0S5
0i:
0g:
0m:
146
1T6
1c2
1%2
1$2
092
1h2
1|1
1{1
1n1
1o1
0h1
0y1
1~1
1'2
0E1
1F1
1G1
0b2
0g2
0c2
1i2
0G2
1d2
1T/
0,/
0*/
0'/
0%/
0$/
0)/
0H2
1k2
0d2
1P#
0g"
0i"
0b"
0d"
0e"
0j"
1t/
0x/
1o
0K
0J
0H
0F
0E
0C
1p#
0l#
14/
1v0
11!
0-!
10#
1V$
04/
0v0
15/
1w0
08/
1?"
1C"
00#
0V$
1/#
1U$
0,#
0?"
1>"
0;"
0C"
1B"
#780500
0a.
0k.
0f2
0a2
#810000
0!
09%
0D1
#840000
1!
19%
1D1
0?7
1>7
0z6
0Q5
0y6
0h6
1B:
0g6
0w6
1A:
1>:
0K5
189
1S5
0x9
046
0T6
1{9
1B%
1|'
0y'
1t'
0q'
1l'
0i'
1d'
0a'
1\'
0Y'
1T'
0Q'
1L'
0I'
1D'
0A'
1<'
09'
14'
01'
1,'
0)'
1$'
0!'
1z&
0w&
1r&
0o&
1j&
0g&
1b&
0_&
1Z&
0W&
1R&
0O&
1J&
0G&
1B&
0?&
1:&
07&
12&
0/&
1*&
0'&
1"&
0}%
1x%
0u%
1p%
0m%
1h%
0e%
1`%
0]%
1X%
0U%
1P%
0M%
1H%
0E%
1@%
0=%
1c2
0i2
192
0h2
0n1
0o1
0G1
0H1
1T1
1E1
0F1
1^1
1b1
1G1
1H1
0I1
1J1
0c2
1G2
0k2
1d2
0T/
1H2
0d2
0K1
0L1
1I1
0J1
0P#
0t/
1x/
0o
1K1
1L1
1M1
0p#
1l#
14/
1v0
05/
0w0
01!
1-!
0M1
10#
1V$
0/#
0U$
04/
0v0
18/
1?"
0>"
1C"
0B"
00#
0V$
1,#
0?"
1;"
0C"
#870000
0!
09%
0D1
#900000
1!
19%
1D1
1?7
0B:
159
0A:
149
0>:
089
1O8
0-9
1x9
109
0{9
1d.
1c.
1Z.
1Y.
1P.
1O.
1F.
1E.
1<.
1;.
12.
11.
1(.
1'.
1|-
1{-
1r-
1q-
1h-
1g-
1^-
1]-
1T-
1S-
1J-
1I-
1@-
1?-
16-
15-
1,-
1+-
1"-
1!-
1v,
1u,
1l,
1k,
1b,
1a,
1X,
1W,
1N,
1M,
1D,
1C,
1:,
19,
10,
1/,
1&,
1%,
1z+
1y+
1p+
1o+
1f+
1e+
1\+
1[+
1R+
1Q+
1H+
1G+
1>+
1=+
14+
13+
1*+
1)+
1~*
1}*
1t*
1s*
1j*
1i*
1`*
1_*
1V*
1U*
1L*
1K*
1B*
1A*
18*
17*
1.*
1-*
1$*
1#*
1x)
1w)
1n)
1m)
1d)
1c)
1Z)
1Y)
1P)
1O)
1F)
1E)
1<)
1;)
12)
11)
1()
1')
1|(
1{(
1r(
1q(
1h(
1g(
1^(
1](
1T(
1S(
1J(
1I(
1@(
1?(
16(
15(
1,(
1+(
1"(
1!(
0B%
0|'
1y'
0t'
1q'
0l'
1i'
0d'
1a'
0\'
1Y'
0T'
1Q'
0L'
1I'
0D'
1A'
0<'
19'
04'
11'
0,'
1)'
0$'
1!'
0z&
1w&
0r&
1o&
0j&
1g&
0b&
1_&
0Z&
1W&
0R&
1O&
0J&
1G&
0B&
1?&
0:&
17&
02&
1/&
0*&
1'&
0"&
1}%
0x%
1u%
0p%
1m%
0h%
1e%
0`%
1]%
0X%
1U%
0P%
1M%
0H%
1E%
0@%
1=%
1T2
062
0E1
1F1
0^1
0b1
1N.
1D.
0p-
0f-
0G1
0H1
11/
10/
0I1
1J1
1l"
1m"
0:0
170
1N
1M
0K1
0L1
0.$
11$
1?
0<
1M1
#900500
0A%
1I%
0Y%
0l2
1]2
0I2
#930000
0!
09%
0D1
#960000
1!
19%
1D1
0?7
0>7
0=7
0<7
1;7
059
049
0O8
1B7
1G7
1I7
1e:
1j:
1l:
1-9
0R7
0u:
009
1O7
1r:
0d.
0c.
0Z.
0Y.
0P.
0O.
0F.
0E.
0<.
0;.
02.
01.
0(.
0'.
0|-
0{-
0r-
0q-
0h-
0g-
0^-
0]-
0T-
0S-
0J-
0I-
0@-
0?-
06-
05-
0,-
0+-
0"-
0!-
0v,
0u,
0l,
0k,
0b,
0a,
0X,
0W,
0N,
0M,
0D,
0C,
0:,
09,
00,
0/,
0&,
0%,
0z+
0y+
0p+
0o+
0f+
0e+
0\+
0[+
0R+
0Q+
0H+
0G+
0>+
0=+
04+
03+
0*+
0)+
0~*
0}*
0t*
0s*
0j*
0i*
0`*
0_*
0V*
0U*
0L*
0K*
0B*
0A*
08*
07*
0.*
0-*
0$*
0#*
0x)
0w)
0n)
0m)
0d)
0c)
0Z)
0Y)
0P)
0O)
0F)
0E)
0<)
0;)
02)
01)
0()
0')
0|(
0{(
0r(
0q(
0h(
0g(
0^(
0](
0T(
0S(
0J(
0I(
0@(
0?(
06(
05(
0,(
0+(
0"(
0!(
0T2
162
0%2
1&2
0|1
1}1
0M1
1N1
0f1
1r1
1K1
1L1
1I1
0J1
1G1
1H1
0T1
1E1
0F1
0Z1
1^1
1b1
0q1
02;
0N.
0D.
1p-
1f-
0r1
1c1
1_1
1d1
1[1
1m1
0G1
0I1
0K1
1M1
0N1
0s1
1O1
0}1
0&2
01/
00/
12;
1^.
1].
1J.
1I.
16.
15.
1".
1!.
1l-
1k-
1X-
1W-
1D-
1C-
10-
1/-
1z,
1y,
1f,
1e,
1R,
1Q,
1>,
1=,
1*,
1),
1t+
1s+
1`+
1_+
1L+
1K+
18+
17+
1$+
1#+
1n*
1m*
1Z*
1Y*
1F*
1E*
12*
11*
1|)
1{)
1h)
1g)
1T)
1S)
1@)
1?)
1,)
1+)
1v(
1u(
1b(
1a(
1N(
1M(
1D(
1C(
1&(
1%(
1h.
1g.
1T.
1S.
1@.
1?.
1,.
1+.
1v-
1u-
1b-
1a-
1N-
1M-
1:-
19-
1&-
1%-
1p,
1o,
1\,
1[,
1H,
1G,
14,
13,
1~+
1}+
1j+
1i+
1V+
1U+
1B+
1A+
1.+
1-+
1x*
1w*
1d*
1c*
1P*
1O*
1<*
1;*
1(*
1'*
1r)
1q)
1^)
1])
1J)
1I)
16)
15)
1")
1!)
1l(
1k(
1X(
1W(
1:(
19(
10(
1/(
0O1
1s1
0l"
0m"
0t0
1:0
070
0N
0M
0Z0
04$
1.$
01$
1b0
1V0
1g0
1l0
1`0
1c0
1m0
1h0
0N$
0A!
0?
1<
1Z0
1F$
1R$
1A$
1<$
1H$
1E$
1;$
1@$
0[!
1N$
1_!
1U!
1S!
1R!
1N!
1M!
1I!
1H!
1[!
#960500
1A%
0I%
1Y%
1l2
0]2
1I2
#990000
0!
09%
0D1
#1020000
1!
19%
1D1
1?7
178
168
1;8
1C8
0/8
1A8
0B7
0G7
0I7
1J7
1H7
0e:
0j:
0l:
1m:
1k:
1R7
1u:
0O7
0r:
1h1
1y1
0~1
0'2
0E1
1F1
1Z1
0^1
1`1
0b1
1e1
1f1
0c1
0_1
0d1
0[1
0m1
1G1
1,/
1'/
1&/
1+/
0^.
0].
0J.
0I.
06.
05.
0".
0!.
0l-
0k-
0X-
0W-
0D-
0C-
00-
0/-
0z,
0y,
0f,
0e,
0R,
0Q,
0>,
0=,
0*,
0),
0t+
0s+
0`+
0_+
0L+
0K+
08+
07+
0$+
0#+
0n*
0m*
0Z*
0Y*
0F*
0E*
02*
01*
0|)
0{)
0h)
0g)
0T)
0S)
0@)
0?)
0,)
0+)
0v(
0u(
0b(
0a(
0N(
0M(
0D(
0C(
0&(
0%(
0h.
0g.
0T.
0S.
0@.
0?.
0,.
0+.
0v-
0u-
0b-
0a-
0N-
0M-
0:-
09-
0&-
0%-
0p,
0o,
0\,
0[,
0H,
0G,
04,
03,
0~+
0}+
0j+
0i+
0V+
0U+
0B+
0A+
0.+
0-+
0x*
0w*
0d*
0c*
0P*
0O*
0<*
0;*
0(*
0'*
0r)
0q)
0^)
0])
0J)
0I)
06)
05)
0")
0!)
0l(
0k(
0X(
0W(
0:(
09(
00(
0/(
1g"
1b"
1c"
1h"
1I
1H
1D
1C
0b0
0V0
0g0
0l0
0`0
0c0
0m0
0h0
1t0
0F$
0R$
0A$
0<$
0H$
0E$
0;$
0@$
14$
0_!
0U!
0S!
0R!
0N!
0M!
0I!
0H!
1A!
#1020500
1W.
1M.
1X2
1U2
1V2
1Y2
#1050000
0!
09%
0D1
#1080000
1!
19%
1D1
0?7
1>7
078
068
0;8
0C8
1j6
1/8
1Q5
0A8
1h6
1t6
1g6
1w6
1K5
0J7
0H7
0S5
0m:
0k:
1S6
136
1j2
1%2
092
1W2
1|1
1n1
1o1
1t1
0h1
0y1
1i1
1~1
1'2
0G1
0H1
1T1
1E1
0F1
0`1
1G1
1H1
1I1
0Y2
0V2
132
1=2
1Q2
1[2
1`2
1c2
163
1?3
1H3
1Q3
1Z3
1c3
1l3
1u3
1~3
1)4
124
1;4
1D4
1M4
1V4
1_4
1h4
1q4
1z4
1%5
1.5
0G:
0F:
1D5
1k2
1U/
0,/
0'/
0&/
0+/
1E5
1;5
155
1/5
1&5
1{4
1r4
1i4
1`4
1W4
1N4
1E4
1<4
134
1*4
1!4
1v3
1m3
1d3
1[3
1R3
1I3
1@3
173
1i2
1\2
1R2
1>2
142
0I1
1O#
0g"
0b"
0c"
0h"
1u/
0x/
1n
0I
0H
0D
0C
1Z2
0k2
1o#
0l#
15/
1w0
10!
0-!
1P2
0\2
1/#
1U$
1:/
19/
17/
16/
1x0
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1>"
1B"
1F2
0R2
1*#
1+#
1-#
1.#
1T$
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
05/
0w0
1="
1<"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1)"
1("
1'"
1&"
1%"
1$"
1#"
1""
1!"
1A"
1<2
0H2
0/#
0U$
06/
0x0
0>"
0B"
1)2
0>2
0.#
0T$
07/
0="
0A"
042
133
0-#
08/
0<"
073
1<3
0,#
09/
0;"
0@3
1E3
0+#
0:/
0:"
0I3
1N3
0*#
0;/
09"
0R3
1W3
0)#
0</
08"
0[3
1`3
0(#
0=/
07"
0d3
1i3
0'#
0>/
06"
0m3
1r3
0&#
0?/
05"
0v3
1{3
0%#
0@/
04"
0!4
1&4
0$#
0A/
03"
0*4
1/4
0##
0B/
02"
034
184
0"#
0C/
01"
0<4
1A4
0!#
0D/
00"
0E4
1J4
0~"
0E/
0/"
0N4
1S4
0}"
0F/
0."
0W4
1\4
0|"
0G/
0-"
0`4
1e4
0{"
0H/
0,"
0i4
1n4
0z"
0I/
0+"
0r4
1w4
0y"
0J/
0*"
0{4
1"5
0x"
0K/
0)"
0&5
1+5
0w"
0L/
0("
0/5
145
0v"
0M/
0'"
1G:
1:5
0u"
0N/
0&"
1F:
1@5
055
0t"
0O/
0%"
0E5
1I5
0;5
0s"
0$"
0P/
0r"
0Q/
0R/
0#"
0q"
0p"
0""
0!"
#1080500
0W.
0M.
0X2
0U2
#1110000
0!
09%
0D1
#1140000
1!
19%
1D1
1?7
0j6
0Q5
1D:
0h6
0t6
1B:
0g6
0w6
1A:
1=:
0K5
189
1S5
0x9
0S6
036
1J%
0y'
0q'
0i'
0a'
0Y'
0Q'
0I'
0A'
09'
01'
0)'
0!'
0w&
0o&
0g&
0_&
0W&
0O&
0G&
0?&
07&
0/&
0'&
0}%
0u%
0m%
0e%
0]%
0U%
0M%
0E%
0=%
0Z2
0j2
192
0W2
0n1
0o1
0t1
0i1
0E1
1F1
0G1
0H1
0)2
032
0=2
0F2
0Q2
0[2
0`2
0c2
0i2
033
063
0<3
0?3
0E3
0H3
0N3
0Q3
0W3
0Z3
0`3
0c3
0i3
0l3
0r3
0u3
0{3
0~3
0&4
0)4
0/4
024
084
0;4
0A4
0D4
0J4
0M4
0S4
0V4
0\4
0_4
0e4
0h4
0n4
0q4
0w4
0z4
0"5
0%5
0+5
0.5
045
0G:
0:5
0F:
0@5
0D5
1k2
0P2
1\2
0U/
0I5
1;5
1F:
155
1G:
0k2
0\2
0<2
1H2
1>2
1I1
0O#
0u/
1x/
0n
0>2
055
0;5
0o#
1l#
16/
1x0
15/
1w0
00!
1-!
1.#
1T$
1/#
1U$
19/
18/
06/
0x0
05/
0w0
1P/
1Q/
1>"
1="
1B"
1A"
1+#
1,#
0.#
0T$
0/#
0U$
1r"
1q"
0Q/
0P/
09/
0>"
0="
1;"
1:"
1#"
1""
0B"
0A"
0q"
0r"
0+#
0:"
0#"
0""
#1170000
0!
09%
0D1
#1200000
1!
19%
1D1
0?7
0>7
1=7
0D:
179
0B:
159
0A:
149
0=:
089
1O8
0-9
1x9
1f.
1d.
1c.
1\.
1Z.
1Y.
1R.
1P.
1O.
1H.
1F.
1E.
1>.
1<.
1;.
14.
12.
11.
1*.
1(.
1'.
1~-
1|-
1{-
1t-
1r-
1q-
1j-
1h-
1g-
1`-
1^-
1]-
1V-
1T-
1S-
1L-
1J-
1I-
1B-
1@-
1?-
18-
16-
15-
1.-
1,-
1+-
1$-
1"-
1!-
1x,
1v,
1u,
1n,
1l,
1k,
1d,
1b,
1a,
1Z,
1X,
1W,
1P,
1N,
1M,
1F,
1D,
1C,
1<,
1:,
19,
12,
10,
1/,
1(,
1&,
1%,
1|+
1z+
1y+
1r+
1p+
1o+
1h+
1f+
1e+
1^+
1\+
1[+
1T+
1R+
1Q+
1J+
1H+
1G+
1@+
1>+
1=+
16+
14+
13+
1,+
1*+
1)+
1"+
1~*
1}*
1v*
1t*
1s*
1l*
1j*
1i*
1b*
1`*
1_*
1X*
1V*
1U*
1N*
1L*
1K*
1D*
1B*
1A*
1:*
18*
17*
10*
1.*
1-*
1&*
1$*
1#*
1z)
1x)
1w)
1p)
1n)
1m)
1f)
1d)
1c)
1\)
1Z)
1Y)
1R)
1P)
1O)
1H)
1F)
1E)
1>)
1<)
1;)
14)
12)
11)
1*)
1()
1')
1~(
1|(
1{(
1t(
1r(
1q(
1j(
1h(
1g(
1`(
1^(
1](
1V(
1T(
1S(
1L(
1J(
1I(
1B(
1@(
1?(
18(
16(
15(
1.(
1,(
1+(
1$(
1"(
1!(
0J%
1y'
1q'
1i'
1a'
1Y'
1Q'
1I'
1A'
19'
11'
1)'
1!'
1w&
1o&
1g&
1_&
1W&
1O&
1G&
1?&
17&
1/&
1'&
1}%
1u%
1m%
1e%
1]%
1U%
1M%
1E%
1=%
062
0I1
1J1
1G1
1H1
0T1
1E1
0F1
1U1
1j1
0p-
0f-
1u1
0G1
0j1
1I1
0J1
1K1
11/
10/
1./
0K1
0u1
1l"
1m"
1o"
0:0
1P
1N
1M
0.$
1X0
0<
1P$
0X0
1]!
0P$
0]!
#1200500
0Y%
0I2
#1230000
0!
09%
0D1
#1260000
1!
19%
1D1
1?7
079
059
049
0O8
1C7
1B7
1G7
1I7
1f:
1e:
1j:
1l:
1-9
0R7
0u:
0f.
0d.
0c.
0\.
0Z.
0Y.
0R.
0P.
0O.
0H.
0F.
0E.
0>.
0<.
0;.
04.
02.
01.
0*.
0(.
0'.
0~-
0|-
0{-
0t-
0r-
0q-
0j-
0h-
0g-
0`-
0^-
0]-
0V-
0T-
0S-
0L-
0J-
0I-
0B-
0@-
0?-
08-
06-
05-
0.-
0,-
0+-
0$-
0"-
0!-
0x,
0v,
0u,
0n,
0l,
0k,
0d,
0b,
0a,
0Z,
0X,
0W,
0P,
0N,
0M,
0F,
0D,
0C,
0<,
0:,
09,
02,
00,
0/,
0(,
0&,
0%,
0|+
0z+
0y+
0r+
0p+
0o+
0h+
0f+
0e+
0^+
0\+
0[+
0T+
0R+
0Q+
0J+
0H+
0G+
0@+
0>+
0=+
06+
04+
03+
0,+
0*+
0)+
0"+
0~*
0}*
0v*
0t*
0s*
0l*
0j*
0i*
0b*
0`*
0_*
0X*
0V*
0U*
0N*
0L*
0K*
0D*
0B*
0A*
0:*
08*
07*
00*
0.*
0-*
0&*
0$*
0#*
0z)
0x)
0w)
0p)
0n)
0m)
0f)
0d)
0c)
0\)
0Z)
0Y)
0R)
0P)
0O)
0H)
0F)
0E)
0>)
0<)
0;)
04)
02)
01)
0*)
0()
0')
0~(
0|(
0{(
0t(
0r(
0q(
0j(
0h(
0g(
0`(
0^(
0](
0V(
0T(
0S(
0L(
0J(
0I(
0B(
0@(
0?(
08(
06(
05(
0.(
0,(
0+(
0$(
0"(
0!(
162
0%2
1&2
0$2
0|1
1}1
0{1
0E1
1F1
0U1
1p-
1f-
1G1
0}1
0&2
01/
00/
0./
0l"
0m"
0o"
1:0
0P
0N
0M
1.$
1<
#1260500
1Y%
1I2
#1290000
0!
09%
0D1
#1320000
1!
19%
1D1
0?7
1>7
0C7
0B7
0G7
0I7
0f:
0e:
0j:
0l:
1R7
1u:
1%2
1$2
1|1
1{1
0G1
0H1
1T1
1E1
0F1
1U1
1X1
0Z1
1^1
1`1
1b1
0e1
1c1
1_1
1d1
1[1
1m1
0f1
1G1
1H1
1V1
1j1
0I1
1J1
1`.
1^.
1].
1L.
1J.
1I.
18.
16.
15.
1$.
1".
1!.
1n-
1l-
1k-
1Z-
1X-
1W-
1F-
1D-
1C-
12-
10-
1/-
1|,
1z,
1y,
1h,
1f,
1e,
1T,
1R,
1Q,
1@,
1>,
1=,
1,,
1*,
1),
1v+
1t+
1s+
1b+
1`+
1_+
1N+
1L+
1K+
1:+
18+
17+
1&+
1$+
1#+
1p*
1n*
1m*
1\*
1Z*
1Y*
1H*
1F*
1E*
14*
12*
11*
1~)
1|)
1{)
1j)
1h)
1g)
1V)
1T)
1S)
1B)
1@)
1?)
1.)
1,)
1+)
1x(
1v(
1u(
1d(
1b(
1a(
1P(
1N(
1M(
1F(
1D(
1C(
1((
1&(
1%(
1j.
1h.
1g.
1V.
1T.
1S.
1B.
1@.
1?.
1..
1,.
1+.
1x-
1v-
1u-
1d-
1b-
1a-
1P-
1N-
1M-
1<-
1:-
19-
1(-
1&-
1%-
1r,
1p,
1o,
1^,
1\,
1[,
1J,
1H,
1G,
16,
14,
13,
1",
1~+
1}+
1l+
1j+
1i+
1X+
1V+
1U+
1D+
1B+
1A+
10+
1.+
1-+
1z*
1x*
1w*
1f*
1d*
1c*
1R*
1P*
1O*
1>*
1<*
1;*
1**
1(*
1'*
1t)
1r)
1q)
1`)
1^)
1])
1L)
1J)
1I)
18)
16)
15)
1$)
1")
1!)
1n(
1l(
1k(
1Z(
1X(
1W(
1<(
1:(
19(
12(
10(
1/(
1K1
1u1
1I1
0J1
0K1
1e0
1j0
0t0
1b0
1V0
1g0
1l0
1`0
1c0
1m0
1h0
1C$
1>$
04$
1F$
1R$
1A$
1<$
1H$
1E$
1;$
1@$
1X0
1_!
1U!
1S!
1R!
1P!
1N!
1M!
1K!
1I!
1H!
0A!
1P$
1]!
#1350000
0!
09%
0D1
#1380000
1!
19%
1D1
1?7
198
178
168
1;8
1C8
0/8
1A8
1K8
1D7
1J7
1H7
1g:
1m:
1k:
0%2
0$2
0|1
0{1
1h1
1y1
0~1
0'2
0E1
1F1
0U1
0X1
1Z1
0^1
0`1
0b1
0j1
1q1
1r1
0u1
0c1
0_1
0d1
0[1
0m1
0V1
0G1
0H1
1,/
1'/
1&/
1+/
1$/
1)/
02;
0`.
0^.
0].
0L.
0J.
0I.
08.
06.
05.
0$.
0".
0!.
0n-
0l-
0k-
0Z-
0X-
0W-
0F-
0D-
0C-
02-
00-
0/-
0|,
0z,
0y,
0h,
0f,
0e,
0T,
0R,
0Q,
0@,
0>,
0=,
0,,
0*,
0),
0v+
0t+
0s+
0b+
0`+
0_+
0N+
0L+
0K+
0:+
08+
07+
0&+
0$+
0#+
0p*
0n*
0m*
0\*
0Z*
0Y*
0H*
0F*
0E*
04*
02*
01*
0~)
0|)
0{)
0j)
0h)
0g)
0V)
0T)
0S)
0B)
0@)
0?)
0.)
0,)
0+)
0x(
0v(
0u(
0d(
0b(
0a(
0P(
0N(
0M(
0F(
0D(
0C(
0((
0&(
0%(
0j.
0h.
0g.
0V.
0T.
0S.
0B.
0@.
0?.
0..
0,.
0+.
0x-
0v-
0u-
0d-
0b-
0a-
0P-
0N-
0M-
0<-
0:-
09-
0(-
0&-
0%-
0r,
0p,
0o,
0^,
0\,
0[,
0J,
0H,
0G,
06,
04,
03,
0",
0~+
0}+
0l+
0j+
0i+
0X+
0V+
0U+
0D+
0B+
0A+
00+
0.+
0-+
0z*
0x*
0w*
0f*
0d*
0c*
0R*
0P*
0O*
0>*
0<*
0;*
0**
0(*
0'*
0t)
0r)
0q)
0`)
0^)
0])
0L)
0J)
0I)
08)
06)
05)
0$)
0")
0!)
0n(
0l(
0k(
0Z(
0X(
0W(
0<(
0:(
09(
02(
00(
0/(
0I1
1J1
0s1
1g"
1b"
1c"
1h"
1e"
1j"
1K
1I
1H
1F
1D
1C
1K1
0e0
0j0
0b0
0V0
0g0
0l0
0`0
0c0
0m0
0h0
0X0
0Z0
0C$
0>$
0F$
0R$
0A$
0<$
0H$
0E$
0;$
0@$
0P$
0N$
0_!
0]!
0U!
0S!
0R!
0P!
0N!
0M!
0K!
0I!
0H!
0[!
#1410000
0!
09%
0D1
#1440000
1!
19%
1D1
0?7
0>7
0=7
1<7
098
078
068
0;8
0C8
1j6
1z6
1Q5
0A8
1h6
1t6
1g6
1w6
0I8
0K8
1r6
1K5
0D7
0J7
0H7
0S5
0g:
0m:
0k:
1%2
1$2
092
1|1
1{1
1n1
1o1
1t1
1*2
0w2
1i1
1~1
1'2
0K1
0L1
1I1
0J1
1G1
1H1
0T1
1E1
0F1
1^1
1b1
0G1
0I1
1K1
1L1
0M1
1N1
0H2
132
1=2
1Q2
1[2
1`2
1c2
1j2
163
1?3
1H3
1Q3
1Z3
1c3
1l3
1u3
1~3
1)4
124
1;4
1D4
1M4
1V4
1_4
1h4
1q4
1z4
1%5
1.5
0G:
0F:
1D5
1J5
0,/
0'/
0&/
0+/
0$/
0)/
1i2
1O1
1M1
0N1
0g"
0b"
0c"
0h"
0e"
0j"
0x/
0K
0I
0H
0F
0D
0C
0O1
1Z2
0l#
13/
1u0
08/
0-!
1P2
11#
1W$
0,#
1@"
0;"
1D"
1F2
1<2
1)2
133
1<3
1E3
1N3
1W3
1`3
1i3
1r3
1{3
1&4
1/4
184
1A4
1J4
1S4
1\4
1e4
1n4
1w4
1"5
1+5
145
1G:
1:5
1F:
1@5
1I5
0J5
03/
0u0
01#
0W$
0@"
0D"
#1470000
0!
09%
0D1
#1500000
1!
19%
1D1
1?7
0j6
0z6
1D:
0h6
0t6
1B:
0g6
0w6
1A:
0p6
0r6
189
0x9
0y'
0q'
0i'
0a'
0Y'
0Q'
0I'
0A'
09'
01'
0)'
0!'
0w&
0o&
0g&
0_&
0W&
0O&
0G&
0?&
07&
0/&
0'&
0}%
0u%
0m%
0e%
0]%
0U%
0M%
0E%
0=%
0o1
0t1
0*2
0+2
0n1
0i1
0E1
1F1
0^1
0b1
1G1
142
1>2
1H2
1R2
1\2
1d2
1k2
173
1@3
1I3
1R3
1[3
1d3
1m3
1v3
1!4
1*4
134
1<4
1E4
1N4
1W4
1`4
1i4
1r4
1{4
1&5
1/5
1E5
0)2
032
0<2
0=2
0F2
0G2
0P2
0Q2
0Z2
0[2
0`2
0c2
0i2
0j2
033
063
0<3
0?3
0E3
0H3
0N3
0Q3
0W3
0Z3
0`3
0c3
0i3
0l3
0r3
0u3
0{3
0~3
0&4
0)4
0/4
024
084
0;4
0A4
0D4
0J4
0M4
0S4
0V4
0\4
0_4
0e4
0h4
0n4
0q4
0w4
0z4
0"5
0%5
0+5
0.5
045
0G:
0:5
0F:
0@5
0D5
0E5
0I5
1F:
1G:
0/5
0&5
0{4
0r4
0i4
0`4
0W4
0N4
0E4
0<4
034
0*4
0!4
0v3
0m3
0d3
0[3
0R3
0I3
0@3
073
0k2
0d2
0\2
0R2
0H2
0>2
042
1R/
1O/
1N/
1M/
1L/
1K/
1J/
1I/
1H/
1G/
1F/
1E/
1D/
1C/
1B/
1A/
1@/
1?/
1>/
1=/
1</
1;/
15/
1w0
14/
1v0
16/
1x0
17/
18/
19/
1:/
1p"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1/#
1U$
10#
1V$
1.#
1T$
1-#
1,#
1+#
1*#
0:/
09/
08/
07/
06/
0x0
04/
0v0
05/
0w0
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0R/
1?"
1>"
1="
1<"
1;"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1)"
1("
1'"
1&"
1%"
1$"
1!"
1C"
1B"
1A"
0*#
0+#
0,#
0-#
0.#
0T$
00#
0V$
0/#
0U$
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0p"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0!"
0C"
0B"
0A"
#1530000
0!
09%
0D1
#1560000
1!
19%
1D1
0?7
1>7
0D:
179
0B:
159
0A:
149
1O8
0-9
1f.
1d.
1c.
1\.
1Z.
1Y.
1R.
1P.
1O.
1H.
1F.
1E.
1>.
1<.
1;.
14.
12.
11.
1*.
1(.
1'.
1~-
1|-
1{-
1t-
1r-
1q-
1j-
1h-
1g-
1`-
1^-
1]-
1V-
1T-
1S-
1L-
1J-
1I-
1B-
1@-
1?-
18-
16-
15-
1.-
1,-
1+-
1$-
1"-
1!-
1x,
1v,
1u,
1n,
1l,
1k,
1d,
1b,
1a,
1Z,
1X,
1W,
1P,
1N,
1M,
1F,
1D,
1C,
1<,
1:,
19,
12,
10,
1/,
1(,
1&,
1%,
1|+
1z+
1y+
1r+
1p+
1o+
1h+
1f+
1e+
1^+
1\+
1[+
1T+
1R+
1Q+
1J+
1H+
1G+
1@+
1>+
1=+
16+
14+
13+
1,+
1*+
1)+
1"+
1~*
1}*
1v*
1t*
1s*
1l*
1j*
1i*
1b*
1`*
1_*
1X*
1V*
1U*
1N*
1L*
1K*
1D*
1B*
1A*
1:*
18*
17*
10*
1.*
1-*
1&*
1$*
1#*
1z)
1x)
1w)
1p)
1n)
1m)
1f)
1d)
1c)
1\)
1Z)
1Y)
1R)
1P)
1O)
1H)
1F)
1E)
1>)
1<)
1;)
14)
12)
11)
1*)
1()
1')
1~(
1|(
1{(
1t(
1r(
1q(
1j(
1h(
1g(
1`(
1^(
1](
1V(
1T(
1S(
1L(
1J(
1I(
1B(
1@(
1?(
18(
16(
15(
1.(
1,(
1+(
1$(
1"(
1!(
062
0G1
0H1
1T1
1E1
0F1
0p-
0f-
1G1
1H1
1I1
11/
10/
1./
0I1
1l"
1m"
1o"
0:0
1P
1N
1M
0.$
0<
#1560500
0Y%
0I2
#1590000
0!
09%
0D1
#1620000
1!
19%
1D1
1?7
079
059
049
1C7
1B7
1G7
1I7
1f:
1e:
1j:
1l:
0R7
0u:
0f.
0d.
0c.
0\.
0Z.
0Y.
0R.
0P.
0O.
0H.
0F.
0E.
0>.
0<.
0;.
04.
02.
01.
0*.
0(.
0'.
0~-
0|-
0{-
0t-
0r-
0q-
0j-
0h-
0g-
0`-
0^-
0]-
0V-
0T-
0S-
0L-
0J-
0I-
0B-
0@-
0?-
08-
06-
05-
0.-
0,-
0+-
0$-
0"-
0!-
0x,
0v,
0u,
0n,
0l,
0k,
0d,
0b,
0a,
0Z,
0X,
0W,
0P,
0N,
0M,
0F,
0D,
0C,
0<,
0:,
09,
02,
00,
0/,
0(,
0&,
0%,
0|+
0z+
0y+
0r+
0p+
0o+
0h+
0f+
0e+
0^+
0\+
0[+
0T+
0R+
0Q+
0J+
0H+
0G+
0@+
0>+
0=+
06+
04+
03+
0,+
0*+
0)+
0"+
0~*
0}*
0v*
0t*
0s*
0l*
0j*
0i*
0b*
0`*
0_*
0X*
0V*
0U*
0N*
0L*
0K*
0D*
0B*
0A*
0:*
08*
07*
00*
0.*
0-*
0&*
0$*
0#*
0z)
0x)
0w)
0p)
0n)
0m)
0f)
0d)
0c)
0\)
0Z)
0Y)
0R)
0P)
0O)
0H)
0F)
0E)
0>)
0<)
0;)
04)
02)
01)
0*)
0()
0')
0~(
0|(
0{(
0t(
0r(
0q(
0j(
0h(
0g(
0`(
0^(
0](
0V(
0T(
0S(
0L(
0J(
0I(
0B(
0@(
0?(
08(
06(
05(
0.(
0,(
0+(
0$(
0"(
0!(
0%2
1&2
0$2
0|1
1}1
0{1
0E1
1F1
1X1
1`1
0G1
0H1
0}1
0&2
01/
00/
0./
1I1
0l"
0m"
0o"
0P
0N
0M
#1650000
0!
09%
0D1
#1680000
1!
19%
1D1
0?7
0>7
1=7
0C7
0G7
0I7
0f:
0j:
0l:
1%2
1$2
1|1
1{1
0I1
1J1
1G1
1H1
0T1
1E1
0F1
0X1
0`1
0G1
1I1
0J1
0K1
0L1
1}1
1&2
0M1
1N1
1K1
1L1
1M1
0N1
1O1
0O1
#1710000
0!
09%
0D1
#1740000
1!
19%
1D1
1?7
0E1
1F1
1G1
#1770000
0!
09%
0D1
#1800000
1!
19%
1D1
0?7
1>7
0G1
0H1
1T1
1E1
0F1
1^1
1b1
1G1
1H1
0I1
1J1
0K1
0L1
1I1
0J1
1K1
1L1
0M1
1N1
1O1
1M1
0N1
0O1
#1830000
0!
09%
0D1
#1860000
1!
19%
1D1
1?7
0E1
1F1
0^1
0b1
0G1
0H1
0I1
1J1
0K1
0L1
0M1
1N1
1O1
#1890000
0!
09%
0D1
#1920000
1!
19%
1D1
0?7
0>7
0=7
0<7
0;7
1:7
0O1
0P1
0W1
1M1
0N1
1f1
0r1
1K1
1L1
1I1
0J1
1G1
1H1
0T1
1E1
0F1
0Z1
0q1
12;
0G1
0I1
0K1
0M1
1s1
1O1
1P1
0f1
1r1
1Q1
02;
0s1
0Q1
1t0
1Z0
14$
0t0
1N$
1A!
0Z0
04$
1[!
0N$
0A!
0[!
#1950000
0!
09%
0D1
#1980000
1!
19%
1D1
1?7
0E1
1F1
1Z1
1\1
1`1
1b1
1e1
1p1
1G1
#2000000
