
Home-Security-System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0ac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800b240  0800b240  0000c240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b70c  0800b70c  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b70c  0800b70c  0000c70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b714  0800b714  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b714  0800b714  0000c714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b718  0800b718  0000c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b71c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  200001e8  0800b904  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  0800b904  0000d4d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f17  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c3  00000000  00000000  0001e12f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  000204f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c75  00000000  00000000  000214e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027dfc  00000000  00000000  0002215d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122bd  00000000  00000000  00049f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f622c  00000000  00000000  0005c216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152442  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058b8  00000000  00000000  00152488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a5  00000000  00000000  00157d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b224 	.word	0x0800b224

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800b224 	.word	0x0800b224

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f000 fedd 	bl	8001de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f837 	bl	800109c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 f9a5 	bl	800137c <MX_GPIO_Init>
  MX_DMA_Init();
 8001032:	f000 f985 	bl	8001340 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001036:	f000 f953 	bl	80012e0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800103a:	f000 f881 	bl	8001140 <MX_TIM3_Init>
  MX_TIM4_Init();
 800103e:	f000 f8f1 	bl	8001224 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);  // Start Input Capture with interrupts
 8001042:	2100      	movs	r1, #0
 8001044:	4811      	ldr	r0, [pc, #68]	@ (800108c <main+0x6c>)
 8001046:	f003 f90d 	bl	8004264 <HAL_TIM_IC_Start_IT>
  // Start UART RX (non-DMA, interrupt-based) to read single commands
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800104a:	2201      	movs	r2, #1
 800104c:	4910      	ldr	r1, [pc, #64]	@ (8001090 <main+0x70>)
 800104e:	4811      	ldr	r0, [pc, #68]	@ (8001094 <main+0x74>)
 8001050:	f004 fda2 	bl	8005b98 <HAL_UART_Receive_IT>
  // OPTIONAL: banner so you see something in PuTTY after reset
  const char *banner = "Home-Security-System: UART online @ 115200 8-N-1\r\n";
 8001054:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <main+0x78>)
 8001056:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)banner, (uint16_t)strlen(banner), 100);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff f909 	bl	8000270 <strlen>
 800105e:	4603      	mov	r3, r0
 8001060:	b29a      	uxth	r2, r3
 8001062:	2364      	movs	r3, #100	@ 0x64
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	480b      	ldr	r0, [pc, #44]	@ (8001094 <main+0x74>)
 8001068:	f004 fd02 	bl	8005a70 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    // Update reed switches
	    UpdateReedSwitchStates();
 800106c:	f000 fc08 	bl	8001880 <UpdateReedSwitchStates>

	    // Trigger ultrasonic ping (echo measured in TIM3 IC callback)
	    HCSR04_Trigger();
 8001070:	f000 fb6a 	bl	8001748 <HCSR04_Trigger>

	    // Give time for the echo to arrive and the callback to compute distance_cm.
	    // 60 ms covers up to ~10 m round-trip; adjust if you expect longer distances.
	    HAL_Delay(60);
 8001074:	203c      	movs	r0, #60	@ 0x3c
 8001076:	f000 ff31 	bl	8001edc <HAL_Delay>

	    // Decide and drive BigSound based on sensor states and UART command
	    ProcessAlarm();
 800107a:	f000 fa33 	bl	80014e4 <ProcessAlarm>

	    // Transmit one status line over UART
	    SendStatusUART();
 800107e:	f000 fb1b 	bl	80016b8 <SendStatusUART>

	    // Send at ~4 Hz; adjust as needed
	    HAL_Delay(160);
 8001082:	20a0      	movs	r0, #160	@ 0xa0
 8001084:	f000 ff2a 	bl	8001edc <HAL_Delay>
	    UpdateReedSwitchStates();
 8001088:	bf00      	nop
 800108a:	e7ef      	b.n	800106c <main+0x4c>
 800108c:	20000204 	.word	0x20000204
 8001090:	20000370 	.word	0x20000370
 8001094:	2000029c 	.word	0x2000029c
 8001098:	0800b240 	.word	0x0800b240

0800109c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b096      	sub	sp, #88	@ 0x58
 80010a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	2244      	movs	r2, #68	@ 0x44
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f006 fcdf 	bl	8007a6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b0:	463b      	mov	r3, r7
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
 80010bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010c2:	f001 fba7 	bl	8002814 <HAL_PWREx_ControlVoltageScaling>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010cc:	f000 fbee 	bl	80018ac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d0:	2302      	movs	r3, #2
 80010d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010da:	2310      	movs	r3, #16
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010de:	2302      	movs	r3, #2
 80010e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010e2:	2302      	movs	r3, #2
 80010e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010ea:	230a      	movs	r3, #10
 80010ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010ee:	2307      	movs	r3, #7
 80010f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4618      	mov	r0, r3
 8001100:	f001 fbde 	bl	80028c0 <HAL_RCC_OscConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800110a:	f000 fbcf 	bl	80018ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110e:	230f      	movs	r3, #15
 8001110:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001112:	2303      	movs	r3, #3
 8001114:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001122:	463b      	mov	r3, r7
 8001124:	2104      	movs	r1, #4
 8001126:	4618      	mov	r0, r3
 8001128:	f001 ffa6 	bl	8003078 <HAL_RCC_ClockConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001132:	f000 fbbb 	bl	80018ac <Error_Handler>
  }
}
 8001136:	bf00      	nop
 8001138:	3758      	adds	r7, #88	@ 0x58
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08c      	sub	sp, #48	@ 0x30
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800116c:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <MX_TIM3_Init+0xdc>)
 800116e:	4a2c      	ldr	r2, [pc, #176]	@ (8001220 <MX_TIM3_Init+0xe0>)
 8001170:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001172:	4b2a      	ldr	r3, [pc, #168]	@ (800121c <MX_TIM3_Init+0xdc>)
 8001174:	224f      	movs	r2, #79	@ 0x4f
 8001176:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <MX_TIM3_Init+0xdc>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800117e:	4b27      	ldr	r3, [pc, #156]	@ (800121c <MX_TIM3_Init+0xdc>)
 8001180:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001184:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001186:	4b25      	ldr	r3, [pc, #148]	@ (800121c <MX_TIM3_Init+0xdc>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118c:	4b23      	ldr	r3, [pc, #140]	@ (800121c <MX_TIM3_Init+0xdc>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001192:	4822      	ldr	r0, [pc, #136]	@ (800121c <MX_TIM3_Init+0xdc>)
 8001194:	f002 fe50 	bl	8003e38 <HAL_TIM_Base_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 800119e:	f000 fb85 	bl	80018ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011a8:	f107 0320 	add.w	r3, r7, #32
 80011ac:	4619      	mov	r1, r3
 80011ae:	481b      	ldr	r0, [pc, #108]	@ (800121c <MX_TIM3_Init+0xdc>)
 80011b0:	f003 fc5a 	bl	8004a68 <HAL_TIM_ConfigClockSource>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80011ba:	f000 fb77 	bl	80018ac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80011be:	4817      	ldr	r0, [pc, #92]	@ (800121c <MX_TIM3_Init+0xdc>)
 80011c0:	f002 ffee 	bl	80041a0 <HAL_TIM_IC_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80011ca:	f000 fb6f 	bl	80018ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	480f      	ldr	r0, [pc, #60]	@ (800121c <MX_TIM3_Init+0xdc>)
 80011de:	f004 fb53 	bl	8005888 <HAL_TIMEx_MasterConfigSynchronization>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80011e8:	f000 fb60 	bl	80018ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80011ec:	2300      	movs	r3, #0
 80011ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011f0:	2301      	movs	r3, #1
 80011f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2200      	movs	r2, #0
 8001200:	4619      	mov	r1, r3
 8001202:	4806      	ldr	r0, [pc, #24]	@ (800121c <MX_TIM3_Init+0xdc>)
 8001204:	f003 fa7f 	bl	8004706 <HAL_TIM_IC_ConfigChannel>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800120e:	f000 fb4d 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	3730      	adds	r7, #48	@ 0x30
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000204 	.word	0x20000204
 8001220:	40000400 	.word	0x40000400

08001224 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08a      	sub	sp, #40	@ 0x28
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001236:	463b      	mov	r3, r7
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
 8001244:	615a      	str	r2, [r3, #20]
 8001246:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001248:	4b23      	ldr	r3, [pc, #140]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 800124a:	4a24      	ldr	r2, [pc, #144]	@ (80012dc <MX_TIM4_Init+0xb8>)
 800124c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 800124e:	4b22      	ldr	r3, [pc, #136]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 8001250:	224f      	movs	r2, #79	@ 0x4f
 8001252:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001254:	4b20      	ldr	r3, [pc, #128]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 800125a:	4b1f      	ldr	r3, [pc, #124]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 800125c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001260:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001262:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001268:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800126e:	481a      	ldr	r0, [pc, #104]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 8001270:	f002 fe39 	bl	8003ee6 <HAL_TIM_PWM_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800127a:	f000 fb17 	bl	80018ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	4812      	ldr	r0, [pc, #72]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 800128e:	f004 fafb 	bl	8005888 <HAL_TIMEx_MasterConfigSynchronization>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001298:	f000 fb08 	bl	80018ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800129c:	2360      	movs	r3, #96	@ 0x60
 800129e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ac:	463b      	mov	r3, r7
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	4809      	ldr	r0, [pc, #36]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 80012b4:	f003 fac4 	bl	8004840 <HAL_TIM_PWM_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80012be:	f000 faf5 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80012c2:	4805      	ldr	r0, [pc, #20]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 80012c4:	f000 fb86 	bl	80019d4 <HAL_TIM_MspPostInit>


    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80012c8:	2100      	movs	r1, #0
 80012ca:	4803      	ldr	r0, [pc, #12]	@ (80012d8 <MX_TIM4_Init+0xb4>)
 80012cc:	f002 fe62 	bl	8003f94 <HAL_TIM_PWM_Start>
}
 80012d0:	bf00      	nop
 80012d2:	3728      	adds	r7, #40	@ 0x28
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000250 	.word	0x20000250
 80012dc:	40000800 	.word	0x40000800

080012e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012e4:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 80012e6:	4a15      	ldr	r2, [pc, #84]	@ (800133c <MX_USART2_UART_Init+0x5c>)
 80012e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ea:	4b13      	ldr	r3, [pc, #76]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 80012ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001304:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 8001306:	220c      	movs	r2, #12
 8001308:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130a:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001310:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001316:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800131c:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_USART2_UART_Init+0x58>)
 8001324:	f004 fb56 	bl	80059d4 <HAL_UART_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800132e:	f000 fabd 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000029c 	.word	0x2000029c
 800133c:	40004400 	.word	0x40004400

08001340 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001346:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <MX_DMA_Init+0x38>)
 8001348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800134a:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <MX_DMA_Init+0x38>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6493      	str	r3, [r2, #72]	@ 0x48
 8001352:	4b09      	ldr	r3, [pc, #36]	@ (8001378 <MX_DMA_Init+0x38>)
 8001354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	2010      	movs	r0, #16
 8001364:	f000 feb9 	bl	80020da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001368:	2010      	movs	r0, #16
 800136a:	f000 fed2 	bl	8002112 <HAL_NVIC_EnableIRQ>

}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000

0800137c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001392:	4b32      	ldr	r3, [pc, #200]	@ (800145c <MX_GPIO_Init+0xe0>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	4a31      	ldr	r2, [pc, #196]	@ (800145c <MX_GPIO_Init+0xe0>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139e:	4b2f      	ldr	r3, [pc, #188]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013aa:	4b2c      	ldr	r3, [pc, #176]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	4a2b      	ldr	r2, [pc, #172]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013b6:	4b29      	ldr	r3, [pc, #164]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	4b26      	ldr	r3, [pc, #152]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	4a25      	ldr	r2, [pc, #148]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ce:	4b23      	ldr	r3, [pc, #140]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	4b20      	ldr	r3, [pc, #128]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_GPIO_Init+0xe0>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TriggerUltra_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	21a0      	movs	r1, #160	@ 0xa0
 80013f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013fa:	f001 f9e5 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001404:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4619      	mov	r1, r3
 8001414:	4812      	ldr	r0, [pc, #72]	@ (8001460 <MX_GPIO_Init+0xe4>)
 8001416:	f001 f815 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TriggerUltra_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TriggerUltra_Pin;
 800141a:	23a0      	movs	r3, #160	@ 0xa0
 800141c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141e:	2301      	movs	r3, #1
 8001420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001426:	2300      	movs	r3, #0
 8001428:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001434:	f001 f806 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pins : Reed3_Pin Reed2_Pin Reed1_Pin */
  GPIO_InitStruct.Pin = Reed3_Pin|Reed2_Pin|Reed1_Pin;
 8001438:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 800143c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143e:	2300      	movs	r3, #0
 8001440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001442:	2302      	movs	r3, #2
 8001444:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_GPIO_Init+0xe8>)
 800144e:	f000 fff9 	bl	8002444 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001452:	bf00      	nop
 8001454:	3728      	adds	r7, #40	@ 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000
 8001460:	48000800 	.word	0x48000800
 8001464:	48000400 	.word	0x48000400

08001468 <Alarm_Set>:
/* USER CODE BEGIN 4 */

// BigSound is active-high: SET = ON, RESET = OFF.
// If your hardware is active-low, invert the pin levels here.
static void Alarm_Set(uint8_t on)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
    // Drive PWM duty instead of GPIO. When ON: ~50% duty; OFF: 0% duty.
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <Alarm_Set+0x38>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001478:	60fb      	str	r3, [r7, #12]
    uint32_t half = (arr + 1U) / 2U;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	3301      	adds	r3, #1
 800147e:	085b      	lsrs	r3, r3, #1
 8001480:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, on ? half : 0U);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <Alarm_Set+0x24>
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	e000      	b.n	800148e <Alarm_Set+0x26>
 800148c:	2300      	movs	r3, #0
 800148e:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <Alarm_Set+0x38>)
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	20000250 	.word	0x20000250

080014a4 <IsAnyReedOpen>:
static bool IsAnyReedOpen(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  // Your code defines reedX_closed = 1 when GPIO is SET (closed), 0 when open.
  // Alarm if ANY reed is open.
  return (!reed1_closed) || (!reed2_closed) || (!reed3_closed);
 80014a8:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <IsAnyReedOpen+0x34>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d007      	beq.n	80014c0 <IsAnyReedOpen+0x1c>
 80014b0:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <IsAnyReedOpen+0x38>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <IsAnyReedOpen+0x1c>
 80014b8:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <IsAnyReedOpen+0x3c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <IsAnyReedOpen+0x20>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e000      	b.n	80014c6 <IsAnyReedOpen+0x22>
 80014c4:	2300      	movs	r3, #0
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	2000036c 	.word	0x2000036c
 80014dc:	20000000 	.word	0x20000000
 80014e0:	20000004 	.word	0x20000004

080014e4 <ProcessAlarm>:

static void ProcessAlarm(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 80014ea:	f000 fceb 	bl	8001ec4 <HAL_GetTick>
 80014ee:	6078      	str	r0, [r7, #4]

  // Sensor-based trigger:
  // - any reed open
  // - object closer than threshold (ignore bogus 0 distance)
  bool sensor_trigger =
      IsAnyReedOpen() ||
 80014f0:	f7ff ffd8 	bl	80014a4 <IsAnyReedOpen>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d112      	bne.n	8001520 <ProcessAlarm+0x3c>
      ((distance_cm > 0.0f) && (distance_cm <= distance_threshold_cm));
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <ProcessAlarm+0xa8>)
 80014fc:	edd3 7a00 	vldr	s15, [r3]
      IsAnyReedOpen() ||
 8001500:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	dd0c      	ble.n	8001524 <ProcessAlarm+0x40>
      ((distance_cm > 0.0f) && (distance_cm <= distance_threshold_cm));
 800150a:	4b20      	ldr	r3, [pc, #128]	@ (800158c <ProcessAlarm+0xa8>)
 800150c:	ed93 7a00 	vldr	s14, [r3]
 8001510:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <ProcessAlarm+0xac>)
 8001512:	edd3 7a00 	vldr	s15, [r3]
 8001516:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800151a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151e:	d801      	bhi.n	8001524 <ProcessAlarm+0x40>
      IsAnyReedOpen() ||
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <ProcessAlarm+0x42>
 8001524:	2300      	movs	r3, #0
  bool sensor_trigger =
 8001526:	70fb      	strb	r3, [r7, #3]
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	70fb      	strb	r3, [r7, #3]

  // Final decision: sensors OR forced-on via UART
  bool alarm_on = sensor_trigger || (alarm_force != 0);
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d104      	bne.n	8001540 <ProcessAlarm+0x5c>
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <ProcessAlarm+0xb0>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <ProcessAlarm+0x60>
 8001540:	2301      	movs	r3, #1
 8001542:	e000      	b.n	8001546 <ProcessAlarm+0x62>
 8001544:	2300      	movs	r3, #0
 8001546:	70bb      	strb	r3, [r7, #2]
 8001548:	78bb      	ldrb	r3, [r7, #2]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	70bb      	strb	r3, [r7, #2]

  if (alarm_on)
 8001550:	78bb      	ldrb	r3, [r7, #2]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d006      	beq.n	8001564 <ProcessAlarm+0x80>
  {
    Alarm_Set(1);
 8001556:	2001      	movs	r0, #1
 8001558:	f7ff ff86 	bl	8001468 <Alarm_Set>
    last_alarm_on_ms = now; // remember when it turned on
 800155c:	4a0e      	ldr	r2, [pc, #56]	@ (8001598 <ProcessAlarm+0xb4>)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6013      	str	r3, [r2, #0]
    if (alarm_auto_hold_ms == 0 || (now - last_alarm_on_ms) >= alarm_auto_hold_ms)
    {
      Alarm_Set(0);
    }
  }
}
 8001562:	e00e      	b.n	8001582 <ProcessAlarm+0x9e>
    if (alarm_auto_hold_ms == 0 || (now - last_alarm_on_ms) >= alarm_auto_hold_ms)
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <ProcessAlarm+0xb8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d007      	beq.n	800157c <ProcessAlarm+0x98>
 800156c:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <ProcessAlarm+0xb4>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	1ad2      	subs	r2, r2, r3
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <ProcessAlarm+0xb8>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	d302      	bcc.n	8001582 <ProcessAlarm+0x9e>
      Alarm_Set(0);
 800157c:	2000      	movs	r0, #0
 800157e:	f7ff ff73 	bl	8001468 <Alarm_Set>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000374 	.word	0x20000374
 8001590:	20000008 	.word	0x20000008
 8001594:	20000381 	.word	0x20000381
 8001598:	2000000c 	.word	0x2000000c
 800159c:	20000010 	.word	0x20000010

080015a0 <HAL_UART_RxCpltCallback>:

// UART receive: simple command parser
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a34      	ldr	r2, [pc, #208]	@ (8001680 <HAL_UART_RxCpltCallback+0xe0>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d161      	bne.n	8001676 <HAL_UART_RxCpltCallback+0xd6>
  {
    switch (rx_byte)
 80015b2:	4b34      	ldr	r3, [pc, #208]	@ (8001684 <HAL_UART_RxCpltCallback+0xe4>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b63      	cmp	r3, #99	@ 0x63
 80015b8:	d032      	beq.n	8001620 <HAL_UART_RxCpltCallback+0x80>
 80015ba:	2b63      	cmp	r3, #99	@ 0x63
 80015bc:	dc55      	bgt.n	800166a <HAL_UART_RxCpltCallback+0xca>
 80015be:	2b61      	cmp	r3, #97	@ 0x61
 80015c0:	d02a      	beq.n	8001618 <HAL_UART_RxCpltCallback+0x78>
 80015c2:	2b61      	cmp	r3, #97	@ 0x61
 80015c4:	dc51      	bgt.n	800166a <HAL_UART_RxCpltCallback+0xca>
 80015c6:	2b43      	cmp	r3, #67	@ 0x43
 80015c8:	dc4f      	bgt.n	800166a <HAL_UART_RxCpltCallback+0xca>
 80015ca:	2b2d      	cmp	r3, #45	@ 0x2d
 80015cc:	da04      	bge.n	80015d8 <HAL_UART_RxCpltCallback+0x38>
 80015ce:	2b21      	cmp	r3, #33	@ 0x21
 80015d0:	d022      	beq.n	8001618 <HAL_UART_RxCpltCallback+0x78>
 80015d2:	2b2b      	cmp	r3, #43	@ 0x2b
 80015d4:	d028      	beq.n	8001628 <HAL_UART_RxCpltCallback+0x88>
      case '-':  // decrease threshold by 5 cm (min 5 cm)
        if (distance_threshold_cm > 5.0f) distance_threshold_cm -= 5.0f;
        break;

      default:
        break;
 80015d6:	e048      	b.n	800166a <HAL_UART_RxCpltCallback+0xca>
    switch (rx_byte)
 80015d8:	3b2d      	subs	r3, #45	@ 0x2d
 80015da:	2201      	movs	r2, #1
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	4a29      	ldr	r2, [pc, #164]	@ (8001688 <HAL_UART_RxCpltCallback+0xe8>)
 80015e2:	401a      	ands	r2, r3
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	bf14      	ite	ne
 80015e8:	2201      	movne	r2, #1
 80015ea:	2200      	moveq	r2, #0
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	2a00      	cmp	r2, #0
 80015f0:	d116      	bne.n	8001620 <HAL_UART_RxCpltCallback+0x80>
 80015f2:	f003 1210 	and.w	r2, r3, #1048592	@ 0x100010
 80015f6:	2a00      	cmp	r2, #0
 80015f8:	bf14      	ite	ne
 80015fa:	2201      	movne	r2, #1
 80015fc:	2200      	moveq	r2, #0
 80015fe:	b2d2      	uxtb	r2, r2
 8001600:	2a00      	cmp	r2, #0
 8001602:	d109      	bne.n	8001618 <HAL_UART_RxCpltCallback+0x78>
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	2b00      	cmp	r3, #0
 800160a:	bf14      	ite	ne
 800160c:	2301      	movne	r3, #1
 800160e:	2300      	moveq	r3, #0
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d113      	bne.n	800163e <HAL_UART_RxCpltCallback+0x9e>
        break;
 8001616:	e028      	b.n	800166a <HAL_UART_RxCpltCallback+0xca>
        alarm_force = 1;
 8001618:	4b1c      	ldr	r3, [pc, #112]	@ (800168c <HAL_UART_RxCpltCallback+0xec>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
        break;
 800161e:	e025      	b.n	800166c <HAL_UART_RxCpltCallback+0xcc>
        alarm_force = 0;
 8001620:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <HAL_UART_RxCpltCallback+0xec>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
        break;
 8001626:	e021      	b.n	800166c <HAL_UART_RxCpltCallback+0xcc>
        distance_threshold_cm += 5.0f;
 8001628:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <HAL_UART_RxCpltCallback+0xf0>)
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <HAL_UART_RxCpltCallback+0xf0>)
 8001638:	edc3 7a00 	vstr	s15, [r3]
        break;
 800163c:	e016      	b.n	800166c <HAL_UART_RxCpltCallback+0xcc>
        if (distance_threshold_cm > 5.0f) distance_threshold_cm -= 5.0f;
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <HAL_UART_RxCpltCallback+0xf0>)
 8001640:	edd3 7a00 	vldr	s15, [r3]
 8001644:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001650:	dc00      	bgt.n	8001654 <HAL_UART_RxCpltCallback+0xb4>
        break;
 8001652:	e00b      	b.n	800166c <HAL_UART_RxCpltCallback+0xcc>
        if (distance_threshold_cm > 5.0f) distance_threshold_cm -= 5.0f;
 8001654:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <HAL_UART_RxCpltCallback+0xf0>)
 8001656:	edd3 7a00 	vldr	s15, [r3]
 800165a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800165e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001662:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <HAL_UART_RxCpltCallback+0xf0>)
 8001664:	edc3 7a00 	vstr	s15, [r3]
        break;
 8001668:	e000      	b.n	800166c <HAL_UART_RxCpltCallback+0xcc>
        break;
 800166a:	bf00      	nop
    }

    // Re-arm RX for next byte
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800166c:	2201      	movs	r2, #1
 800166e:	4905      	ldr	r1, [pc, #20]	@ (8001684 <HAL_UART_RxCpltCallback+0xe4>)
 8001670:	4808      	ldr	r0, [pc, #32]	@ (8001694 <HAL_UART_RxCpltCallback+0xf4>)
 8001672:	f004 fa91 	bl	8005b98 <HAL_UART_Receive_IT>
  }
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40004400 	.word	0x40004400
 8001684:	20000370 	.word	0x20000370
 8001688:	0040000a 	.word	0x0040000a
 800168c:	20000381 	.word	0x20000381
 8001690:	20000008 	.word	0x20000008
 8001694:	2000029c 	.word	0x2000029c

08001698 <oc>:
static inline char oc(int closed) { return closed ? 'C' : 'O'; } // C=Closed, O=Open
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <oc+0x12>
 80016a6:	2343      	movs	r3, #67	@ 0x43
 80016a8:	e000      	b.n	80016ac <oc+0x14>
 80016aa:	234f      	movs	r3, #79	@ 0x4f
 80016ac:	4618      	mov	r0, r3
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <SendStatusUART>:

void SendStatusUART(void)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b0a7      	sub	sp, #156	@ 0x9c
 80016bc:	af04      	add	r7, sp, #16
  char tx_buf[128];

  // Compose: which reed is open/closed + current distance (cm)
  // Example: "R1:C R2:O R3:O R4:C | Dist: 23.5 cm\r\n"
  int n = snprintf(tx_buf, sizeof(tx_buf), "R1:%c R2:%c R3:%c | Dist: %.1f cm\r\n", oc(reed1_closed), oc(reed2_closed), oc(reed3_closed), distance_cm);
 80016be:	4b1c      	ldr	r3, [pc, #112]	@ (8001730 <SendStatusUART+0x78>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ffe8 	bl	8001698 <oc>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461e      	mov	r6, r3
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <SendStatusUART+0x7c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ffe1 	bl	8001698 <oc>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461c      	mov	r4, r3
 80016da:	4b17      	ldr	r3, [pc, #92]	@ (8001738 <SendStatusUART+0x80>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ffda 	bl	8001698 <oc>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461d      	mov	r5, r3
 80016e8:	4b14      	ldr	r3, [pc, #80]	@ (800173c <SendStatusUART+0x84>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe ff2b 	bl	8000548 <__aeabi_f2d>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	1d38      	adds	r0, r7, #4
 80016f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016fc:	9501      	str	r5, [sp, #4]
 80016fe:	9400      	str	r4, [sp, #0]
 8001700:	4633      	mov	r3, r6
 8001702:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <SendStatusUART+0x88>)
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	f006 f917 	bl	8007938 <sniprintf>
 800170a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (n > 0)
 800170e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001712:	2b00      	cmp	r3, #0
 8001714:	dd07      	ble.n	8001726 <SendStatusUART+0x6e>
  {
    HAL_UART_Transmit(&huart2, (uint8_t*)tx_buf, (uint16_t)n, 50); // blocking TX
 8001716:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800171a:	b29a      	uxth	r2, r3
 800171c:	1d39      	adds	r1, r7, #4
 800171e:	2332      	movs	r3, #50	@ 0x32
 8001720:	4808      	ldr	r0, [pc, #32]	@ (8001744 <SendStatusUART+0x8c>)
 8001722:	f004 f9a5 	bl	8005a70 <HAL_UART_Transmit>
  }
}
 8001726:	bf00      	nop
 8001728:	378c      	adds	r7, #140	@ 0x8c
 800172a:	46bd      	mov	sp, r7
 800172c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172e:	bf00      	nop
 8001730:	2000036c 	.word	0x2000036c
 8001734:	20000000 	.word	0x20000000
 8001738:	20000004 	.word	0x20000004
 800173c:	20000374 	.word	0x20000374
 8001740:	0800b274 	.word	0x0800b274
 8001744:	2000029c 	.word	0x2000029c

08001748 <HCSR04_Trigger>:

void HCSR04_Trigger(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TriggerUltra_GPIO_Port, TriggerUltra_Pin, GPIO_PIN_SET);
 800174e:	2201      	movs	r2, #1
 8001750:	2180      	movs	r1, #128	@ 0x80
 8001752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001756:	f001 f837 	bl	80027c8 <HAL_GPIO_WritePin>

    // ~10 s delay
    for (volatile int i = 0; i < 100; i++)
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	e003      	b.n	8001768 <HCSR04_Trigger+0x20>
        __NOP();
 8001760:	bf00      	nop
    for (volatile int i = 0; i < 100; i++)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3301      	adds	r3, #1
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b63      	cmp	r3, #99	@ 0x63
 800176c:	ddf8      	ble.n	8001760 <HCSR04_Trigger+0x18>

    HAL_GPIO_WritePin(TriggerUltra_GPIO_Port, TriggerUltra_Pin, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	2180      	movs	r1, #128	@ 0x80
 8001772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001776:	f001 f827 	bl	80027c8 <HAL_GPIO_WritePin>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a35      	ldr	r2, [pc, #212]	@ (8001868 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d163      	bne.n	800185e <HAL_TIM_IC_CaptureCallback+0xda>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	7f1b      	ldrb	r3, [r3, #28]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d15f      	bne.n	800185e <HAL_TIM_IC_CaptureCallback+0xda>
    {
        if (is_first_captured == 0)
 800179e:	4b33      	ldr	r3, [pc, #204]	@ (800186c <HAL_TIM_IC_CaptureCallback+0xe8>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d11a      	bne.n	80017de <HAL_TIM_IC_CaptureCallback+0x5a>
        {
            ic_val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80017a8:	2100      	movs	r1, #0
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f003 fa26 	bl	8004bfc <HAL_TIM_ReadCapturedValue>
 80017b0:	4603      	mov	r3, r0
 80017b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xec>)
 80017b4:	6013      	str	r3, [r2, #0]
            is_first_captured = 1;
 80017b6:	4b2d      	ldr	r3, [pc, #180]	@ (800186c <HAL_TIM_IC_CaptureCallback+0xe8>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1a      	ldr	r2, [r3, #32]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 020a 	bic.w	r2, r2, #10
 80017ca:	621a      	str	r2, [r3, #32]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6a1a      	ldr	r2, [r3, #32]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f042 0202 	orr.w	r2, r2, #2
 80017da:	621a      	str	r2, [r3, #32]

            is_first_captured = 0;
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
        }
    }
}
 80017dc:	e03f      	b.n	800185e <HAL_TIM_IC_CaptureCallback+0xda>
            ic_val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80017de:	2100      	movs	r1, #0
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f003 fa0b 	bl	8004bfc <HAL_TIM_ReadCapturedValue>
 80017e6:	4603      	mov	r3, r0
 80017e8:	4a22      	ldr	r2, [pc, #136]	@ (8001874 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80017ea:	6013      	str	r3, [r2, #0]
            if (ic_val2 >= ic_val1)
 80017ec:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xec>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d306      	bcc.n	8001806 <HAL_TIM_IC_CaptureCallback+0x82>
                diff = ic_val2 - ic_val1;
 80017f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <HAL_TIM_IC_CaptureCallback+0xf0>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xec>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	e00a      	b.n	800181c <HAL_TIM_IC_CaptureCallback+0x98>
                diff = (htim->Instance->ARR - ic_val1) + ic_val2 + 1;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800180c:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xec>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	1ad2      	subs	r2, r2, r3
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	3301      	adds	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
            distance_cm = (float)diff * 0.0343f / 2.0f;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001826:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001878 <HAL_TIM_IC_CaptureCallback+0xf4>
 800182a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800182e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001836:	4b11      	ldr	r3, [pc, #68]	@ (800187c <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001838:	edc3 7a00 	vstr	s15, [r3]
            is_first_captured = 0;
 800183c:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_TIM_IC_CaptureCallback+0xe8>)
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6a1a      	ldr	r2, [r3, #32]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 020a 	bic.w	r2, r2, #10
 8001850:	621a      	str	r2, [r3, #32]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6a12      	ldr	r2, [r2, #32]
 800185c:	621a      	str	r2, [r3, #32]
}
 800185e:	bf00      	nop
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40000400 	.word	0x40000400
 800186c:	20000380 	.word	0x20000380
 8001870:	20000378 	.word	0x20000378
 8001874:	2000037c 	.word	0x2000037c
 8001878:	3d0c7e28 	.word	0x3d0c7e28
 800187c:	20000374 	.word	0x20000374

08001880 <UpdateReedSwitchStates>:

void UpdateReedSwitchStates(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
    reed1_closed = (HAL_GPIO_ReadPin(Reed1_GPIO_Port, Reed1_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001884:	2120      	movs	r1, #32
 8001886:	4807      	ldr	r0, [pc, #28]	@ (80018a4 <UpdateReedSwitchStates+0x24>)
 8001888:	f000 ff86 	bl	8002798 <HAL_GPIO_ReadPin>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	bf0c      	ite	eq
 8001892:	2301      	moveq	r3, #1
 8001894:	2300      	movne	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	461a      	mov	r2, r3
 800189a:	4b03      	ldr	r3, [pc, #12]	@ (80018a8 <UpdateReedSwitchStates+0x28>)
 800189c:	601a      	str	r2, [r3, #0]
//    reed2_closed = (HAL_GPIO_ReadPin(Reed2_GPIO_Port, Reed2_Pin) == GPIO_PIN_SET) ? 1 : 0;
//    reed3_closed = (HAL_GPIO_ReadPin(Reed3_GPIO_Port, Reed3_Pin) == GPIO_PIN_SET) ? 1 : 0;
//    reed4_closed = (HAL_GPIO_ReadPin(Reed4_GPIO_Port, Reed4_Pin) == GPIO_PIN_SET) ? 1 : 0;
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	48000400 	.word	0x48000400
 80018a8:	2000036c 	.word	0x2000036c

080018ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b0:	b672      	cpsid	i
}
 80018b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <Error_Handler+0x8>

080018b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <HAL_MspInit+0x44>)
 80018c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c2:	4a0e      	ldr	r2, [pc, #56]	@ (80018fc <HAL_MspInit+0x44>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <HAL_MspInit+0x44>)
 80018cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <HAL_MspInit+0x44>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a08      	ldr	r2, [pc, #32]	@ (80018fc <HAL_MspInit+0x44>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <HAL_MspInit+0x44>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	@ 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a1b      	ldr	r2, [pc, #108]	@ (800198c <HAL_TIM_Base_MspInit+0x8c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d130      	bne.n	8001984 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001922:	4b1b      	ldr	r3, [pc, #108]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	4a1a      	ldr	r2, [pc, #104]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6593      	str	r3, [r2, #88]	@ 0x58
 800192e:	4b18      	ldr	r3, [pc, #96]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 8001930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193e:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001946:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_TIM_Base_MspInit+0x90>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Tim3_Pin;
 8001952:	2340      	movs	r3, #64	@ 0x40
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195e:	2300      	movs	r3, #0
 8001960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001962:	2302      	movs	r3, #2
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Tim3_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001970:	f000 fd68 	bl	8002444 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	2100      	movs	r1, #0
 8001978:	201d      	movs	r0, #29
 800197a:	f000 fbae 	bl	80020da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800197e:	201d      	movs	r0, #29
 8001980:	f000 fbc7 	bl	8002112 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001984:	bf00      	nop
 8001986:	3728      	adds	r7, #40	@ 0x28
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40000400 	.word	0x40000400
 8001990:	40021000 	.word	0x40021000

08001994 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a0a      	ldr	r2, [pc, #40]	@ (80019cc <HAL_TIM_PWM_MspInit+0x38>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d10b      	bne.n	80019be <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019a6:	4b0a      	ldr	r3, [pc, #40]	@ (80019d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	4a09      	ldr	r2, [pc, #36]	@ (80019d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80019ac:	f043 0304 	orr.w	r3, r3, #4
 80019b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019b2:	4b07      	ldr	r3, [pc, #28]	@ (80019d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80019b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b6:	f003 0304 	and.w	r3, r3, #4
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40000800 	.word	0x40000800
 80019d0:	40021000 	.word	0x40021000

080019d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a11      	ldr	r2, [pc, #68]	@ (8001a38 <HAL_TIM_MspPostInit+0x64>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d11b      	bne.n	8001a2e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	4a10      	ldr	r2, [pc, #64]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 80019fc:	f043 0302 	orr.w	r3, r3, #2
 8001a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = BigSound_Pin;
 8001a0e:	2340      	movs	r3, #64	@ 0x40
 8001a10:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a12:	2302      	movs	r3, #2
 8001a14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BigSound_GPIO_Port, &GPIO_InitStruct);
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	4619      	mov	r1, r3
 8001a28:	4805      	ldr	r0, [pc, #20]	@ (8001a40 <HAL_TIM_MspPostInit+0x6c>)
 8001a2a:	f000 fd0b 	bl	8002444 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001a2e:	bf00      	nop
 8001a30:	3720      	adds	r7, #32
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40000800 	.word	0x40000800
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	48000400 	.word	0x48000400

08001a44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b0ac      	sub	sp, #176	@ 0xb0
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2288      	movs	r2, #136	@ 0x88
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f006 f802 	bl	8007a6e <memset>
  if(huart->Instance==USART2)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a36      	ldr	r2, [pc, #216]	@ (8001b48 <HAL_UART_MspInit+0x104>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d164      	bne.n	8001b3e <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a74:	2302      	movs	r3, #2
 8001a76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	4618      	mov	r0, r3
 8001a82:	f001 fd1d 	bl	80034c0 <HAL_RCCEx_PeriphCLKConfig>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a8c:	f7ff ff0e 	bl	80018ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a90:	4b2e      	ldr	r3, [pc, #184]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a94:	4a2d      	ldr	r2, [pc, #180]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001a96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa8:	4b28      	ldr	r3, [pc, #160]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aac:	4a27      	ldr	r2, [pc, #156]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab4:	4b25      	ldr	r3, [pc, #148]	@ (8001b4c <HAL_UART_MspInit+0x108>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ac0:	230c      	movs	r3, #12
 8001ac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ad8:	2307      	movs	r3, #7
 8001ada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae8:	f000 fcac 	bl	8002444 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001aee:	4a19      	ldr	r2, [pc, #100]	@ (8001b54 <HAL_UART_MspInit+0x110>)
 8001af0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001af4:	2202      	movs	r2, #2
 8001af6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b06:	2280      	movs	r2, #128	@ 0x80
 8001b08:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001b22:	480b      	ldr	r0, [pc, #44]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b24:	f000 fb10 	bl	8002148 <HAL_DMA_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8001b2e:	f7ff febd 	bl	80018ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a06      	ldr	r2, [pc, #24]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b36:	675a      	str	r2, [r3, #116]	@ 0x74
 8001b38:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <HAL_UART_MspInit+0x10c>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b3e:	bf00      	nop
 8001b40:	37b0      	adds	r7, #176	@ 0xb0
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40004400 	.word	0x40004400
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	20000324 	.word	0x20000324
 8001b54:	4002006c 	.word	0x4002006c

08001b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <NMI_Handler+0x4>

08001b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <HardFault_Handler+0x4>

08001b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b6c:	bf00      	nop
 8001b6e:	e7fd      	b.n	8001b6c <MemManage_Handler+0x4>

08001b70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <BusFault_Handler+0x4>

08001b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <UsageFault_Handler+0x4>

08001b80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bae:	f000 f975 	bl	8001e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001bbc:	4802      	ldr	r0, [pc, #8]	@ (8001bc8 <DMA1_Channel6_IRQHandler+0x10>)
 8001bbe:	f000 fb7b 	bl	80022b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000324 	.word	0x20000324

08001bcc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bd0:	4802      	ldr	r0, [pc, #8]	@ (8001bdc <TIM3_IRQHandler+0x10>)
 8001bd2:	f002 fc91 	bl	80044f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000204 	.word	0x20000204

08001be0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return 1;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <_kill>:

int _kill(int pid, int sig)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bfa:	f005 ff8b 	bl	8007b14 <__errno>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2216      	movs	r2, #22
 8001c02:	601a      	str	r2, [r3, #0]
  return -1;
 8001c04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_exit>:

void _exit (int status)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ffe7 	bl	8001bf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c22:	bf00      	nop
 8001c24:	e7fd      	b.n	8001c22 <_exit+0x12>

08001c26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e00a      	b.n	8001c4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c38:	f3af 8000 	nop.w
 8001c3c:	4601      	mov	r1, r0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	60ba      	str	r2, [r7, #8]
 8001c44:	b2ca      	uxtb	r2, r1
 8001c46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	dbf0      	blt.n	8001c38 <_read+0x12>
  }

  return len;
 8001c56:	687b      	ldr	r3, [r7, #4]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	e009      	b.n	8001c86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	1c5a      	adds	r2, r3, #1
 8001c76:	60ba      	str	r2, [r7, #8]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3301      	adds	r3, #1
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dbf1      	blt.n	8001c72 <_write+0x12>
  }
  return len;
 8001c8e:	687b      	ldr	r3, [r7, #4]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_close>:

int _close(int file)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc0:	605a      	str	r2, [r3, #4]
  return 0;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <_isatty>:

int _isatty(int file)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b085      	sub	sp, #20
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <_sbrk+0x5c>)
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <_sbrk+0x60>)
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d102      	bne.n	8001d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	@ (8001d64 <_sbrk+0x64>)
 8001d1e:	4a12      	ldr	r2, [pc, #72]	@ (8001d68 <_sbrk+0x68>)
 8001d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d22:	4b10      	ldr	r3, [pc, #64]	@ (8001d64 <_sbrk+0x64>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d207      	bcs.n	8001d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d30:	f005 fef0 	bl	8007b14 <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	220c      	movs	r2, #12
 8001d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3e:	e009      	b.n	8001d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d40:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <_sbrk+0x64>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d46:	4b07      	ldr	r3, [pc, #28]	@ (8001d64 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <_sbrk+0x64>)
 8001d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d52:	68fb      	ldr	r3, [r7, #12]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20018000 	.word	0x20018000
 8001d60:	00000400 	.word	0x00000400
 8001d64:	20000384 	.word	0x20000384
 8001d68:	200004d8 	.word	0x200004d8

08001d6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <SystemInit+0x20>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d76:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <SystemInit+0x20>)
 8001d78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d94:	f7ff ffea 	bl	8001d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001d9a:	490d      	ldr	r1, [pc, #52]	@ (8001dd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <LoopForever+0xe>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da0:	e002      	b.n	8001da8 <LoopCopyDataInit>

08001da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da6:	3304      	adds	r3, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dac:	d3f9      	bcc.n	8001da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dae:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001db0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ddc <LoopForever+0x16>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db4:	e001      	b.n	8001dba <LoopFillZerobss>

08001db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db8:	3204      	adds	r2, #4

08001dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dbc:	d3fb      	bcc.n	8001db6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dbe:	f005 feaf 	bl	8007b20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dc2:	f7ff f92d 	bl	8001020 <main>

08001dc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001dc6:	e7fe      	b.n	8001dc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001dd4:	0800b71c 	.word	0x0800b71c
  ldr r2, =_sbss
 8001dd8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001ddc:	200004d8 	.word	0x200004d8

08001de0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001de0:	e7fe      	b.n	8001de0 <ADC1_2_IRQHandler>
	...

08001de4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <HAL_Init+0x3c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a0b      	ldr	r2, [pc, #44]	@ (8001e20 <HAL_Init+0x3c>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dfa:	2003      	movs	r0, #3
 8001dfc:	f000 f962 	bl	80020c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e00:	2000      	movs	r0, #0
 8001e02:	f000 f80f 	bl	8001e24 <HAL_InitTick>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	e001      	b.n	8001e16 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e12:	f7ff fd51 	bl	80018b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e16:	79fb      	ldrb	r3, [r7, #7]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40022000 	.word	0x40022000

08001e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e30:	4b17      	ldr	r3, [pc, #92]	@ (8001e90 <HAL_InitTick+0x6c>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d023      	beq.n	8001e80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e38:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <HAL_InitTick+0x70>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <HAL_InitTick+0x6c>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 f96d 	bl	800212e <HAL_SYSTICK_Config>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b0f      	cmp	r3, #15
 8001e5e:	d809      	bhi.n	8001e74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e60:	2200      	movs	r2, #0
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	f04f 30ff 	mov.w	r0, #4294967295
 8001e68:	f000 f937 	bl	80020da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e98 <HAL_InitTick+0x74>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	e007      	b.n	8001e84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	73fb      	strb	r3, [r7, #15]
 8001e78:	e004      	b.n	8001e84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	73fb      	strb	r3, [r7, #15]
 8001e7e:	e001      	b.n	8001e84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	2000001c 	.word	0x2000001c
 8001e94:	20000014 	.word	0x20000014
 8001e98:	20000018 	.word	0x20000018

08001e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_IncTick+0x20>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001eae:	6013      	str	r3, [r2, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	2000001c 	.word	0x2000001c
 8001ec0:	20000388 	.word	0x20000388

08001ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <HAL_GetTick+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000388 	.word	0x20000388

08001edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee4:	f7ff ffee 	bl	8001ec4 <HAL_GetTick>
 8001ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef4:	d005      	beq.n	8001f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_Delay+0x44>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f02:	bf00      	nop
 8001f04:	f7ff ffde 	bl	8001ec4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d8f7      	bhi.n	8001f04 <HAL_Delay+0x28>
  {
  }
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000001c 	.word	0x2000001c

08001f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f40:	4013      	ands	r3, r2
 8001f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f56:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	60d3      	str	r3, [r2, #12]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f70:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <__NVIC_GetPriorityGrouping+0x18>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	f003 0307 	and.w	r3, r3, #7
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	db0b      	blt.n	8001fb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	f003 021f 	and.w	r2, r3, #31
 8001fa0:	4907      	ldr	r1, [pc, #28]	@ (8001fc0 <__NVIC_EnableIRQ+0x38>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	095b      	lsrs	r3, r3, #5
 8001fa8:	2001      	movs	r0, #1
 8001faa:	fa00 f202 	lsl.w	r2, r0, r2
 8001fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000e100 	.word	0xe000e100

08001fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db0a      	blt.n	8001fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	490c      	ldr	r1, [pc, #48]	@ (8002010 <__NVIC_SetPriority+0x4c>)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fec:	e00a      	b.n	8002004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4908      	ldr	r1, [pc, #32]	@ (8002014 <__NVIC_SetPriority+0x50>)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	0112      	lsls	r2, r2, #4
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	440b      	add	r3, r1
 8002002:	761a      	strb	r2, [r3, #24]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000e100 	.word	0xe000e100
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	@ 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f1c3 0307 	rsb	r3, r3, #7
 8002032:	2b04      	cmp	r3, #4
 8002034:	bf28      	it	cs
 8002036:	2304      	movcs	r3, #4
 8002038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3304      	adds	r3, #4
 800203e:	2b06      	cmp	r3, #6
 8002040:	d902      	bls.n	8002048 <NVIC_EncodePriority+0x30>
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3b03      	subs	r3, #3
 8002046:	e000      	b.n	800204a <NVIC_EncodePriority+0x32>
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	f04f 32ff 	mov.w	r2, #4294967295
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	401a      	ands	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002060:	f04f 31ff 	mov.w	r1, #4294967295
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	fa01 f303 	lsl.w	r3, r1, r3
 800206a:	43d9      	mvns	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	4313      	orrs	r3, r2
         );
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	@ 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3b01      	subs	r3, #1
 800208c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002090:	d301      	bcc.n	8002096 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002092:	2301      	movs	r3, #1
 8002094:	e00f      	b.n	80020b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002096:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <SysTick_Config+0x40>)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209e:	210f      	movs	r1, #15
 80020a0:	f04f 30ff 	mov.w	r0, #4294967295
 80020a4:	f7ff ff8e 	bl	8001fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a8:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <SysTick_Config+0x40>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ae:	4b04      	ldr	r3, [pc, #16]	@ (80020c0 <SysTick_Config+0x40>)
 80020b0:	2207      	movs	r2, #7
 80020b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	e000e010 	.word	0xe000e010

080020c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ff29 	bl	8001f24 <__NVIC_SetPriorityGrouping>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b086      	sub	sp, #24
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4603      	mov	r3, r0
 80020e2:	60b9      	str	r1, [r7, #8]
 80020e4:	607a      	str	r2, [r7, #4]
 80020e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020ec:	f7ff ff3e 	bl	8001f6c <__NVIC_GetPriorityGrouping>
 80020f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	6978      	ldr	r0, [r7, #20]
 80020f8:	f7ff ff8e 	bl	8002018 <NVIC_EncodePriority>
 80020fc:	4602      	mov	r2, r0
 80020fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff5d 	bl	8001fc4 <__NVIC_SetPriority>
}
 800210a:	bf00      	nop
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff31 	bl	8001f88 <__NVIC_EnableIRQ>
}
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ffa2 	bl	8002080 <SysTick_Config>
 800213c:	4603      	mov	r3, r0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e098      	b.n	800228c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	4b4d      	ldr	r3, [pc, #308]	@ (8002298 <HAL_DMA_Init+0x150>)
 8002162:	429a      	cmp	r2, r3
 8002164:	d80f      	bhi.n	8002186 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	4b4b      	ldr	r3, [pc, #300]	@ (800229c <HAL_DMA_Init+0x154>)
 800216e:	4413      	add	r3, r2
 8002170:	4a4b      	ldr	r2, [pc, #300]	@ (80022a0 <HAL_DMA_Init+0x158>)
 8002172:	fba2 2303 	umull	r2, r3, r2, r3
 8002176:	091b      	lsrs	r3, r3, #4
 8002178:	009a      	lsls	r2, r3, #2
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_Init+0x15c>)
 8002182:	641a      	str	r2, [r3, #64]	@ 0x40
 8002184:	e00e      	b.n	80021a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	4b46      	ldr	r3, [pc, #280]	@ (80022a8 <HAL_DMA_Init+0x160>)
 800218e:	4413      	add	r3, r2
 8002190:	4a43      	ldr	r2, [pc, #268]	@ (80022a0 <HAL_DMA_Init+0x158>)
 8002192:	fba2 2303 	umull	r2, r3, r2, r3
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	009a      	lsls	r2, r3, #2
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a42      	ldr	r2, [pc, #264]	@ (80022ac <HAL_DMA_Init+0x164>)
 80021a2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021be:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6819      	ldr	r1, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	431a      	orrs	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	431a      	orrs	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021fe:	d039      	beq.n	8002274 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	4a27      	ldr	r2, [pc, #156]	@ (80022a4 <HAL_DMA_Init+0x15c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d11a      	bne.n	8002240 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800220a:	4b29      	ldr	r3, [pc, #164]	@ (80022b0 <HAL_DMA_Init+0x168>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	f003 031c 	and.w	r3, r3, #28
 8002216:	210f      	movs	r1, #15
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	4924      	ldr	r1, [pc, #144]	@ (80022b0 <HAL_DMA_Init+0x168>)
 8002220:	4013      	ands	r3, r2
 8002222:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002224:	4b22      	ldr	r3, [pc, #136]	@ (80022b0 <HAL_DMA_Init+0x168>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6859      	ldr	r1, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002230:	f003 031c 	and.w	r3, r3, #28
 8002234:	fa01 f303 	lsl.w	r3, r1, r3
 8002238:	491d      	ldr	r1, [pc, #116]	@ (80022b0 <HAL_DMA_Init+0x168>)
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]
 800223e:	e019      	b.n	8002274 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002240:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <HAL_DMA_Init+0x16c>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002248:	f003 031c 	and.w	r3, r3, #28
 800224c:	210f      	movs	r1, #15
 800224e:	fa01 f303 	lsl.w	r3, r1, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	4917      	ldr	r1, [pc, #92]	@ (80022b4 <HAL_DMA_Init+0x16c>)
 8002256:	4013      	ands	r3, r2
 8002258:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800225a:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <HAL_DMA_Init+0x16c>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6859      	ldr	r1, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	f003 031c 	and.w	r3, r3, #28
 800226a:	fa01 f303 	lsl.w	r3, r1, r3
 800226e:	4911      	ldr	r1, [pc, #68]	@ (80022b4 <HAL_DMA_Init+0x16c>)
 8002270:	4313      	orrs	r3, r2
 8002272:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40020407 	.word	0x40020407
 800229c:	bffdfff8 	.word	0xbffdfff8
 80022a0:	cccccccd 	.word	0xcccccccd
 80022a4:	40020000 	.word	0x40020000
 80022a8:	bffdfbf8 	.word	0xbffdfbf8
 80022ac:	40020400 	.word	0x40020400
 80022b0:	400200a8 	.word	0x400200a8
 80022b4:	400204a8 	.word	0x400204a8

080022b8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d4:	f003 031c 	and.w	r3, r3, #28
 80022d8:	2204      	movs	r2, #4
 80022da:	409a      	lsls	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4013      	ands	r3, r2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d027      	beq.n	8002334 <HAL_DMA_IRQHandler+0x7c>
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d022      	beq.n	8002334 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d107      	bne.n	800230c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0204 	bic.w	r2, r2, #4
 800230a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002310:	f003 021c 	and.w	r2, r3, #28
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002318:	2104      	movs	r1, #4
 800231a:	fa01 f202 	lsl.w	r2, r1, r2
 800231e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	2b00      	cmp	r3, #0
 8002326:	f000 8081 	beq.w	800242c <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002332:	e07b      	b.n	800242c <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002338:	f003 031c 	and.w	r3, r3, #28
 800233c:	2202      	movs	r2, #2
 800233e:	409a      	lsls	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4013      	ands	r3, r2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d03d      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x10c>
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d038      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0320 	and.w	r3, r3, #32
 800235c:	2b00      	cmp	r3, #0
 800235e:	d10b      	bne.n	8002378 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 020a 	bic.w	r2, r2, #10
 800236e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	4b2e      	ldr	r3, [pc, #184]	@ (8002438 <HAL_DMA_IRQHandler+0x180>)
 8002380:	429a      	cmp	r2, r3
 8002382:	d909      	bls.n	8002398 <HAL_DMA_IRQHandler+0xe0>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002388:	f003 031c 	and.w	r3, r3, #28
 800238c:	4a2b      	ldr	r2, [pc, #172]	@ (800243c <HAL_DMA_IRQHandler+0x184>)
 800238e:	2102      	movs	r1, #2
 8002390:	fa01 f303 	lsl.w	r3, r1, r3
 8002394:	6053      	str	r3, [r2, #4]
 8002396:	e008      	b.n	80023aa <HAL_DMA_IRQHandler+0xf2>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239c:	f003 031c 	and.w	r3, r3, #28
 80023a0:	4a27      	ldr	r2, [pc, #156]	@ (8002440 <HAL_DMA_IRQHandler+0x188>)
 80023a2:	2102      	movs	r1, #2
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d038      	beq.n	800242c <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80023c2:	e033      	b.n	800242c <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	f003 031c 	and.w	r3, r3, #28
 80023cc:	2208      	movs	r2, #8
 80023ce:	409a      	lsls	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d02a      	beq.n	800242e <HAL_DMA_IRQHandler+0x176>
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f003 0308 	and.w	r3, r3, #8
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d025      	beq.n	800242e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 020e 	bic.w	r2, r2, #14
 80023f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f6:	f003 021c 	and.w	r2, r3, #28
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	2101      	movs	r1, #1
 8002400:	fa01 f202 	lsl.w	r2, r1, r2
 8002404:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002420:	2b00      	cmp	r3, #0
 8002422:	d004      	beq.n	800242e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800242c:	bf00      	nop
 800242e:	bf00      	nop
}
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40020080 	.word	0x40020080
 800243c:	40020400 	.word	0x40020400
 8002440:	40020000 	.word	0x40020000

08002444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002444:	b480      	push	{r7}
 8002446:	b087      	sub	sp, #28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002452:	e17f      	b.n	8002754 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	2101      	movs	r1, #1
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	4013      	ands	r3, r2
 8002462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 8171 	beq.w	800274e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 0303 	and.w	r3, r3, #3
 8002474:	2b01      	cmp	r3, #1
 8002476:	d005      	beq.n	8002484 <HAL_GPIO_Init+0x40>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d130      	bne.n	80024e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ba:	2201      	movs	r2, #1
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 0201 	and.w	r2, r3, #1
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d118      	bne.n	8002524 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80024f8:	2201      	movs	r2, #1
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	08db      	lsrs	r3, r3, #3
 800250e:	f003 0201 	and.w	r2, r3, #1
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f003 0303 	and.w	r3, r3, #3
 800252c:	2b03      	cmp	r3, #3
 800252e:	d017      	beq.n	8002560 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	2203      	movs	r2, #3
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4313      	orrs	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 0303 	and.w	r3, r3, #3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d123      	bne.n	80025b4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	08da      	lsrs	r2, r3, #3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3208      	adds	r2, #8
 8002574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002578:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	220f      	movs	r2, #15
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	08da      	lsrs	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	3208      	adds	r2, #8
 80025ae:	6939      	ldr	r1, [r7, #16]
 80025b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	2203      	movs	r2, #3
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4013      	ands	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 0203 	and.w	r2, r3, #3
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 80ac 	beq.w	800274e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002774 <HAL_GPIO_Init+0x330>)
 80025f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fa:	4a5e      	ldr	r2, [pc, #376]	@ (8002774 <HAL_GPIO_Init+0x330>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6613      	str	r3, [r2, #96]	@ 0x60
 8002602:	4b5c      	ldr	r3, [pc, #368]	@ (8002774 <HAL_GPIO_Init+0x330>)
 8002604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800260e:	4a5a      	ldr	r2, [pc, #360]	@ (8002778 <HAL_GPIO_Init+0x334>)
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	089b      	lsrs	r3, r3, #2
 8002614:	3302      	adds	r3, #2
 8002616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	220f      	movs	r2, #15
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002638:	d025      	beq.n	8002686 <HAL_GPIO_Init+0x242>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a4f      	ldr	r2, [pc, #316]	@ (800277c <HAL_GPIO_Init+0x338>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d01f      	beq.n	8002682 <HAL_GPIO_Init+0x23e>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a4e      	ldr	r2, [pc, #312]	@ (8002780 <HAL_GPIO_Init+0x33c>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d019      	beq.n	800267e <HAL_GPIO_Init+0x23a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a4d      	ldr	r2, [pc, #308]	@ (8002784 <HAL_GPIO_Init+0x340>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d013      	beq.n	800267a <HAL_GPIO_Init+0x236>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a4c      	ldr	r2, [pc, #304]	@ (8002788 <HAL_GPIO_Init+0x344>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d00d      	beq.n	8002676 <HAL_GPIO_Init+0x232>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a4b      	ldr	r2, [pc, #300]	@ (800278c <HAL_GPIO_Init+0x348>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d007      	beq.n	8002672 <HAL_GPIO_Init+0x22e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a4a      	ldr	r2, [pc, #296]	@ (8002790 <HAL_GPIO_Init+0x34c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d101      	bne.n	800266e <HAL_GPIO_Init+0x22a>
 800266a:	2306      	movs	r3, #6
 800266c:	e00c      	b.n	8002688 <HAL_GPIO_Init+0x244>
 800266e:	2307      	movs	r3, #7
 8002670:	e00a      	b.n	8002688 <HAL_GPIO_Init+0x244>
 8002672:	2305      	movs	r3, #5
 8002674:	e008      	b.n	8002688 <HAL_GPIO_Init+0x244>
 8002676:	2304      	movs	r3, #4
 8002678:	e006      	b.n	8002688 <HAL_GPIO_Init+0x244>
 800267a:	2303      	movs	r3, #3
 800267c:	e004      	b.n	8002688 <HAL_GPIO_Init+0x244>
 800267e:	2302      	movs	r3, #2
 8002680:	e002      	b.n	8002688 <HAL_GPIO_Init+0x244>
 8002682:	2301      	movs	r3, #1
 8002684:	e000      	b.n	8002688 <HAL_GPIO_Init+0x244>
 8002686:	2300      	movs	r3, #0
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	f002 0203 	and.w	r2, r2, #3
 800268e:	0092      	lsls	r2, r2, #2
 8002690:	4093      	lsls	r3, r2
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4313      	orrs	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002698:	4937      	ldr	r1, [pc, #220]	@ (8002778 <HAL_GPIO_Init+0x334>)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	089b      	lsrs	r3, r3, #2
 800269e:	3302      	adds	r3, #2
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002794 <HAL_GPIO_Init+0x350>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	43db      	mvns	r3, r3
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4013      	ands	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026ca:	4a32      	ldr	r2, [pc, #200]	@ (8002794 <HAL_GPIO_Init+0x350>)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026d0:	4b30      	ldr	r3, [pc, #192]	@ (8002794 <HAL_GPIO_Init+0x350>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	43db      	mvns	r3, r3
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026f4:	4a27      	ldr	r2, [pc, #156]	@ (8002794 <HAL_GPIO_Init+0x350>)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026fa:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <HAL_GPIO_Init+0x350>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	43db      	mvns	r3, r3
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4013      	ands	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800271e:	4a1d      	ldr	r2, [pc, #116]	@ (8002794 <HAL_GPIO_Init+0x350>)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002724:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <HAL_GPIO_Init+0x350>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	43db      	mvns	r3, r3
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002748:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <HAL_GPIO_Init+0x350>)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	3301      	adds	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	f47f ae78 	bne.w	8002454 <HAL_GPIO_Init+0x10>
  }
}
 8002764:	bf00      	nop
 8002766:	bf00      	nop
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40021000 	.word	0x40021000
 8002778:	40010000 	.word	0x40010000
 800277c:	48000400 	.word	0x48000400
 8002780:	48000800 	.word	0x48000800
 8002784:	48000c00 	.word	0x48000c00
 8002788:	48001000 	.word	0x48001000
 800278c:	48001400 	.word	0x48001400
 8002790:	48001800 	.word	0x48001800
 8002794:	40010400 	.word	0x40010400

08002798 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	460b      	mov	r3, r1
 80027a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	887b      	ldrh	r3, [r7, #2]
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
 80027b4:	e001      	b.n	80027ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	807b      	strh	r3, [r7, #2]
 80027d4:	4613      	mov	r3, r2
 80027d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027d8:	787b      	ldrb	r3, [r7, #1]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027de:	887a      	ldrh	r2, [r7, #2]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027e4:	e002      	b.n	80027ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027e6:	887a      	ldrh	r2, [r7, #2]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80027fc:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <HAL_PWREx_GetVoltageRange+0x18>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002804:	4618      	mov	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40007000 	.word	0x40007000

08002814 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002822:	d130      	bne.n	8002886 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002824:	4b23      	ldr	r3, [pc, #140]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800282c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002830:	d038      	beq.n	80028a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002832:	4b20      	ldr	r3, [pc, #128]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800283a:	4a1e      	ldr	r2, [pc, #120]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800283c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002840:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002842:	4b1d      	ldr	r3, [pc, #116]	@ (80028b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2232      	movs	r2, #50	@ 0x32
 8002848:	fb02 f303 	mul.w	r3, r2, r3
 800284c:	4a1b      	ldr	r2, [pc, #108]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	0c9b      	lsrs	r3, r3, #18
 8002854:	3301      	adds	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002858:	e002      	b.n	8002860 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3b01      	subs	r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002860:	4b14      	ldr	r3, [pc, #80]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800286c:	d102      	bne.n	8002874 <HAL_PWREx_ControlVoltageScaling+0x60>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f2      	bne.n	800285a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002874:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002880:	d110      	bne.n	80028a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e00f      	b.n	80028a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002886:	4b0b      	ldr	r3, [pc, #44]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800288e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002892:	d007      	beq.n	80028a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002894:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800289c:	4a05      	ldr	r2, [pc, #20]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800289e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40007000 	.word	0x40007000
 80028b8:	20000014 	.word	0x20000014
 80028bc:	431bde83 	.word	0x431bde83

080028c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e3ca      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028d2:	4b97      	ldr	r3, [pc, #604]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 030c 	and.w	r3, r3, #12
 80028da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028dc:	4b94      	ldr	r3, [pc, #592]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80e4 	beq.w	8002abc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d007      	beq.n	800290a <HAL_RCC_OscConfig+0x4a>
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	2b0c      	cmp	r3, #12
 80028fe:	f040 808b 	bne.w	8002a18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b01      	cmp	r3, #1
 8002906:	f040 8087 	bne.w	8002a18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800290a:	4b89      	ldr	r3, [pc, #548]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d005      	beq.n	8002922 <HAL_RCC_OscConfig+0x62>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e3a2      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1a      	ldr	r2, [r3, #32]
 8002926:	4b82      	ldr	r3, [pc, #520]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	2b00      	cmp	r3, #0
 8002930:	d004      	beq.n	800293c <HAL_RCC_OscConfig+0x7c>
 8002932:	4b7f      	ldr	r3, [pc, #508]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800293a:	e005      	b.n	8002948 <HAL_RCC_OscConfig+0x88>
 800293c:	4b7c      	ldr	r3, [pc, #496]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800293e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002948:	4293      	cmp	r3, r2
 800294a:	d223      	bcs.n	8002994 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	4618      	mov	r0, r3
 8002952:	f000 fd55 	bl	8003400 <RCC_SetFlashLatencyFromMSIRange>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e383      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002960:	4b73      	ldr	r3, [pc, #460]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a72      	ldr	r2, [pc, #456]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002966:	f043 0308 	orr.w	r3, r3, #8
 800296a:	6013      	str	r3, [r2, #0]
 800296c:	4b70      	ldr	r3, [pc, #448]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	496d      	ldr	r1, [pc, #436]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800297e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	4968      	ldr	r1, [pc, #416]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800298e:	4313      	orrs	r3, r2
 8002990:	604b      	str	r3, [r1, #4]
 8002992:	e025      	b.n	80029e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002994:	4b66      	ldr	r3, [pc, #408]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a65      	ldr	r2, [pc, #404]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 800299a:	f043 0308 	orr.w	r3, r3, #8
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	4b63      	ldr	r3, [pc, #396]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	4960      	ldr	r1, [pc, #384]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	021b      	lsls	r3, r3, #8
 80029c0:	495b      	ldr	r1, [pc, #364]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d109      	bne.n	80029e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 fd15 	bl	8003400 <RCC_SetFlashLatencyFromMSIRange>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e343      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029e0:	f000 fc4a 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b52      	ldr	r3, [pc, #328]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	091b      	lsrs	r3, r3, #4
 80029ec:	f003 030f 	and.w	r3, r3, #15
 80029f0:	4950      	ldr	r1, [pc, #320]	@ (8002b34 <HAL_RCC_OscConfig+0x274>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	f003 031f 	and.w	r3, r3, #31
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
 80029fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002b38 <HAL_RCC_OscConfig+0x278>)
 80029fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a00:	4b4e      	ldr	r3, [pc, #312]	@ (8002b3c <HAL_RCC_OscConfig+0x27c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff fa0d 	bl	8001e24 <HAL_InitTick>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d052      	beq.n	8002aba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	e327      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d032      	beq.n	8002a86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a20:	4b43      	ldr	r3, [pc, #268]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a42      	ldr	r2, [pc, #264]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a26:	f043 0301 	orr.w	r3, r3, #1
 8002a2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a2c:	f7ff fa4a 	bl	8001ec4 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a34:	f7ff fa46 	bl	8001ec4 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e310      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a46:	4b3a      	ldr	r3, [pc, #232]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a52:	4b37      	ldr	r3, [pc, #220]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a36      	ldr	r2, [pc, #216]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a58:	f043 0308 	orr.w	r3, r3, #8
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	4b34      	ldr	r3, [pc, #208]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	4931      	ldr	r1, [pc, #196]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	492c      	ldr	r1, [pc, #176]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
 8002a84:	e01a      	b.n	8002abc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a86:	4b2a      	ldr	r3, [pc, #168]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a29      	ldr	r2, [pc, #164]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002a8c:	f023 0301 	bic.w	r3, r3, #1
 8002a90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a92:	f7ff fa17 	bl	8001ec4 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a9a:	f7ff fa13 	bl	8001ec4 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e2dd      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002aac:	4b20      	ldr	r3, [pc, #128]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1f0      	bne.n	8002a9a <HAL_RCC_OscConfig+0x1da>
 8002ab8:	e000      	b.n	8002abc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002aba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d074      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d005      	beq.n	8002ada <HAL_RCC_OscConfig+0x21a>
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	2b0c      	cmp	r3, #12
 8002ad2:	d10e      	bne.n	8002af2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	2b03      	cmp	r3, #3
 8002ad8:	d10b      	bne.n	8002af2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ada:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d064      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x2f0>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d160      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e2ba      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002afa:	d106      	bne.n	8002b0a <HAL_RCC_OscConfig+0x24a>
 8002afc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0b      	ldr	r2, [pc, #44]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002b02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b06:	6013      	str	r3, [r2, #0]
 8002b08:	e026      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b12:	d115      	bne.n	8002b40 <HAL_RCC_OscConfig+0x280>
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a05      	ldr	r2, [pc, #20]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002b1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	4b03      	ldr	r3, [pc, #12]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a02      	ldr	r2, [pc, #8]	@ (8002b30 <HAL_RCC_OscConfig+0x270>)
 8002b26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b2a:	6013      	str	r3, [r2, #0]
 8002b2c:	e014      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
 8002b2e:	bf00      	nop
 8002b30:	40021000 	.word	0x40021000
 8002b34:	0800b298 	.word	0x0800b298
 8002b38:	20000014 	.word	0x20000014
 8002b3c:	20000018 	.word	0x20000018
 8002b40:	4ba0      	ldr	r3, [pc, #640]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a9f      	ldr	r2, [pc, #636]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b4a:	6013      	str	r3, [r2, #0]
 8002b4c:	4b9d      	ldr	r3, [pc, #628]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a9c      	ldr	r2, [pc, #624]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002b52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d013      	beq.n	8002b88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7ff f9b0 	bl	8001ec4 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b68:	f7ff f9ac 	bl	8001ec4 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b64      	cmp	r3, #100	@ 0x64
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e276      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b7a:	4b92      	ldr	r3, [pc, #584]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d0f0      	beq.n	8002b68 <HAL_RCC_OscConfig+0x2a8>
 8002b86:	e014      	b.n	8002bb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff f99c 	bl	8001ec4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b90:	f7ff f998 	bl	8001ec4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b64      	cmp	r3, #100	@ 0x64
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e262      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ba2:	4b88      	ldr	r3, [pc, #544]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x2d0>
 8002bae:	e000      	b.n	8002bb2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d060      	beq.n	8002c80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x310>
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2b0c      	cmp	r3, #12
 8002bc8:	d119      	bne.n	8002bfe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d116      	bne.n	8002bfe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bd0:	4b7c      	ldr	r3, [pc, #496]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_OscConfig+0x328>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e23f      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be8:	4b76      	ldr	r3, [pc, #472]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	061b      	lsls	r3, r3, #24
 8002bf6:	4973      	ldr	r1, [pc, #460]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bfc:	e040      	b.n	8002c80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d023      	beq.n	8002c4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c06:	4b6f      	ldr	r3, [pc, #444]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c12:	f7ff f957 	bl	8001ec4 <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c1a:	f7ff f953 	bl	8001ec4 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e21d      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c2c:	4b65      	ldr	r3, [pc, #404]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c38:	4b62      	ldr	r3, [pc, #392]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	061b      	lsls	r3, r3, #24
 8002c46:	495f      	ldr	r1, [pc, #380]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	604b      	str	r3, [r1, #4]
 8002c4c:	e018      	b.n	8002c80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a5c      	ldr	r2, [pc, #368]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5a:	f7ff f933 	bl	8001ec4 <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c60:	e008      	b.n	8002c74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c62:	f7ff f92f 	bl	8001ec4 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d901      	bls.n	8002c74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e1f9      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c74:	4b53      	ldr	r3, [pc, #332]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1f0      	bne.n	8002c62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0308 	and.w	r3, r3, #8
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d03c      	beq.n	8002d06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d01c      	beq.n	8002cce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c94:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c9a:	4a4a      	ldr	r2, [pc, #296]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca4:	f7ff f90e 	bl	8001ec4 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cac:	f7ff f90a 	bl	8001ec4 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e1d4      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cbe:	4b41      	ldr	r3, [pc, #260]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0ef      	beq.n	8002cac <HAL_RCC_OscConfig+0x3ec>
 8002ccc:	e01b      	b.n	8002d06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cce:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cd4:	4a3b      	ldr	r2, [pc, #236]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cde:	f7ff f8f1 	bl	8001ec4 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce6:	f7ff f8ed 	bl	8001ec4 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e1b7      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cf8:	4b32      	ldr	r3, [pc, #200]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1ef      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0304 	and.w	r3, r3, #4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 80a6 	beq.w	8002e60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d14:	2300      	movs	r3, #0
 8002d16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d18:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10d      	bne.n	8002d40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d24:	4b27      	ldr	r3, [pc, #156]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d28:	4a26      	ldr	r2, [pc, #152]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d30:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d38:	60bb      	str	r3, [r7, #8]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d40:	4b21      	ldr	r3, [pc, #132]	@ (8002dc8 <HAL_RCC_OscConfig+0x508>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d118      	bne.n	8002d7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc8 <HAL_RCC_OscConfig+0x508>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc8 <HAL_RCC_OscConfig+0x508>)
 8002d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d58:	f7ff f8b4 	bl	8001ec4 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d60:	f7ff f8b0 	bl	8001ec4 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e17a      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d72:	4b15      	ldr	r3, [pc, #84]	@ (8002dc8 <HAL_RCC_OscConfig+0x508>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d108      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4d8>
 8002d86:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002d8e:	f043 0301 	orr.w	r3, r3, #1
 8002d92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d96:	e029      	b.n	8002dec <HAL_RCC_OscConfig+0x52c>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2b05      	cmp	r3, #5
 8002d9e:	d115      	bne.n	8002dcc <HAL_RCC_OscConfig+0x50c>
 8002da0:	4b08      	ldr	r3, [pc, #32]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da6:	4a07      	ldr	r2, [pc, #28]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002da8:	f043 0304 	orr.w	r3, r3, #4
 8002dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002db0:	4b04      	ldr	r3, [pc, #16]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db6:	4a03      	ldr	r2, [pc, #12]	@ (8002dc4 <HAL_RCC_OscConfig+0x504>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dc0:	e014      	b.n	8002dec <HAL_RCC_OscConfig+0x52c>
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40007000 	.word	0x40007000
 8002dcc:	4b9c      	ldr	r3, [pc, #624]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd2:	4a9b      	ldr	r2, [pc, #620]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002dd4:	f023 0301 	bic.w	r3, r3, #1
 8002dd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ddc:	4b98      	ldr	r3, [pc, #608]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de2:	4a97      	ldr	r2, [pc, #604]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002de4:	f023 0304 	bic.w	r3, r3, #4
 8002de8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d016      	beq.n	8002e22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df4:	f7ff f866 	bl	8001ec4 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dfa:	e00a      	b.n	8002e12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f7ff f862 	bl	8001ec4 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e12a      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e12:	4b8b      	ldr	r3, [pc, #556]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d0ed      	beq.n	8002dfc <HAL_RCC_OscConfig+0x53c>
 8002e20:	e015      	b.n	8002e4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e22:	f7ff f84f 	bl	8001ec4 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e28:	e00a      	b.n	8002e40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2a:	f7ff f84b 	bl	8001ec4 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e113      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e40:	4b7f      	ldr	r3, [pc, #508]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1ed      	bne.n	8002e2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e4e:	7ffb      	ldrb	r3, [r7, #31]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d105      	bne.n	8002e60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e54:	4b7a      	ldr	r3, [pc, #488]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	4a79      	ldr	r2, [pc, #484]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002e5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e5e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f000 80fe 	beq.w	8003066 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	f040 80d0 	bne.w	8003014 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e74:	4b72      	ldr	r3, [pc, #456]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f003 0203 	and.w	r2, r3, #3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d130      	bne.n	8002eea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e92:	3b01      	subs	r3, #1
 8002e94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d127      	bne.n	8002eea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d11f      	bne.n	8002eea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002eb4:	2a07      	cmp	r2, #7
 8002eb6:	bf14      	ite	ne
 8002eb8:	2201      	movne	r2, #1
 8002eba:	2200      	moveq	r2, #0
 8002ebc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d113      	bne.n	8002eea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ecc:	085b      	lsrs	r3, r3, #1
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d109      	bne.n	8002eea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	085b      	lsrs	r3, r3, #1
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d06e      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	d069      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ef0:	4b53      	ldr	r3, [pc, #332]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002efc:	4b50      	ldr	r3, [pc, #320]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0ad      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f0c:	4b4c      	ldr	r3, [pc, #304]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a4b      	ldr	r2, [pc, #300]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f16:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f18:	f7fe ffd4 	bl	8001ec4 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f20:	f7fe ffd0 	bl	8001ec4 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e09a      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f32:	4b43      	ldr	r3, [pc, #268]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f0      	bne.n	8002f20 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f3e:	4b40      	ldr	r3, [pc, #256]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	4b40      	ldr	r3, [pc, #256]	@ (8003044 <HAL_RCC_OscConfig+0x784>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f4e:	3a01      	subs	r2, #1
 8002f50:	0112      	lsls	r2, r2, #4
 8002f52:	4311      	orrs	r1, r2
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f58:	0212      	lsls	r2, r2, #8
 8002f5a:	4311      	orrs	r1, r2
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f60:	0852      	lsrs	r2, r2, #1
 8002f62:	3a01      	subs	r2, #1
 8002f64:	0552      	lsls	r2, r2, #21
 8002f66:	4311      	orrs	r1, r2
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002f6c:	0852      	lsrs	r2, r2, #1
 8002f6e:	3a01      	subs	r2, #1
 8002f70:	0652      	lsls	r2, r2, #25
 8002f72:	4311      	orrs	r1, r2
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f78:	0912      	lsrs	r2, r2, #4
 8002f7a:	0452      	lsls	r2, r2, #17
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	4930      	ldr	r1, [pc, #192]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f84:	4b2e      	ldr	r3, [pc, #184]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a2d      	ldr	r2, [pc, #180]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f90:	4b2b      	ldr	r3, [pc, #172]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	4a2a      	ldr	r2, [pc, #168]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f9c:	f7fe ff92 	bl	8001ec4 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa4:	f7fe ff8e 	bl	8001ec4 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e058      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fb6:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f0      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fc2:	e050      	b.n	8003066 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e04f      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d148      	bne.n	8003066 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a19      	ldr	r2, [pc, #100]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fde:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe0:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	4a16      	ldr	r2, [pc, #88]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8002fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fec:	f7fe ff6a 	bl	8001ec4 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff4:	f7fe ff66 	bl	8001ec4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e030      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003006:	4b0e      	ldr	r3, [pc, #56]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x734>
 8003012:	e028      	b.n	8003066 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	2b0c      	cmp	r3, #12
 8003018:	d023      	beq.n	8003062 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a08      	ldr	r2, [pc, #32]	@ (8003040 <HAL_RCC_OscConfig+0x780>)
 8003020:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7fe ff4d 	bl	8001ec4 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800302c:	e00c      	b.n	8003048 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302e:	f7fe ff49 	bl	8001ec4 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d905      	bls.n	8003048 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e013      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
 8003040:	40021000 	.word	0x40021000
 8003044:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003048:	4b09      	ldr	r3, [pc, #36]	@ (8003070 <HAL_RCC_OscConfig+0x7b0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1ec      	bne.n	800302e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003054:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_RCC_OscConfig+0x7b0>)
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	4905      	ldr	r1, [pc, #20]	@ (8003070 <HAL_RCC_OscConfig+0x7b0>)
 800305a:	4b06      	ldr	r3, [pc, #24]	@ (8003074 <HAL_RCC_OscConfig+0x7b4>)
 800305c:	4013      	ands	r3, r2
 800305e:	60cb      	str	r3, [r1, #12]
 8003060:	e001      	b.n	8003066 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3720      	adds	r7, #32
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40021000 	.word	0x40021000
 8003074:	feeefffc 	.word	0xfeeefffc

08003078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e0e7      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800308c:	4b75      	ldr	r3, [pc, #468]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d910      	bls.n	80030bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309a:	4b72      	ldr	r3, [pc, #456]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 0207 	bic.w	r2, r3, #7
 80030a2:	4970      	ldr	r1, [pc, #448]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d001      	beq.n	80030bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0cf      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d010      	beq.n	80030ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	4b66      	ldr	r3, [pc, #408]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d908      	bls.n	80030ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d8:	4b63      	ldr	r3, [pc, #396]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	4960      	ldr	r1, [pc, #384]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d04c      	beq.n	8003190 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d107      	bne.n	800310e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d121      	bne.n	800314e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e0a6      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d107      	bne.n	8003126 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003116:	4b54      	ldr	r3, [pc, #336]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d115      	bne.n	800314e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e09a      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d107      	bne.n	800313e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800312e:	4b4e      	ldr	r3, [pc, #312]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d109      	bne.n	800314e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e08e      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800313e:	4b4a      	ldr	r3, [pc, #296]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e086      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800314e:	4b46      	ldr	r3, [pc, #280]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f023 0203 	bic.w	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	4943      	ldr	r1, [pc, #268]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 800315c:	4313      	orrs	r3, r2
 800315e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003160:	f7fe feb0 	bl	8001ec4 <HAL_GetTick>
 8003164:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003166:	e00a      	b.n	800317e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003168:	f7fe feac 	bl	8001ec4 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e06e      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317e:	4b3a      	ldr	r3, [pc, #232]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 020c 	and.w	r2, r3, #12
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	429a      	cmp	r2, r3
 800318e:	d1eb      	bne.n	8003168 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d010      	beq.n	80031be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	4b31      	ldr	r3, [pc, #196]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d208      	bcs.n	80031be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	492b      	ldr	r1, [pc, #172]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031be:	4b29      	ldr	r3, [pc, #164]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d210      	bcs.n	80031ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031cc:	4b25      	ldr	r3, [pc, #148]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f023 0207 	bic.w	r2, r3, #7
 80031d4:	4923      	ldr	r1, [pc, #140]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031dc:	4b21      	ldr	r3, [pc, #132]	@ (8003264 <HAL_RCC_ClockConfig+0x1ec>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	683a      	ldr	r2, [r7, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d001      	beq.n	80031ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e036      	b.n	800325c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d008      	beq.n	800320c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	4918      	ldr	r1, [pc, #96]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003208:	4313      	orrs	r3, r2
 800320a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b00      	cmp	r3, #0
 8003216:	d009      	beq.n	800322c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003218:	4b13      	ldr	r3, [pc, #76]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4910      	ldr	r1, [pc, #64]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800322c:	f000 f824 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b0d      	ldr	r3, [pc, #52]	@ (8003268 <HAL_RCC_ClockConfig+0x1f0>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	490b      	ldr	r1, [pc, #44]	@ (800326c <HAL_RCC_ClockConfig+0x1f4>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
 8003248:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1f8>)
 800324a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800324c:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_RCC_ClockConfig+0x1fc>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe fde7 	bl	8001e24 <HAL_InitTick>
 8003256:	4603      	mov	r3, r0
 8003258:	72fb      	strb	r3, [r7, #11]

  return status;
 800325a:	7afb      	ldrb	r3, [r7, #11]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40022000 	.word	0x40022000
 8003268:	40021000 	.word	0x40021000
 800326c:	0800b298 	.word	0x0800b298
 8003270:	20000014 	.word	0x20000014
 8003274:	20000018 	.word	0x20000018

08003278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	@ 0x24
 800327c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
 8003282:	2300      	movs	r3, #0
 8003284:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003286:	4b3e      	ldr	r3, [pc, #248]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003290:	4b3b      	ldr	r3, [pc, #236]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <HAL_RCC_GetSysClockFreq+0x34>
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	2b0c      	cmp	r3, #12
 80032a4:	d121      	bne.n	80032ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d11e      	bne.n	80032ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032ac:	4b34      	ldr	r3, [pc, #208]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0308 	and.w	r3, r3, #8
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d107      	bne.n	80032c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032b8:	4b31      	ldr	r3, [pc, #196]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032be:	0a1b      	lsrs	r3, r3, #8
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	61fb      	str	r3, [r7, #28]
 80032c6:	e005      	b.n	80032d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032d4:	4a2b      	ldr	r2, [pc, #172]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10d      	bne.n	8003300 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032e8:	e00a      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	2b04      	cmp	r3, #4
 80032ee:	d102      	bne.n	80032f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032f0:	4b25      	ldr	r3, [pc, #148]	@ (8003388 <HAL_RCC_GetSysClockFreq+0x110>)
 80032f2:	61bb      	str	r3, [r7, #24]
 80032f4:	e004      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d101      	bne.n	8003300 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032fc:	4b23      	ldr	r3, [pc, #140]	@ (800338c <HAL_RCC_GetSysClockFreq+0x114>)
 80032fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	2b0c      	cmp	r3, #12
 8003304:	d134      	bne.n	8003370 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003306:	4b1e      	ldr	r3, [pc, #120]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d003      	beq.n	800331e <HAL_RCC_GetSysClockFreq+0xa6>
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d003      	beq.n	8003324 <HAL_RCC_GetSysClockFreq+0xac>
 800331c:	e005      	b.n	800332a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800331e:	4b1a      	ldr	r3, [pc, #104]	@ (8003388 <HAL_RCC_GetSysClockFreq+0x110>)
 8003320:	617b      	str	r3, [r7, #20]
      break;
 8003322:	e005      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003324:	4b19      	ldr	r3, [pc, #100]	@ (800338c <HAL_RCC_GetSysClockFreq+0x114>)
 8003326:	617b      	str	r3, [r7, #20]
      break;
 8003328:	e002      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	617b      	str	r3, [r7, #20]
      break;
 800332e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003330:	4b13      	ldr	r3, [pc, #76]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	3301      	adds	r3, #1
 800333c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800333e:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	fb03 f202 	mul.w	r2, r3, r2
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	fbb2 f3f3 	udiv	r3, r2, r3
 8003354:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003356:	4b0a      	ldr	r3, [pc, #40]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x108>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	0e5b      	lsrs	r3, r3, #25
 800335c:	f003 0303 	and.w	r3, r3, #3
 8003360:	3301      	adds	r3, #1
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	fbb2 f3f3 	udiv	r3, r2, r3
 800336e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003370:	69bb      	ldr	r3, [r7, #24]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3724      	adds	r7, #36	@ 0x24
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40021000 	.word	0x40021000
 8003384:	0800b2b0 	.word	0x0800b2b0
 8003388:	00f42400 	.word	0x00f42400
 800338c:	007a1200 	.word	0x007a1200

08003390 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003394:	4b03      	ldr	r3, [pc, #12]	@ (80033a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003396:	681b      	ldr	r3, [r3, #0]
}
 8003398:	4618      	mov	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	20000014 	.word	0x20000014

080033a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033ac:	f7ff fff0 	bl	8003390 <HAL_RCC_GetHCLKFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b06      	ldr	r3, [pc, #24]	@ (80033cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	0a1b      	lsrs	r3, r3, #8
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	4904      	ldr	r1, [pc, #16]	@ (80033d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40021000 	.word	0x40021000
 80033d0:	0800b2a8 	.word	0x0800b2a8

080033d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033d8:	f7ff ffda 	bl	8003390 <HAL_RCC_GetHCLKFreq>
 80033dc:	4602      	mov	r2, r0
 80033de:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	0adb      	lsrs	r3, r3, #11
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	4904      	ldr	r1, [pc, #16]	@ (80033fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80033ea:	5ccb      	ldrb	r3, [r1, r3]
 80033ec:	f003 031f 	and.w	r3, r3, #31
 80033f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40021000 	.word	0x40021000
 80033fc:	0800b2a8 	.word	0x0800b2a8

08003400 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800340c:	4b2a      	ldr	r3, [pc, #168]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800340e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003418:	f7ff f9ee 	bl	80027f8 <HAL_PWREx_GetVoltageRange>
 800341c:	6178      	str	r0, [r7, #20]
 800341e:	e014      	b.n	800344a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003424:	4a24      	ldr	r2, [pc, #144]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003426:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800342a:	6593      	str	r3, [r2, #88]	@ 0x58
 800342c:	4b22      	ldr	r3, [pc, #136]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800342e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003438:	f7ff f9de 	bl	80027f8 <HAL_PWREx_GetVoltageRange>
 800343c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800343e:	4b1e      	ldr	r3, [pc, #120]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	4a1d      	ldr	r2, [pc, #116]	@ (80034b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003444:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003448:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003450:	d10b      	bne.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b80      	cmp	r3, #128	@ 0x80
 8003456:	d919      	bls.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2ba0      	cmp	r3, #160	@ 0xa0
 800345c:	d902      	bls.n	8003464 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800345e:	2302      	movs	r3, #2
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	e013      	b.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003464:	2301      	movs	r3, #1
 8003466:	613b      	str	r3, [r7, #16]
 8003468:	e010      	b.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2b80      	cmp	r3, #128	@ 0x80
 800346e:	d902      	bls.n	8003476 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003470:	2303      	movs	r3, #3
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	e00a      	b.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b80      	cmp	r3, #128	@ 0x80
 800347a:	d102      	bne.n	8003482 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800347c:	2302      	movs	r3, #2
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	e004      	b.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b70      	cmp	r3, #112	@ 0x70
 8003486:	d101      	bne.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003488:	2301      	movs	r3, #1
 800348a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800348c:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f023 0207 	bic.w	r2, r3, #7
 8003494:	4909      	ldr	r1, [pc, #36]	@ (80034bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800349c:	4b07      	ldr	r3, [pc, #28]	@ (80034bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d001      	beq.n	80034ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40021000 	.word	0x40021000
 80034bc:	40022000 	.word	0x40022000

080034c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034c8:	2300      	movs	r3, #0
 80034ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034cc:	2300      	movs	r3, #0
 80034ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d041      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034e4:	d02a      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80034e6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034ea:	d824      	bhi.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034f0:	d008      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034f6:	d81e      	bhi.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80034fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003500:	d010      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003502:	e018      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003504:	4b86      	ldr	r3, [pc, #536]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	4a85      	ldr	r2, [pc, #532]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800350e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003510:	e015      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	3304      	adds	r3, #4
 8003516:	2100      	movs	r1, #0
 8003518:	4618      	mov	r0, r3
 800351a:	f000 fabb 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 800351e:	4603      	mov	r3, r0
 8003520:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003522:	e00c      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3320      	adds	r3, #32
 8003528:	2100      	movs	r1, #0
 800352a:	4618      	mov	r0, r3
 800352c:	f000 fba6 	bl	8003c7c <RCCEx_PLLSAI2_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003534:	e003      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	74fb      	strb	r3, [r7, #19]
      break;
 800353a:	e000      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800353c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800353e:	7cfb      	ldrb	r3, [r7, #19]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10b      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003544:	4b76      	ldr	r3, [pc, #472]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003552:	4973      	ldr	r1, [pc, #460]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800355a:	e001      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800355c:	7cfb      	ldrb	r3, [r7, #19]
 800355e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d041      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003570:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003574:	d02a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003576:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800357a:	d824      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800357c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003580:	d008      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003582:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003586:	d81e      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800358c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003590:	d010      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003592:	e018      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003594:	4b62      	ldr	r3, [pc, #392]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4a61      	ldr	r2, [pc, #388]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800359e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035a0:	e015      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3304      	adds	r3, #4
 80035a6:	2100      	movs	r1, #0
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fa73 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 80035ae:	4603      	mov	r3, r0
 80035b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035b2:	e00c      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3320      	adds	r3, #32
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 fb5e 	bl	8003c7c <RCCEx_PLLSAI2_Config>
 80035c0:	4603      	mov	r3, r0
 80035c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035c4:	e003      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	74fb      	strb	r3, [r7, #19]
      break;
 80035ca:	e000      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80035cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035ce:	7cfb      	ldrb	r3, [r7, #19]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10b      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035d4:	4b52      	ldr	r3, [pc, #328]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035e2:	494f      	ldr	r1, [pc, #316]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80035ea:	e001      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80a0 	beq.w	800373e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035fe:	2300      	movs	r3, #0
 8003600:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003602:	4b47      	ldr	r3, [pc, #284]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003612:	2300      	movs	r3, #0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00d      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003618:	4b41      	ldr	r3, [pc, #260]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361c:	4a40      	ldr	r2, [pc, #256]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003622:	6593      	str	r3, [r2, #88]	@ 0x58
 8003624:	4b3e      	ldr	r3, [pc, #248]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003630:	2301      	movs	r3, #1
 8003632:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003634:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a3a      	ldr	r2, [pc, #232]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800363a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800363e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003640:	f7fe fc40 	bl	8001ec4 <HAL_GetTick>
 8003644:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003646:	e009      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003648:	f7fe fc3c 	bl	8001ec4 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d902      	bls.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	74fb      	strb	r3, [r7, #19]
        break;
 800365a:	e005      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800365c:	4b31      	ldr	r3, [pc, #196]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ef      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003668:	7cfb      	ldrb	r3, [r7, #19]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d15c      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800366e:	4b2c      	ldr	r3, [pc, #176]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003674:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003678:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d01f      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	429a      	cmp	r2, r3
 800368a:	d019      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800368c:	4b24      	ldr	r3, [pc, #144]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003692:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003696:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003698:	4b21      	ldr	r3, [pc, #132]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369e:	4a20      	ldr	r2, [pc, #128]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036b8:	4a19      	ldr	r2, [pc, #100]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d016      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ca:	f7fe fbfb 	bl	8001ec4 <HAL_GetTick>
 80036ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036d0:	e00b      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d2:	f7fe fbf7 	bl	8001ec4 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d902      	bls.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	74fb      	strb	r3, [r7, #19]
            break;
 80036e8:	e006      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ec      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80036f8:	7cfb      	ldrb	r3, [r7, #19]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10c      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036fe:	4b08      	ldr	r3, [pc, #32]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003704:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800370e:	4904      	ldr	r1, [pc, #16]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003716:	e009      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003718:	7cfb      	ldrb	r3, [r7, #19]
 800371a:	74bb      	strb	r3, [r7, #18]
 800371c:	e006      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800372c:	7c7b      	ldrb	r3, [r7, #17]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d105      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003732:	4b9e      	ldr	r3, [pc, #632]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003736:	4a9d      	ldr	r2, [pc, #628]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003738:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800373c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800374a:	4b98      	ldr	r3, [pc, #608]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003750:	f023 0203 	bic.w	r2, r3, #3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	4994      	ldr	r1, [pc, #592]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800376c:	4b8f      	ldr	r3, [pc, #572]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f023 020c 	bic.w	r2, r3, #12
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377a:	498c      	ldr	r1, [pc, #560]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0304 	and.w	r3, r3, #4
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800378e:	4b87      	ldr	r3, [pc, #540]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003794:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	4983      	ldr	r1, [pc, #524]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037b0:	4b7e      	ldr	r3, [pc, #504]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037be:	497b      	ldr	r1, [pc, #492]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0310 	and.w	r3, r3, #16
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037d2:	4b76      	ldr	r3, [pc, #472]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037e0:	4972      	ldr	r1, [pc, #456]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0320 	and.w	r3, r3, #32
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037f4:	4b6d      	ldr	r3, [pc, #436]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003802:	496a      	ldr	r1, [pc, #424]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003816:	4b65      	ldr	r3, [pc, #404]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003824:	4961      	ldr	r1, [pc, #388]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003838:	4b5c      	ldr	r3, [pc, #368]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003846:	4959      	ldr	r1, [pc, #356]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800385a:	4b54      	ldr	r3, [pc, #336]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003868:	4950      	ldr	r1, [pc, #320]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800387c:	4b4b      	ldr	r3, [pc, #300]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388a:	4948      	ldr	r1, [pc, #288]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800389e:	4b43      	ldr	r3, [pc, #268]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ac:	493f      	ldr	r1, [pc, #252]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d028      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038c0:	4b3a      	ldr	r3, [pc, #232]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ce:	4937      	ldr	r1, [pc, #220]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038de:	d106      	bne.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038e0:	4b32      	ldr	r3, [pc, #200]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	4a31      	ldr	r2, [pc, #196]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038ea:	60d3      	str	r3, [r2, #12]
 80038ec:	e011      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038f6:	d10c      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3304      	adds	r3, #4
 80038fc:	2101      	movs	r1, #1
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 f8c8 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 8003904:	4603      	mov	r3, r0
 8003906:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003908:	7cfb      	ldrb	r3, [r7, #19]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800390e:	7cfb      	ldrb	r3, [r7, #19]
 8003910:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d028      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800391e:	4b23      	ldr	r3, [pc, #140]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003924:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392c:	491f      	ldr	r1, [pc, #124]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392e:	4313      	orrs	r3, r2
 8003930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003938:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800393c:	d106      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393e:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	4a1a      	ldr	r2, [pc, #104]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003944:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003948:	60d3      	str	r3, [r2, #12]
 800394a:	e011      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003950:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003954:	d10c      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3304      	adds	r3, #4
 800395a:	2101      	movs	r1, #1
 800395c:	4618      	mov	r0, r3
 800395e:	f000 f899 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 8003962:	4603      	mov	r3, r0
 8003964:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003966:	7cfb      	ldrb	r3, [r7, #19]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800396c:	7cfb      	ldrb	r3, [r7, #19]
 800396e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d02b      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800397c:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003982:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800398a:	4908      	ldr	r1, [pc, #32]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003996:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800399a:	d109      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399c:	4b03      	ldr	r3, [pc, #12]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4a02      	ldr	r2, [pc, #8]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039a6:	60d3      	str	r3, [r2, #12]
 80039a8:	e014      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039aa:	bf00      	nop
 80039ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	3304      	adds	r3, #4
 80039be:	2101      	movs	r1, #1
 80039c0:	4618      	mov	r0, r3
 80039c2:	f000 f867 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 80039c6:	4603      	mov	r3, r0
 80039c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039ca:	7cfb      	ldrb	r3, [r7, #19]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80039d0:	7cfb      	ldrb	r3, [r7, #19]
 80039d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d02f      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039ee:	4928      	ldr	r1, [pc, #160]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039fe:	d10d      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3304      	adds	r3, #4
 8003a04:	2102      	movs	r1, #2
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 f844 	bl	8003a94 <RCCEx_PLLSAI1_Config>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a10:	7cfb      	ldrb	r3, [r7, #19]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d014      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a16:	7cfb      	ldrb	r3, [r7, #19]
 8003a18:	74bb      	strb	r3, [r7, #18]
 8003a1a:	e011      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a24:	d10c      	bne.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	3320      	adds	r3, #32
 8003a2a:	2102      	movs	r1, #2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 f925 	bl	8003c7c <RCCEx_PLLSAI2_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a36:	7cfb      	ldrb	r3, [r7, #19]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a3c:	7cfb      	ldrb	r3, [r7, #19]
 8003a3e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a4c:	4b10      	ldr	r3, [pc, #64]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a52:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a5a:	490d      	ldr	r1, [pc, #52]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00b      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a6e:	4b08      	ldr	r3, [pc, #32]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a74:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a7e:	4904      	ldr	r1, [pc, #16]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a86:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3718      	adds	r7, #24
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40021000 	.word	0x40021000

08003a94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003aa2:	4b75      	ldr	r3, [pc, #468]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d018      	beq.n	8003ae0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003aae:	4b72      	ldr	r3, [pc, #456]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	f003 0203 	and.w	r2, r3, #3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d10d      	bne.n	8003ada <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
       ||
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003ac6:	4b6c      	ldr	r3, [pc, #432]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	091b      	lsrs	r3, r3, #4
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d047      	beq.n	8003b6a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
 8003ade:	e044      	b.n	8003b6a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d018      	beq.n	8003b1a <RCCEx_PLLSAI1_Config+0x86>
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d825      	bhi.n	8003b38 <RCCEx_PLLSAI1_Config+0xa4>
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d002      	beq.n	8003af6 <RCCEx_PLLSAI1_Config+0x62>
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d009      	beq.n	8003b08 <RCCEx_PLLSAI1_Config+0x74>
 8003af4:	e020      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003af6:	4b60      	ldr	r3, [pc, #384]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d11d      	bne.n	8003b3e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b06:	e01a      	b.n	8003b3e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b08:	4b5b      	ldr	r3, [pc, #364]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d116      	bne.n	8003b42 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b18:	e013      	b.n	8003b42 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b1a:	4b57      	ldr	r3, [pc, #348]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10f      	bne.n	8003b46 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b26:	4b54      	ldr	r3, [pc, #336]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b36:	e006      	b.n	8003b46 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b3c:	e004      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b3e:	bf00      	nop
 8003b40:	e002      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b42:	bf00      	nop
 8003b44:	e000      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b46:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6819      	ldr	r1, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	430b      	orrs	r3, r1
 8003b64:	4944      	ldr	r1, [pc, #272]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d17d      	bne.n	8003c6c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b70:	4b41      	ldr	r3, [pc, #260]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a40      	ldr	r2, [pc, #256]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b7c:	f7fe f9a2 	bl	8001ec4 <HAL_GetTick>
 8003b80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b82:	e009      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b84:	f7fe f99e 	bl	8001ec4 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d902      	bls.n	8003b98 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	73fb      	strb	r3, [r7, #15]
        break;
 8003b96:	e005      	b.n	8003ba4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b98:	4b37      	ldr	r3, [pc, #220]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1ef      	bne.n	8003b84 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d160      	bne.n	8003c6c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d111      	bne.n	8003bd4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bb0:	4b31      	ldr	r3, [pc, #196]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003bb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6892      	ldr	r2, [r2, #8]
 8003bc0:	0211      	lsls	r1, r2, #8
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68d2      	ldr	r2, [r2, #12]
 8003bc6:	0912      	lsrs	r2, r2, #4
 8003bc8:	0452      	lsls	r2, r2, #17
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	492a      	ldr	r1, [pc, #168]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	610b      	str	r3, [r1, #16]
 8003bd2:	e027      	b.n	8003c24 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d112      	bne.n	8003c00 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bda:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003be2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6892      	ldr	r2, [r2, #8]
 8003bea:	0211      	lsls	r1, r2, #8
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6912      	ldr	r2, [r2, #16]
 8003bf0:	0852      	lsrs	r2, r2, #1
 8003bf2:	3a01      	subs	r2, #1
 8003bf4:	0552      	lsls	r2, r2, #21
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	491f      	ldr	r1, [pc, #124]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	610b      	str	r3, [r1, #16]
 8003bfe:	e011      	b.n	8003c24 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c00:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6892      	ldr	r2, [r2, #8]
 8003c10:	0211      	lsls	r1, r2, #8
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	6952      	ldr	r2, [r2, #20]
 8003c16:	0852      	lsrs	r2, r2, #1
 8003c18:	3a01      	subs	r2, #1
 8003c1a:	0652      	lsls	r2, r2, #25
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	4916      	ldr	r1, [pc, #88]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c24:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a13      	ldr	r2, [pc, #76]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c30:	f7fe f948 	bl	8001ec4 <HAL_GetTick>
 8003c34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c36:	e009      	b.n	8003c4c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c38:	f7fe f944 	bl	8001ec4 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d902      	bls.n	8003c4c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	73fb      	strb	r3, [r7, #15]
          break;
 8003c4a:	e005      	b.n	8003c58 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0ef      	beq.n	8003c38 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003c58:	7bfb      	ldrb	r3, [r7, #15]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d106      	bne.n	8003c6c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c5e:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	4904      	ldr	r1, [pc, #16]	@ (8003c78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000

08003c7c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d018      	beq.n	8003cc8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c96:	4b67      	ldr	r3, [pc, #412]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f003 0203 	and.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d10d      	bne.n	8003cc2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
       ||
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d009      	beq.n	8003cc2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003cae:	4b61      	ldr	r3, [pc, #388]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	091b      	lsrs	r3, r3, #4
 8003cb4:	f003 0307 	and.w	r3, r3, #7
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
       ||
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d047      	beq.n	8003d52 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	73fb      	strb	r3, [r7, #15]
 8003cc6:	e044      	b.n	8003d52 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d018      	beq.n	8003d02 <RCCEx_PLLSAI2_Config+0x86>
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d825      	bhi.n	8003d20 <RCCEx_PLLSAI2_Config+0xa4>
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d002      	beq.n	8003cde <RCCEx_PLLSAI2_Config+0x62>
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d009      	beq.n	8003cf0 <RCCEx_PLLSAI2_Config+0x74>
 8003cdc:	e020      	b.n	8003d20 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cde:	4b55      	ldr	r3, [pc, #340]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d11d      	bne.n	8003d26 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cee:	e01a      	b.n	8003d26 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cf0:	4b50      	ldr	r3, [pc, #320]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d116      	bne.n	8003d2a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d00:	e013      	b.n	8003d2a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d02:	4b4c      	ldr	r3, [pc, #304]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10f      	bne.n	8003d2e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d0e:	4b49      	ldr	r3, [pc, #292]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d109      	bne.n	8003d2e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d1e:	e006      	b.n	8003d2e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
      break;
 8003d24:	e004      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d26:	bf00      	nop
 8003d28:	e002      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d2a:	bf00      	nop
 8003d2c:	e000      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d36:	4b3f      	ldr	r3, [pc, #252]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6819      	ldr	r1, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	430b      	orrs	r3, r1
 8003d4c:	4939      	ldr	r1, [pc, #228]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d167      	bne.n	8003e28 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d58:	4b36      	ldr	r3, [pc, #216]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a35      	ldr	r2, [pc, #212]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d64:	f7fe f8ae 	bl	8001ec4 <HAL_GetTick>
 8003d68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d6a:	e009      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d6c:	f7fe f8aa 	bl	8001ec4 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d902      	bls.n	8003d80 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d7e:	e005      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d80:	4b2c      	ldr	r3, [pc, #176]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1ef      	bne.n	8003d6c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d14a      	bne.n	8003e28 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d111      	bne.n	8003dbc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d98:	4b26      	ldr	r3, [pc, #152]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6892      	ldr	r2, [r2, #8]
 8003da8:	0211      	lsls	r1, r2, #8
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	68d2      	ldr	r2, [r2, #12]
 8003dae:	0912      	lsrs	r2, r2, #4
 8003db0:	0452      	lsls	r2, r2, #17
 8003db2:	430a      	orrs	r2, r1
 8003db4:	491f      	ldr	r1, [pc, #124]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	614b      	str	r3, [r1, #20]
 8003dba:	e011      	b.n	8003de0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003dc4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6892      	ldr	r2, [r2, #8]
 8003dcc:	0211      	lsls	r1, r2, #8
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6912      	ldr	r2, [r2, #16]
 8003dd2:	0852      	lsrs	r2, r2, #1
 8003dd4:	3a01      	subs	r2, #1
 8003dd6:	0652      	lsls	r2, r2, #25
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	4916      	ldr	r1, [pc, #88]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003de0:	4b14      	ldr	r3, [pc, #80]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a13      	ldr	r2, [pc, #76]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dec:	f7fe f86a 	bl	8001ec4 <HAL_GetTick>
 8003df0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003df2:	e009      	b.n	8003e08 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003df4:	f7fe f866 	bl	8001ec4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d902      	bls.n	8003e08 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	73fb      	strb	r3, [r7, #15]
          break;
 8003e06:	e005      	b.n	8003e14 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e08:	4b0a      	ldr	r3, [pc, #40]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ef      	beq.n	8003df4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d106      	bne.n	8003e28 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e1a:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	4904      	ldr	r1, [pc, #16]	@ (8003e34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000

08003e38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e049      	b.n	8003ede <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fd fd4e 	bl	8001900 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f000 ff2c 	bl	8004cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b082      	sub	sp, #8
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e049      	b.n	8003f8c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d106      	bne.n	8003f12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7fd fd41 	bl	8001994 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2202      	movs	r2, #2
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3304      	adds	r3, #4
 8003f22:	4619      	mov	r1, r3
 8003f24:	4610      	mov	r0, r2
 8003f26:	f000 fed5 	bl	8004cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d109      	bne.n	8003fb8 <HAL_TIM_PWM_Start+0x24>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	bf14      	ite	ne
 8003fb0:	2301      	movne	r3, #1
 8003fb2:	2300      	moveq	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e03c      	b.n	8004032 <HAL_TIM_PWM_Start+0x9e>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d109      	bne.n	8003fd2 <HAL_TIM_PWM_Start+0x3e>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	bf14      	ite	ne
 8003fca:	2301      	movne	r3, #1
 8003fcc:	2300      	moveq	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	e02f      	b.n	8004032 <HAL_TIM_PWM_Start+0x9e>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d109      	bne.n	8003fec <HAL_TIM_PWM_Start+0x58>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	e022      	b.n	8004032 <HAL_TIM_PWM_Start+0x9e>
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	2b0c      	cmp	r3, #12
 8003ff0:	d109      	bne.n	8004006 <HAL_TIM_PWM_Start+0x72>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	bf14      	ite	ne
 8003ffe:	2301      	movne	r3, #1
 8004000:	2300      	moveq	r3, #0
 8004002:	b2db      	uxtb	r3, r3
 8004004:	e015      	b.n	8004032 <HAL_TIM_PWM_Start+0x9e>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b10      	cmp	r3, #16
 800400a:	d109      	bne.n	8004020 <HAL_TIM_PWM_Start+0x8c>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	bf14      	ite	ne
 8004018:	2301      	movne	r3, #1
 800401a:	2300      	moveq	r3, #0
 800401c:	b2db      	uxtb	r3, r3
 800401e:	e008      	b.n	8004032 <HAL_TIM_PWM_Start+0x9e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b01      	cmp	r3, #1
 800402a:	bf14      	ite	ne
 800402c:	2301      	movne	r3, #1
 800402e:	2300      	moveq	r3, #0
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e09c      	b.n	8004174 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d104      	bne.n	800404a <HAL_TIM_PWM_Start+0xb6>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004048:	e023      	b.n	8004092 <HAL_TIM_PWM_Start+0xfe>
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b04      	cmp	r3, #4
 800404e:	d104      	bne.n	800405a <HAL_TIM_PWM_Start+0xc6>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004058:	e01b      	b.n	8004092 <HAL_TIM_PWM_Start+0xfe>
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b08      	cmp	r3, #8
 800405e:	d104      	bne.n	800406a <HAL_TIM_PWM_Start+0xd6>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004068:	e013      	b.n	8004092 <HAL_TIM_PWM_Start+0xfe>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b0c      	cmp	r3, #12
 800406e:	d104      	bne.n	800407a <HAL_TIM_PWM_Start+0xe6>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004078:	e00b      	b.n	8004092 <HAL_TIM_PWM_Start+0xfe>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	2b10      	cmp	r3, #16
 800407e:	d104      	bne.n	800408a <HAL_TIM_PWM_Start+0xf6>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004088:	e003      	b.n	8004092 <HAL_TIM_PWM_Start+0xfe>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2202      	movs	r2, #2
 800408e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2201      	movs	r2, #1
 8004098:	6839      	ldr	r1, [r7, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f001 fbce 	bl	800583c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a35      	ldr	r2, [pc, #212]	@ (800417c <HAL_TIM_PWM_Start+0x1e8>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d013      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x13e>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a34      	ldr	r2, [pc, #208]	@ (8004180 <HAL_TIM_PWM_Start+0x1ec>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d00e      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x13e>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a32      	ldr	r2, [pc, #200]	@ (8004184 <HAL_TIM_PWM_Start+0x1f0>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d009      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x13e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a31      	ldr	r2, [pc, #196]	@ (8004188 <HAL_TIM_PWM_Start+0x1f4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d004      	beq.n	80040d2 <HAL_TIM_PWM_Start+0x13e>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a2f      	ldr	r2, [pc, #188]	@ (800418c <HAL_TIM_PWM_Start+0x1f8>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d101      	bne.n	80040d6 <HAL_TIM_PWM_Start+0x142>
 80040d2:	2301      	movs	r3, #1
 80040d4:	e000      	b.n	80040d8 <HAL_TIM_PWM_Start+0x144>
 80040d6:	2300      	movs	r3, #0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a22      	ldr	r2, [pc, #136]	@ (800417c <HAL_TIM_PWM_Start+0x1e8>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d01d      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040fe:	d018      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a22      	ldr	r2, [pc, #136]	@ (8004190 <HAL_TIM_PWM_Start+0x1fc>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a21      	ldr	r2, [pc, #132]	@ (8004194 <HAL_TIM_PWM_Start+0x200>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00e      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a1f      	ldr	r2, [pc, #124]	@ (8004198 <HAL_TIM_PWM_Start+0x204>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d009      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a17      	ldr	r2, [pc, #92]	@ (8004180 <HAL_TIM_PWM_Start+0x1ec>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d004      	beq.n	8004132 <HAL_TIM_PWM_Start+0x19e>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a15      	ldr	r2, [pc, #84]	@ (8004184 <HAL_TIM_PWM_Start+0x1f0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d115      	bne.n	800415e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	4b18      	ldr	r3, [pc, #96]	@ (800419c <HAL_TIM_PWM_Start+0x208>)
 800413a:	4013      	ands	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2b06      	cmp	r3, #6
 8004142:	d015      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1dc>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800414a:	d011      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800415c:	e008      	b.n	8004170 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e000      	b.n	8004172 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004170:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40012c00 	.word	0x40012c00
 8004180:	40013400 	.word	0x40013400
 8004184:	40014000 	.word	0x40014000
 8004188:	40014400 	.word	0x40014400
 800418c:	40014800 	.word	0x40014800
 8004190:	40000400 	.word	0x40000400
 8004194:	40000800 	.word	0x40000800
 8004198:	40000c00 	.word	0x40000c00
 800419c:	00010007 	.word	0x00010007

080041a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e049      	b.n	8004246 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f841 	bl	800424e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3304      	adds	r3, #4
 80041dc:	4619      	mov	r1, r3
 80041de:	4610      	mov	r0, r2
 80041e0:	f000 fd78 	bl	8004cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
	...

08004264 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d104      	bne.n	8004282 <HAL_TIM_IC_Start_IT+0x1e>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800427e:	b2db      	uxtb	r3, r3
 8004280:	e023      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x66>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b04      	cmp	r3, #4
 8004286:	d104      	bne.n	8004292 <HAL_TIM_IC_Start_IT+0x2e>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800428e:	b2db      	uxtb	r3, r3
 8004290:	e01b      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x66>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d104      	bne.n	80042a2 <HAL_TIM_IC_Start_IT+0x3e>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	e013      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x66>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b0c      	cmp	r3, #12
 80042a6:	d104      	bne.n	80042b2 <HAL_TIM_IC_Start_IT+0x4e>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	e00b      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x66>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b10      	cmp	r3, #16
 80042b6:	d104      	bne.n	80042c2 <HAL_TIM_IC_Start_IT+0x5e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	e003      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x66>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d104      	bne.n	80042dc <HAL_TIM_IC_Start_IT+0x78>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	e013      	b.n	8004304 <HAL_TIM_IC_Start_IT+0xa0>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d104      	bne.n	80042ec <HAL_TIM_IC_Start_IT+0x88>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e00b      	b.n	8004304 <HAL_TIM_IC_Start_IT+0xa0>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b08      	cmp	r3, #8
 80042f0:	d104      	bne.n	80042fc <HAL_TIM_IC_Start_IT+0x98>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	e003      	b.n	8004304 <HAL_TIM_IC_Start_IT+0xa0>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004302:	b2db      	uxtb	r3, r3
 8004304:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004306:	7bbb      	ldrb	r3, [r7, #14]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d102      	bne.n	8004312 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800430c:	7b7b      	ldrb	r3, [r7, #13]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d001      	beq.n	8004316 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0dd      	b.n	80044d2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d104      	bne.n	8004326 <HAL_TIM_IC_Start_IT+0xc2>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004324:	e023      	b.n	800436e <HAL_TIM_IC_Start_IT+0x10a>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b04      	cmp	r3, #4
 800432a:	d104      	bne.n	8004336 <HAL_TIM_IC_Start_IT+0xd2>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004334:	e01b      	b.n	800436e <HAL_TIM_IC_Start_IT+0x10a>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b08      	cmp	r3, #8
 800433a:	d104      	bne.n	8004346 <HAL_TIM_IC_Start_IT+0xe2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004344:	e013      	b.n	800436e <HAL_TIM_IC_Start_IT+0x10a>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b0c      	cmp	r3, #12
 800434a:	d104      	bne.n	8004356 <HAL_TIM_IC_Start_IT+0xf2>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004354:	e00b      	b.n	800436e <HAL_TIM_IC_Start_IT+0x10a>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b10      	cmp	r3, #16
 800435a:	d104      	bne.n	8004366 <HAL_TIM_IC_Start_IT+0x102>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004364:	e003      	b.n	800436e <HAL_TIM_IC_Start_IT+0x10a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d104      	bne.n	800437e <HAL_TIM_IC_Start_IT+0x11a>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800437c:	e013      	b.n	80043a6 <HAL_TIM_IC_Start_IT+0x142>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b04      	cmp	r3, #4
 8004382:	d104      	bne.n	800438e <HAL_TIM_IC_Start_IT+0x12a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800438c:	e00b      	b.n	80043a6 <HAL_TIM_IC_Start_IT+0x142>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b08      	cmp	r3, #8
 8004392:	d104      	bne.n	800439e <HAL_TIM_IC_Start_IT+0x13a>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800439c:	e003      	b.n	80043a6 <HAL_TIM_IC_Start_IT+0x142>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2202      	movs	r2, #2
 80043a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b0c      	cmp	r3, #12
 80043aa:	d841      	bhi.n	8004430 <HAL_TIM_IC_Start_IT+0x1cc>
 80043ac:	a201      	add	r2, pc, #4	@ (adr r2, 80043b4 <HAL_TIM_IC_Start_IT+0x150>)
 80043ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b2:	bf00      	nop
 80043b4:	080043e9 	.word	0x080043e9
 80043b8:	08004431 	.word	0x08004431
 80043bc:	08004431 	.word	0x08004431
 80043c0:	08004431 	.word	0x08004431
 80043c4:	080043fb 	.word	0x080043fb
 80043c8:	08004431 	.word	0x08004431
 80043cc:	08004431 	.word	0x08004431
 80043d0:	08004431 	.word	0x08004431
 80043d4:	0800440d 	.word	0x0800440d
 80043d8:	08004431 	.word	0x08004431
 80043dc:	08004431 	.word	0x08004431
 80043e0:	08004431 	.word	0x08004431
 80043e4:	0800441f 	.word	0x0800441f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68da      	ldr	r2, [r3, #12]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f042 0202 	orr.w	r2, r2, #2
 80043f6:	60da      	str	r2, [r3, #12]
      break;
 80043f8:	e01d      	b.n	8004436 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f042 0204 	orr.w	r2, r2, #4
 8004408:	60da      	str	r2, [r3, #12]
      break;
 800440a:	e014      	b.n	8004436 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0208 	orr.w	r2, r2, #8
 800441a:	60da      	str	r2, [r3, #12]
      break;
 800441c:	e00b      	b.n	8004436 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0210 	orr.w	r2, r2, #16
 800442c:	60da      	str	r2, [r3, #12]
      break;
 800442e:	e002      	b.n	8004436 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	73fb      	strb	r3, [r7, #15]
      break;
 8004434:	bf00      	nop
  }

  if (status == HAL_OK)
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d149      	bne.n	80044d0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2201      	movs	r2, #1
 8004442:	6839      	ldr	r1, [r7, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f001 f9f9 	bl	800583c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a23      	ldr	r2, [pc, #140]	@ (80044dc <HAL_TIM_IC_Start_IT+0x278>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d01d      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800445c:	d018      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a1f      	ldr	r2, [pc, #124]	@ (80044e0 <HAL_TIM_IC_Start_IT+0x27c>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d013      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a1d      	ldr	r2, [pc, #116]	@ (80044e4 <HAL_TIM_IC_Start_IT+0x280>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00e      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a1c      	ldr	r2, [pc, #112]	@ (80044e8 <HAL_TIM_IC_Start_IT+0x284>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d009      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1a      	ldr	r2, [pc, #104]	@ (80044ec <HAL_TIM_IC_Start_IT+0x288>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d004      	beq.n	8004490 <HAL_TIM_IC_Start_IT+0x22c>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a19      	ldr	r2, [pc, #100]	@ (80044f0 <HAL_TIM_IC_Start_IT+0x28c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d115      	bne.n	80044bc <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	4b17      	ldr	r3, [pc, #92]	@ (80044f4 <HAL_TIM_IC_Start_IT+0x290>)
 8004498:	4013      	ands	r3, r2
 800449a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b06      	cmp	r3, #6
 80044a0:	d015      	beq.n	80044ce <HAL_TIM_IC_Start_IT+0x26a>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a8:	d011      	beq.n	80044ce <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 0201 	orr.w	r2, r2, #1
 80044b8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ba:	e008      	b.n	80044ce <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	e000      	b.n	80044d0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40012c00 	.word	0x40012c00
 80044e0:	40000400 	.word	0x40000400
 80044e4:	40000800 	.word	0x40000800
 80044e8:	40000c00 	.word	0x40000c00
 80044ec:	40013400 	.word	0x40013400
 80044f0:	40014000 	.word	0x40014000
 80044f4:	00010007 	.word	0x00010007

080044f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d020      	beq.n	800455c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01b      	beq.n	800455c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0202 	mvn.w	r2, #2
 800452c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fd f91e 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
 8004548:	e005      	b.n	8004556 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fba4 	bl	8004c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fbab 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01b      	beq.n	80045a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0204 	mvn.w	r2, #4
 8004578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2202      	movs	r2, #2
 800457e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7fd f8f8 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
 8004594:	e005      	b.n	80045a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fb7e 	bl	8004c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 fb85 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d020      	beq.n	80045f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01b      	beq.n	80045f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0208 	mvn.w	r2, #8
 80045c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2204      	movs	r2, #4
 80045ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fd f8d2 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
 80045e0:	e005      	b.n	80045ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 fb58 	bl	8004c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 fb5f 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d020      	beq.n	8004640 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01b      	beq.n	8004640 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0210 	mvn.w	r2, #16
 8004610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2208      	movs	r2, #8
 8004616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7fd f8ac 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
 800462c:	e005      	b.n	800463a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 fb32 	bl	8004c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fb39 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00c      	beq.n	8004664 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d007      	beq.n	8004664 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0201 	mvn.w	r2, #1
 800465c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fb10 	bl	8004c84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800466a:	2b00      	cmp	r3, #0
 800466c:	d104      	bne.n	8004678 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00c      	beq.n	8004692 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467e:	2b00      	cmp	r3, #0
 8004680:	d007      	beq.n	8004692 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800468a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f001 f98d 	bl	80059ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00c      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d007      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80046ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f001 f985 	bl	80059c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00c      	beq.n	80046da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d007      	beq.n	80046da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 faf3 	bl	8004cc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00c      	beq.n	80046fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d007      	beq.n	80046fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f06f 0220 	mvn.w	r2, #32
 80046f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f001 f94d 	bl	8005998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046fe:	bf00      	nop
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b086      	sub	sp, #24
 800470a:	af00      	add	r7, sp, #0
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004720:	2302      	movs	r3, #2
 8004722:	e088      	b.n	8004836 <HAL_TIM_IC_ConfigChannel+0x130>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d11b      	bne.n	800476a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004742:	f000 fe43 	bl	80053cc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	699a      	ldr	r2, [r3, #24]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 020c 	bic.w	r2, r2, #12
 8004754:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6999      	ldr	r1, [r3, #24]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	430a      	orrs	r2, r1
 8004766:	619a      	str	r2, [r3, #24]
 8004768:	e060      	b.n	800482c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2b04      	cmp	r3, #4
 800476e:	d11c      	bne.n	80047aa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004780:	f000 ff04 	bl	800558c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	699a      	ldr	r2, [r3, #24]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004792:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6999      	ldr	r1, [r3, #24]
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	021a      	lsls	r2, r3, #8
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	619a      	str	r2, [r3, #24]
 80047a8:	e040      	b.n	800482c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d11b      	bne.n	80047e8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80047c0:	f000 ff76 	bl	80056b0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69da      	ldr	r2, [r3, #28]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 020c 	bic.w	r2, r2, #12
 80047d2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	69d9      	ldr	r1, [r3, #28]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	689a      	ldr	r2, [r3, #8]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	61da      	str	r2, [r3, #28]
 80047e6:	e021      	b.n	800482c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b0c      	cmp	r3, #12
 80047ec:	d11c      	bne.n	8004828 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80047fe:	f000 ffa5 	bl	800574c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	69da      	ldr	r2, [r3, #28]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004810:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69d9      	ldr	r1, [r3, #28]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	021a      	lsls	r2, r3, #8
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	61da      	str	r2, [r3, #28]
 8004826:	e001      	b.n	800482c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004834:	7dfb      	ldrb	r3, [r7, #23]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
	...

08004840 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800485a:	2302      	movs	r3, #2
 800485c:	e0ff      	b.n	8004a5e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b14      	cmp	r3, #20
 800486a:	f200 80f0 	bhi.w	8004a4e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800486e:	a201      	add	r2, pc, #4	@ (adr r2, 8004874 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004874:	080048c9 	.word	0x080048c9
 8004878:	08004a4f 	.word	0x08004a4f
 800487c:	08004a4f 	.word	0x08004a4f
 8004880:	08004a4f 	.word	0x08004a4f
 8004884:	08004909 	.word	0x08004909
 8004888:	08004a4f 	.word	0x08004a4f
 800488c:	08004a4f 	.word	0x08004a4f
 8004890:	08004a4f 	.word	0x08004a4f
 8004894:	0800494b 	.word	0x0800494b
 8004898:	08004a4f 	.word	0x08004a4f
 800489c:	08004a4f 	.word	0x08004a4f
 80048a0:	08004a4f 	.word	0x08004a4f
 80048a4:	0800498b 	.word	0x0800498b
 80048a8:	08004a4f 	.word	0x08004a4f
 80048ac:	08004a4f 	.word	0x08004a4f
 80048b0:	08004a4f 	.word	0x08004a4f
 80048b4:	080049cd 	.word	0x080049cd
 80048b8:	08004a4f 	.word	0x08004a4f
 80048bc:	08004a4f 	.word	0x08004a4f
 80048c0:	08004a4f 	.word	0x08004a4f
 80048c4:	08004a0d 	.word	0x08004a0d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68b9      	ldr	r1, [r7, #8]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 faa0 	bl	8004e14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	699a      	ldr	r2, [r3, #24]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0208 	orr.w	r2, r2, #8
 80048e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	699a      	ldr	r2, [r3, #24]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0204 	bic.w	r2, r2, #4
 80048f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6999      	ldr	r1, [r3, #24]
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	691a      	ldr	r2, [r3, #16]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	619a      	str	r2, [r3, #24]
      break;
 8004906:	e0a5      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68b9      	ldr	r1, [r7, #8]
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fb12 	bl	8004f38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699a      	ldr	r2, [r3, #24]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004922:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	699a      	ldr	r2, [r3, #24]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004932:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6999      	ldr	r1, [r3, #24]
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	021a      	lsls	r2, r3, #8
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	619a      	str	r2, [r3, #24]
      break;
 8004948:	e084      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68b9      	ldr	r1, [r7, #8]
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fb7d 	bl	8005050 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69da      	ldr	r2, [r3, #28]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0208 	orr.w	r2, r2, #8
 8004964:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69da      	ldr	r2, [r3, #28]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0204 	bic.w	r2, r2, #4
 8004974:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69d9      	ldr	r1, [r3, #28]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	691a      	ldr	r2, [r3, #16]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	61da      	str	r2, [r3, #28]
      break;
 8004988:	e064      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	4618      	mov	r0, r3
 8004992:	f000 fbe7 	bl	8005164 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	69da      	ldr	r2, [r3, #28]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69d9      	ldr	r1, [r3, #28]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	021a      	lsls	r2, r3, #8
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	61da      	str	r2, [r3, #28]
      break;
 80049ca:	e043      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 fc30 	bl	8005238 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0208 	orr.w	r2, r2, #8
 80049e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0204 	bic.w	r2, r2, #4
 80049f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	691a      	ldr	r2, [r3, #16]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004a0a:	e023      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68b9      	ldr	r1, [r7, #8]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fc74 	bl	8005300 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a26:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a36:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	021a      	lsls	r2, r3, #8
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004a4c:	e002      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	75fb      	strb	r3, [r7, #23]
      break;
 8004a52:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3718      	adds	r7, #24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop

08004a68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_TIM_ConfigClockSource+0x1c>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e0b6      	b.n	8004bf2 <HAL_TIM_ConfigClockSource+0x18a>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004aa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004aae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac0:	d03e      	beq.n	8004b40 <HAL_TIM_ConfigClockSource+0xd8>
 8004ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac6:	f200 8087 	bhi.w	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ace:	f000 8086 	beq.w	8004bde <HAL_TIM_ConfigClockSource+0x176>
 8004ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad6:	d87f      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004ad8:	2b70      	cmp	r3, #112	@ 0x70
 8004ada:	d01a      	beq.n	8004b12 <HAL_TIM_ConfigClockSource+0xaa>
 8004adc:	2b70      	cmp	r3, #112	@ 0x70
 8004ade:	d87b      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004ae0:	2b60      	cmp	r3, #96	@ 0x60
 8004ae2:	d050      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x11e>
 8004ae4:	2b60      	cmp	r3, #96	@ 0x60
 8004ae6:	d877      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004ae8:	2b50      	cmp	r3, #80	@ 0x50
 8004aea:	d03c      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0xfe>
 8004aec:	2b50      	cmp	r3, #80	@ 0x50
 8004aee:	d873      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004af0:	2b40      	cmp	r3, #64	@ 0x40
 8004af2:	d058      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x13e>
 8004af4:	2b40      	cmp	r3, #64	@ 0x40
 8004af6:	d86f      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004af8:	2b30      	cmp	r3, #48	@ 0x30
 8004afa:	d064      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0x15e>
 8004afc:	2b30      	cmp	r3, #48	@ 0x30
 8004afe:	d86b      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d060      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0x15e>
 8004b04:	2b20      	cmp	r3, #32
 8004b06:	d867      	bhi.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d05c      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0x15e>
 8004b0c:	2b10      	cmp	r3, #16
 8004b0e:	d05a      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0x15e>
 8004b10:	e062      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b22:	f000 fe6b 	bl	80057fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	609a      	str	r2, [r3, #8]
      break;
 8004b3e:	e04f      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b50:	f000 fe54 	bl	80057fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689a      	ldr	r2, [r3, #8]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b62:	609a      	str	r2, [r3, #8]
      break;
 8004b64:	e03c      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b72:	461a      	mov	r2, r3
 8004b74:	f000 fcb6 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2150      	movs	r1, #80	@ 0x50
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fe21 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8004b84:	e02c      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b92:	461a      	mov	r2, r3
 8004b94:	f000 fd4a 	bl	800562c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2160      	movs	r1, #96	@ 0x60
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 fe11 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8004ba4:	e01c      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f000 fc96 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2140      	movs	r1, #64	@ 0x40
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fe01 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8004bc4:	e00c      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	f000 fdf8 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8004bd6:	e003      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	73fb      	strb	r3, [r7, #15]
      break;
 8004bdc:	e000      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004bde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
	...

08004bfc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b0c      	cmp	r3, #12
 8004c0e:	d831      	bhi.n	8004c74 <HAL_TIM_ReadCapturedValue+0x78>
 8004c10:	a201      	add	r2, pc, #4	@ (adr r2, 8004c18 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c16:	bf00      	nop
 8004c18:	08004c4d 	.word	0x08004c4d
 8004c1c:	08004c75 	.word	0x08004c75
 8004c20:	08004c75 	.word	0x08004c75
 8004c24:	08004c75 	.word	0x08004c75
 8004c28:	08004c57 	.word	0x08004c57
 8004c2c:	08004c75 	.word	0x08004c75
 8004c30:	08004c75 	.word	0x08004c75
 8004c34:	08004c75 	.word	0x08004c75
 8004c38:	08004c61 	.word	0x08004c61
 8004c3c:	08004c75 	.word	0x08004c75
 8004c40:	08004c75 	.word	0x08004c75
 8004c44:	08004c75 	.word	0x08004c75
 8004c48:	08004c6b 	.word	0x08004c6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c52:	60fb      	str	r3, [r7, #12]

      break;
 8004c54:	e00f      	b.n	8004c76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	60fb      	str	r3, [r7, #12]

      break;
 8004c5e:	e00a      	b.n	8004c76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c66:	60fb      	str	r3, [r7, #12]

      break;
 8004c68:	e005      	b.n	8004c76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c70:	60fb      	str	r3, [r7, #12]

      break;
 8004c72:	e000      	b.n	8004c76 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004c74:	bf00      	nop
  }

  return tmpreg;
 8004c76:	68fb      	ldr	r3, [r7, #12]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a43      	ldr	r2, [pc, #268]	@ (8004df4 <TIM_Base_SetConfig+0x120>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d013      	beq.n	8004d14 <TIM_Base_SetConfig+0x40>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cf2:	d00f      	beq.n	8004d14 <TIM_Base_SetConfig+0x40>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a40      	ldr	r2, [pc, #256]	@ (8004df8 <TIM_Base_SetConfig+0x124>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d00b      	beq.n	8004d14 <TIM_Base_SetConfig+0x40>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a3f      	ldr	r2, [pc, #252]	@ (8004dfc <TIM_Base_SetConfig+0x128>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d007      	beq.n	8004d14 <TIM_Base_SetConfig+0x40>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a3e      	ldr	r2, [pc, #248]	@ (8004e00 <TIM_Base_SetConfig+0x12c>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d003      	beq.n	8004d14 <TIM_Base_SetConfig+0x40>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a3d      	ldr	r2, [pc, #244]	@ (8004e04 <TIM_Base_SetConfig+0x130>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d108      	bne.n	8004d26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a32      	ldr	r2, [pc, #200]	@ (8004df4 <TIM_Base_SetConfig+0x120>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d01f      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d34:	d01b      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a2f      	ldr	r2, [pc, #188]	@ (8004df8 <TIM_Base_SetConfig+0x124>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d017      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a2e      	ldr	r2, [pc, #184]	@ (8004dfc <TIM_Base_SetConfig+0x128>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d013      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a2d      	ldr	r2, [pc, #180]	@ (8004e00 <TIM_Base_SetConfig+0x12c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00f      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a2c      	ldr	r2, [pc, #176]	@ (8004e04 <TIM_Base_SetConfig+0x130>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00b      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a2b      	ldr	r2, [pc, #172]	@ (8004e08 <TIM_Base_SetConfig+0x134>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d007      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a2a      	ldr	r2, [pc, #168]	@ (8004e0c <TIM_Base_SetConfig+0x138>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d003      	beq.n	8004d6e <TIM_Base_SetConfig+0x9a>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a29      	ldr	r2, [pc, #164]	@ (8004e10 <TIM_Base_SetConfig+0x13c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d108      	bne.n	8004d80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	689a      	ldr	r2, [r3, #8]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a14      	ldr	r2, [pc, #80]	@ (8004df4 <TIM_Base_SetConfig+0x120>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d00f      	beq.n	8004dc6 <TIM_Base_SetConfig+0xf2>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a16      	ldr	r2, [pc, #88]	@ (8004e04 <TIM_Base_SetConfig+0x130>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d00b      	beq.n	8004dc6 <TIM_Base_SetConfig+0xf2>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a15      	ldr	r2, [pc, #84]	@ (8004e08 <TIM_Base_SetConfig+0x134>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d007      	beq.n	8004dc6 <TIM_Base_SetConfig+0xf2>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a14      	ldr	r2, [pc, #80]	@ (8004e0c <TIM_Base_SetConfig+0x138>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d003      	beq.n	8004dc6 <TIM_Base_SetConfig+0xf2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a13      	ldr	r2, [pc, #76]	@ (8004e10 <TIM_Base_SetConfig+0x13c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d103      	bne.n	8004dce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	691a      	ldr	r2, [r3, #16]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f043 0204 	orr.w	r2, r3, #4
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	601a      	str	r2, [r3, #0]
}
 8004de6:	bf00      	nop
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40012c00 	.word	0x40012c00
 8004df8:	40000400 	.word	0x40000400
 8004dfc:	40000800 	.word	0x40000800
 8004e00:	40000c00 	.word	0x40000c00
 8004e04:	40013400 	.word	0x40013400
 8004e08:	40014000 	.word	0x40014000
 8004e0c:	40014400 	.word	0x40014400
 8004e10:	40014800 	.word	0x40014800

08004e14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f023 0201 	bic.w	r2, r3, #1
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f023 0303 	bic.w	r3, r3, #3
 8004e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	f023 0302 	bic.w	r3, r3, #2
 8004e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a2d      	ldr	r2, [pc, #180]	@ (8004f24 <TIM_OC1_SetConfig+0x110>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00f      	beq.n	8004e94 <TIM_OC1_SetConfig+0x80>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a2c      	ldr	r2, [pc, #176]	@ (8004f28 <TIM_OC1_SetConfig+0x114>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00b      	beq.n	8004e94 <TIM_OC1_SetConfig+0x80>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8004f2c <TIM_OC1_SetConfig+0x118>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d007      	beq.n	8004e94 <TIM_OC1_SetConfig+0x80>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a2a      	ldr	r2, [pc, #168]	@ (8004f30 <TIM_OC1_SetConfig+0x11c>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d003      	beq.n	8004e94 <TIM_OC1_SetConfig+0x80>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a29      	ldr	r2, [pc, #164]	@ (8004f34 <TIM_OC1_SetConfig+0x120>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d10e      	bne.n	8004eb2 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f023 0204 	bic.w	r2, r3, #4
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f023 0308 	bic.w	r3, r3, #8
 8004ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f24 <TIM_OC1_SetConfig+0x110>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00f      	beq.n	8004eda <TIM_OC1_SetConfig+0xc6>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a1a      	ldr	r2, [pc, #104]	@ (8004f28 <TIM_OC1_SetConfig+0x114>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d00b      	beq.n	8004eda <TIM_OC1_SetConfig+0xc6>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a19      	ldr	r2, [pc, #100]	@ (8004f2c <TIM_OC1_SetConfig+0x118>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d007      	beq.n	8004eda <TIM_OC1_SetConfig+0xc6>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a18      	ldr	r2, [pc, #96]	@ (8004f30 <TIM_OC1_SetConfig+0x11c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d003      	beq.n	8004eda <TIM_OC1_SetConfig+0xc6>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a17      	ldr	r2, [pc, #92]	@ (8004f34 <TIM_OC1_SetConfig+0x120>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d111      	bne.n	8004efe <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	bf00      	nop
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	40012c00 	.word	0x40012c00
 8004f28:	40013400 	.word	0x40013400
 8004f2c:	40014000 	.word	0x40014000
 8004f30:	40014400 	.word	0x40014400
 8004f34:	40014800 	.word	0x40014800

08004f38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	f023 0210 	bic.w	r2, r3, #16
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f023 0320 	bic.w	r3, r3, #32
 8004f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	011b      	lsls	r3, r3, #4
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a29      	ldr	r2, [pc, #164]	@ (800503c <TIM_OC2_SetConfig+0x104>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d003      	beq.n	8004fa4 <TIM_OC2_SetConfig+0x6c>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a28      	ldr	r2, [pc, #160]	@ (8005040 <TIM_OC2_SetConfig+0x108>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d10f      	bne.n	8004fc4 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800503c <TIM_OC2_SetConfig+0x104>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d00f      	beq.n	8004fec <TIM_OC2_SetConfig+0xb4>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a1c      	ldr	r2, [pc, #112]	@ (8005040 <TIM_OC2_SetConfig+0x108>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00b      	beq.n	8004fec <TIM_OC2_SetConfig+0xb4>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005044 <TIM_OC2_SetConfig+0x10c>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d007      	beq.n	8004fec <TIM_OC2_SetConfig+0xb4>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1a      	ldr	r2, [pc, #104]	@ (8005048 <TIM_OC2_SetConfig+0x110>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d003      	beq.n	8004fec <TIM_OC2_SetConfig+0xb4>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a19      	ldr	r2, [pc, #100]	@ (800504c <TIM_OC2_SetConfig+0x114>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d113      	bne.n	8005014 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ff2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	621a      	str	r2, [r3, #32]
}
 800502e:	bf00      	nop
 8005030:	371c      	adds	r7, #28
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40013400 	.word	0x40013400
 8005044:	40014000 	.word	0x40014000
 8005048:	40014400 	.word	0x40014400
 800504c:	40014800 	.word	0x40014800

08005050 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0303 	bic.w	r3, r3, #3
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800509c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a28      	ldr	r2, [pc, #160]	@ (8005150 <TIM_OC3_SetConfig+0x100>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_OC3_SetConfig+0x6a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a27      	ldr	r2, [pc, #156]	@ (8005154 <TIM_OC3_SetConfig+0x104>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d10f      	bne.n	80050da <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	021b      	lsls	r3, r3, #8
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a1c      	ldr	r2, [pc, #112]	@ (8005150 <TIM_OC3_SetConfig+0x100>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d00f      	beq.n	8005102 <TIM_OC3_SetConfig+0xb2>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005154 <TIM_OC3_SetConfig+0x104>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00b      	beq.n	8005102 <TIM_OC3_SetConfig+0xb2>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005158 <TIM_OC3_SetConfig+0x108>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <TIM_OC3_SetConfig+0xb2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a19      	ldr	r2, [pc, #100]	@ (800515c <TIM_OC3_SetConfig+0x10c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_OC3_SetConfig+0xb2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a18      	ldr	r2, [pc, #96]	@ (8005160 <TIM_OC3_SetConfig+0x110>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d113      	bne.n	800512a <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	011b      	lsls	r3, r3, #4
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4313      	orrs	r3, r2
 800511c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	621a      	str	r2, [r3, #32]
}
 8005144:	bf00      	nop
 8005146:	371c      	adds	r7, #28
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr
 8005150:	40012c00 	.word	0x40012c00
 8005154:	40013400 	.word	0x40013400
 8005158:	40014000 	.word	0x40014000
 800515c:	40014400 	.word	0x40014400
 8005160:	40014800 	.word	0x40014800

08005164 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800519e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	021b      	lsls	r3, r3, #8
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	031b      	lsls	r3, r3, #12
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a18      	ldr	r2, [pc, #96]	@ (8005224 <TIM_OC4_SetConfig+0xc0>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d00f      	beq.n	80051e8 <TIM_OC4_SetConfig+0x84>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a17      	ldr	r2, [pc, #92]	@ (8005228 <TIM_OC4_SetConfig+0xc4>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d00b      	beq.n	80051e8 <TIM_OC4_SetConfig+0x84>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a16      	ldr	r2, [pc, #88]	@ (800522c <TIM_OC4_SetConfig+0xc8>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d007      	beq.n	80051e8 <TIM_OC4_SetConfig+0x84>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a15      	ldr	r2, [pc, #84]	@ (8005230 <TIM_OC4_SetConfig+0xcc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d003      	beq.n	80051e8 <TIM_OC4_SetConfig+0x84>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a14      	ldr	r2, [pc, #80]	@ (8005234 <TIM_OC4_SetConfig+0xd0>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d109      	bne.n	80051fc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	019b      	lsls	r3, r3, #6
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	621a      	str	r2, [r3, #32]
}
 8005216:	bf00      	nop
 8005218:	371c      	adds	r7, #28
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	40012c00 	.word	0x40012c00
 8005228:	40013400 	.word	0x40013400
 800522c:	40014000 	.word	0x40014000
 8005230:	40014400 	.word	0x40014400
 8005234:	40014800 	.word	0x40014800

08005238 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800526a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800527c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	041b      	lsls	r3, r3, #16
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	4313      	orrs	r3, r2
 8005288:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a17      	ldr	r2, [pc, #92]	@ (80052ec <TIM_OC5_SetConfig+0xb4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d00f      	beq.n	80052b2 <TIM_OC5_SetConfig+0x7a>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a16      	ldr	r2, [pc, #88]	@ (80052f0 <TIM_OC5_SetConfig+0xb8>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00b      	beq.n	80052b2 <TIM_OC5_SetConfig+0x7a>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a15      	ldr	r2, [pc, #84]	@ (80052f4 <TIM_OC5_SetConfig+0xbc>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d007      	beq.n	80052b2 <TIM_OC5_SetConfig+0x7a>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a14      	ldr	r2, [pc, #80]	@ (80052f8 <TIM_OC5_SetConfig+0xc0>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d003      	beq.n	80052b2 <TIM_OC5_SetConfig+0x7a>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a13      	ldr	r2, [pc, #76]	@ (80052fc <TIM_OC5_SetConfig+0xc4>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d109      	bne.n	80052c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	021b      	lsls	r3, r3, #8
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	621a      	str	r2, [r3, #32]
}
 80052e0:	bf00      	nop
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	40012c00 	.word	0x40012c00
 80052f0:	40013400 	.word	0x40013400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40014400 	.word	0x40014400
 80052fc:	40014800 	.word	0x40014800

08005300 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800532e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	021b      	lsls	r3, r3, #8
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	051b      	lsls	r3, r3, #20
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	4313      	orrs	r3, r2
 8005352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a18      	ldr	r2, [pc, #96]	@ (80053b8 <TIM_OC6_SetConfig+0xb8>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00f      	beq.n	800537c <TIM_OC6_SetConfig+0x7c>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a17      	ldr	r2, [pc, #92]	@ (80053bc <TIM_OC6_SetConfig+0xbc>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00b      	beq.n	800537c <TIM_OC6_SetConfig+0x7c>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a16      	ldr	r2, [pc, #88]	@ (80053c0 <TIM_OC6_SetConfig+0xc0>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d007      	beq.n	800537c <TIM_OC6_SetConfig+0x7c>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a15      	ldr	r2, [pc, #84]	@ (80053c4 <TIM_OC6_SetConfig+0xc4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d003      	beq.n	800537c <TIM_OC6_SetConfig+0x7c>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a14      	ldr	r2, [pc, #80]	@ (80053c8 <TIM_OC6_SetConfig+0xc8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d109      	bne.n	8005390 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005382:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	029b      	lsls	r3, r3, #10
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	621a      	str	r2, [r3, #32]
}
 80053aa:	bf00      	nop
 80053ac:	371c      	adds	r7, #28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40013400 	.word	0x40013400
 80053c0:	40014000 	.word	0x40014000
 80053c4:	40014400 	.word	0x40014400
 80053c8:	40014800 	.word	0x40014800

080053cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f023 0201 	bic.w	r2, r3, #1
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4a35      	ldr	r2, [pc, #212]	@ (80054c4 <TIM_TI1_SetConfig+0xf8>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d00f      	beq.n	8005414 <TIM_TI1_SetConfig+0x48>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4a34      	ldr	r2, [pc, #208]	@ (80054c8 <TIM_TI1_SetConfig+0xfc>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d00b      	beq.n	8005414 <TIM_TI1_SetConfig+0x48>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4a33      	ldr	r2, [pc, #204]	@ (80054cc <TIM_TI1_SetConfig+0x100>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d007      	beq.n	8005414 <TIM_TI1_SetConfig+0x48>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4a32      	ldr	r2, [pc, #200]	@ (80054d0 <TIM_TI1_SetConfig+0x104>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d003      	beq.n	8005414 <TIM_TI1_SetConfig+0x48>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	4a31      	ldr	r2, [pc, #196]	@ (80054d4 <TIM_TI1_SetConfig+0x108>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d105      	bne.n	8005420 <TIM_TI1_SetConfig+0x54>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	f023 0204 	bic.w	r2, r3, #4
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	4a26      	ldr	r2, [pc, #152]	@ (80054c4 <TIM_TI1_SetConfig+0xf8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d017      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005434:	d013      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4a27      	ldr	r2, [pc, #156]	@ (80054d8 <TIM_TI1_SetConfig+0x10c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00f      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a26      	ldr	r2, [pc, #152]	@ (80054dc <TIM_TI1_SetConfig+0x110>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00b      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4a25      	ldr	r2, [pc, #148]	@ (80054e0 <TIM_TI1_SetConfig+0x114>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d007      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	4a1d      	ldr	r2, [pc, #116]	@ (80054c8 <TIM_TI1_SetConfig+0xfc>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d003      	beq.n	800545e <TIM_TI1_SetConfig+0x92>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4a1c      	ldr	r2, [pc, #112]	@ (80054cc <TIM_TI1_SetConfig+0x100>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d101      	bne.n	8005462 <TIM_TI1_SetConfig+0x96>
 800545e:	2301      	movs	r3, #1
 8005460:	e000      	b.n	8005464 <TIM_TI1_SetConfig+0x98>
 8005462:	2300      	movs	r3, #0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d008      	beq.n	800547a <TIM_TI1_SetConfig+0xae>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4313      	orrs	r3, r2
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	e003      	b.n	8005482 <TIM_TI1_SetConfig+0xb6>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f043 0301 	orr.w	r3, r3, #1
 8005480:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005488:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	b2db      	uxtb	r3, r3
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	4313      	orrs	r3, r2
 8005494:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f023 030a 	bic.w	r3, r3, #10
 800549c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f003 030a 	and.w	r3, r3, #10
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	621a      	str	r2, [r3, #32]
}
 80054b6:	bf00      	nop
 80054b8:	371c      	adds	r7, #28
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	40012c00 	.word	0x40012c00
 80054c8:	40013400 	.word	0x40013400
 80054cc:	40014000 	.word	0x40014000
 80054d0:	40014400 	.word	0x40014400
 80054d4:	40014800 	.word	0x40014800
 80054d8:	40000400 	.word	0x40000400
 80054dc:	40000800 	.word	0x40000800
 80054e0:	40000c00 	.word	0x40000c00

080054e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	f023 0201 	bic.w	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4a1c      	ldr	r2, [pc, #112]	@ (8005578 <TIM_TI1_ConfigInputStage+0x94>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00f      	beq.n	800552a <TIM_TI1_ConfigInputStage+0x46>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	4a1b      	ldr	r2, [pc, #108]	@ (800557c <TIM_TI1_ConfigInputStage+0x98>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d00b      	beq.n	800552a <TIM_TI1_ConfigInputStage+0x46>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4a1a      	ldr	r2, [pc, #104]	@ (8005580 <TIM_TI1_ConfigInputStage+0x9c>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d007      	beq.n	800552a <TIM_TI1_ConfigInputStage+0x46>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	4a19      	ldr	r2, [pc, #100]	@ (8005584 <TIM_TI1_ConfigInputStage+0xa0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d003      	beq.n	800552a <TIM_TI1_ConfigInputStage+0x46>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	4a18      	ldr	r2, [pc, #96]	@ (8005588 <TIM_TI1_ConfigInputStage+0xa4>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d105      	bne.n	8005536 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f023 0204 	bic.w	r2, r3, #4
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 030a 	bic.w	r3, r3, #10
 8005554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	621a      	str	r2, [r3, #32]
}
 800556a:	bf00      	nop
 800556c:	371c      	adds	r7, #28
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	40012c00 	.word	0x40012c00
 800557c:	40013400 	.word	0x40013400
 8005580:	40014000 	.word	0x40014000
 8005584:	40014400 	.word	0x40014400
 8005588:	40014800 	.word	0x40014800

0800558c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
 8005598:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f023 0210 	bic.w	r2, r3, #16
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005624 <TIM_TI2_SetConfig+0x98>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d003      	beq.n	80055bc <TIM_TI2_SetConfig+0x30>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005628 <TIM_TI2_SetConfig+0x9c>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d105      	bne.n	80055c8 <TIM_TI2_SetConfig+0x3c>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	021b      	lsls	r3, r3, #8
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4313      	orrs	r3, r2
 80055de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	031b      	lsls	r3, r3, #12
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055fa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	011b      	lsls	r3, r3, #4
 8005600:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	621a      	str	r2, [r3, #32]
}
 8005616:	bf00      	nop
 8005618:	371c      	adds	r7, #28
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40012c00 	.word	0x40012c00
 8005628:	40013400 	.word	0x40013400

0800562c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	f023 0210 	bic.w	r2, r3, #16
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4a16      	ldr	r2, [pc, #88]	@ (80056a8 <TIM_TI2_ConfigInputStage+0x7c>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d003      	beq.n	800565a <TIM_TI2_ConfigInputStage+0x2e>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <TIM_TI2_ConfigInputStage+0x80>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d105      	bne.n	8005666 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	031b      	lsls	r3, r3, #12
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	4313      	orrs	r3, r2
 800567c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005684:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	4313      	orrs	r3, r2
 800568e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	621a      	str	r2, [r3, #32]
}
 800569c:	bf00      	nop
 800569e:	371c      	adds	r7, #28
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr
 80056a8:	40012c00 	.word	0x40012c00
 80056ac:	40013400 	.word	0x40013400

080056b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005744 <TIM_TI3_SetConfig+0x94>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d003      	beq.n	80056e0 <TIM_TI3_SetConfig+0x30>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4a1b      	ldr	r2, [pc, #108]	@ (8005748 <TIM_TI3_SetConfig+0x98>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d105      	bne.n	80056ec <TIM_TI3_SetConfig+0x3c>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f023 0303 	bic.w	r3, r3, #3
 80056f8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005708:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	011b      	lsls	r3, r3, #4
 800570e:	b2db      	uxtb	r3, r3
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	4313      	orrs	r3, r2
 8005714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800571c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	021b      	lsls	r3, r3, #8
 8005722:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	621a      	str	r2, [r3, #32]
}
 8005738:	bf00      	nop
 800573a:	371c      	adds	r7, #28
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr
 8005744:	40012c00 	.word	0x40012c00
 8005748:	40013400 	.word	0x40013400

0800574c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005778:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	4313      	orrs	r3, r2
 8005782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800578a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	031b      	lsls	r3, r3, #12
 8005790:	b29b      	uxth	r3, r3
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800579e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	031b      	lsls	r3, r3, #12
 80057a4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b085      	sub	sp, #20
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
 80057ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f043 0307 	orr.w	r3, r3, #7
 80057e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	609a      	str	r2, [r3, #8]
}
 80057f0:	bf00      	nop
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
 8005808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	021a      	lsls	r2, r3, #8
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	431a      	orrs	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4313      	orrs	r3, r2
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	4313      	orrs	r3, r2
 8005828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	609a      	str	r2, [r3, #8]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 031f 	and.w	r3, r3, #31
 800584e:	2201      	movs	r2, #1
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a1a      	ldr	r2, [r3, #32]
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	43db      	mvns	r3, r3
 800585e:	401a      	ands	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6a1a      	ldr	r2, [r3, #32]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 031f 	and.w	r3, r3, #31
 800586e:	6879      	ldr	r1, [r7, #4]
 8005870:	fa01 f303 	lsl.w	r3, r1, r3
 8005874:	431a      	orrs	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	621a      	str	r2, [r3, #32]
}
 800587a:	bf00      	nop
 800587c:	371c      	adds	r7, #28
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800589c:	2302      	movs	r3, #2
 800589e:	e068      	b.n	8005972 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005980 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d004      	beq.n	80058d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005984 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d108      	bne.n	80058e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80058da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a1e      	ldr	r2, [pc, #120]	@ (8005980 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d01d      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005912:	d018      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1b      	ldr	r2, [pc, #108]	@ (8005988 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d013      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a1a      	ldr	r2, [pc, #104]	@ (800598c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d00e      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a18      	ldr	r2, [pc, #96]	@ (8005990 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d009      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a13      	ldr	r2, [pc, #76]	@ (8005984 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d004      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a14      	ldr	r2, [pc, #80]	@ (8005994 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d10c      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800594c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	4313      	orrs	r3, r2
 8005956:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40012c00 	.word	0x40012c00
 8005984:	40013400 	.word	0x40013400
 8005988:	40000400 	.word	0x40000400
 800598c:	40000800 	.word	0x40000800
 8005990:	40000c00 	.word	0x40000c00
 8005994:	40014000 	.word	0x40014000

08005998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e040      	b.n	8005a68 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7fc f824 	bl	8001a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2224      	movs	r2, #36	@ 0x24
 8005a00:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0201 	bic.w	r2, r2, #1
 8005a10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d002      	beq.n	8005a20 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fbcc 	bl	80061b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f911 	bl	8005c48 <UART_SetConfig>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e01b      	b.n	8005a68 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0201 	orr.w	r2, r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fc4b 	bl	80062fc <UART_CheckIdleState>
 8005a66:	4603      	mov	r3, r0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3708      	adds	r7, #8
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08a      	sub	sp, #40	@ 0x28
 8005a74:	af02      	add	r7, sp, #8
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	f040 8081 	bne.w	8005b8c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_UART_Transmit+0x26>
 8005a90:	88fb      	ldrh	r3, [r7, #6]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e079      	b.n	8005b8e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2221      	movs	r2, #33	@ 0x21
 8005aa6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005aa8:	f7fc fa0c 	bl	8001ec4 <HAL_GetTick>
 8005aac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	88fa      	ldrh	r2, [r7, #6]
 8005ab2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	88fa      	ldrh	r2, [r7, #6]
 8005aba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac6:	d108      	bne.n	8005ada <HAL_UART_Transmit+0x6a>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d104      	bne.n	8005ada <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	61bb      	str	r3, [r7, #24]
 8005ad8:	e003      	b.n	8005ae2 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ae2:	e038      	b.n	8005b56 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2200      	movs	r2, #0
 8005aec:	2180      	movs	r1, #128	@ 0x80
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fcac 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d004      	beq.n	8005b04 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2220      	movs	r2, #32
 8005afe:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e044      	b.n	8005b8e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10b      	bne.n	8005b22 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	3302      	adds	r3, #2
 8005b1e:	61bb      	str	r3, [r7, #24]
 8005b20:	e007      	b.n	8005b32 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	781a      	ldrb	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b36:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005b3a:	2b21      	cmp	r3, #33	@ 0x21
 8005b3c:	d109      	bne.n	8005b52 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005b50:	e001      	b.n	8005b56 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e01b      	b.n	8005b8e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1c0      	bne.n	8005ae4 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	2140      	movs	r1, #64	@ 0x40
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 fc6d 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d004      	beq.n	8005b82 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e005      	b.n	8005b8e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2220      	movs	r2, #32
 8005b86:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e000      	b.n	8005b8e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005b8c:	2302      	movs	r3, #2
  }
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b08a      	sub	sp, #40	@ 0x28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d137      	bne.n	8005c20 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <HAL_UART_Receive_IT+0x24>
 8005bb6:	88fb      	ldrh	r3, [r7, #6]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d101      	bne.n	8005bc0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e030      	b.n	8005c22 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a18      	ldr	r2, [pc, #96]	@ (8005c2c <HAL_UART_Receive_IT+0x94>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d01f      	beq.n	8005c10 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d018      	beq.n	8005c10 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	613b      	str	r3, [r7, #16]
   return(result);
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	623b      	str	r3, [r7, #32]
 8005bfe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	69f9      	ldr	r1, [r7, #28]
 8005c02:	6a3a      	ldr	r2, [r7, #32]
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e6      	bne.n	8005bde <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c10:	88fb      	ldrh	r3, [r7, #6]
 8005c12:	461a      	mov	r2, r3
 8005c14:	68b9      	ldr	r1, [r7, #8]
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f000 fc86 	bl	8006528 <UART_Start_Receive_IT>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	e000      	b.n	8005c22 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c20:	2302      	movs	r3, #2
  }
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3728      	adds	r7, #40	@ 0x28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	40008000 	.word	0x40008000

08005c30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c4c:	b08a      	sub	sp, #40	@ 0x28
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c52:	2300      	movs	r3, #0
 8005c54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	431a      	orrs	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	431a      	orrs	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	69db      	ldr	r3, [r3, #28]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4ba4      	ldr	r3, [pc, #656]	@ (8005f08 <UART_SetConfig+0x2c0>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	6812      	ldr	r2, [r2, #0]
 8005c7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c80:	430b      	orrs	r3, r1
 8005c82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	68da      	ldr	r2, [r3, #12]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a99      	ldr	r2, [pc, #612]	@ (8005f0c <UART_SetConfig+0x2c4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d004      	beq.n	8005cb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a90      	ldr	r2, [pc, #576]	@ (8005f10 <UART_SetConfig+0x2c8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d126      	bne.n	8005d20 <UART_SetConfig+0xd8>
 8005cd2:	4b90      	ldr	r3, [pc, #576]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd8:	f003 0303 	and.w	r3, r3, #3
 8005cdc:	2b03      	cmp	r3, #3
 8005cde:	d81b      	bhi.n	8005d18 <UART_SetConfig+0xd0>
 8005ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce8 <UART_SetConfig+0xa0>)
 8005ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce6:	bf00      	nop
 8005ce8:	08005cf9 	.word	0x08005cf9
 8005cec:	08005d09 	.word	0x08005d09
 8005cf0:	08005d01 	.word	0x08005d01
 8005cf4:	08005d11 	.word	0x08005d11
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cfe:	e116      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d00:	2302      	movs	r3, #2
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d06:	e112      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d08:	2304      	movs	r3, #4
 8005d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d0e:	e10e      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d10:	2308      	movs	r3, #8
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d16:	e10a      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d1e:	e106      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a7c      	ldr	r2, [pc, #496]	@ (8005f18 <UART_SetConfig+0x2d0>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d138      	bne.n	8005d9c <UART_SetConfig+0x154>
 8005d2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d30:	f003 030c 	and.w	r3, r3, #12
 8005d34:	2b0c      	cmp	r3, #12
 8005d36:	d82d      	bhi.n	8005d94 <UART_SetConfig+0x14c>
 8005d38:	a201      	add	r2, pc, #4	@ (adr r2, 8005d40 <UART_SetConfig+0xf8>)
 8005d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3e:	bf00      	nop
 8005d40:	08005d75 	.word	0x08005d75
 8005d44:	08005d95 	.word	0x08005d95
 8005d48:	08005d95 	.word	0x08005d95
 8005d4c:	08005d95 	.word	0x08005d95
 8005d50:	08005d85 	.word	0x08005d85
 8005d54:	08005d95 	.word	0x08005d95
 8005d58:	08005d95 	.word	0x08005d95
 8005d5c:	08005d95 	.word	0x08005d95
 8005d60:	08005d7d 	.word	0x08005d7d
 8005d64:	08005d95 	.word	0x08005d95
 8005d68:	08005d95 	.word	0x08005d95
 8005d6c:	08005d95 	.word	0x08005d95
 8005d70:	08005d8d 	.word	0x08005d8d
 8005d74:	2300      	movs	r3, #0
 8005d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d7a:	e0d8      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d82:	e0d4      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d84:	2304      	movs	r3, #4
 8005d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d8a:	e0d0      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d8c:	2308      	movs	r3, #8
 8005d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d92:	e0cc      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d94:	2310      	movs	r3, #16
 8005d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d9a:	e0c8      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a5e      	ldr	r2, [pc, #376]	@ (8005f1c <UART_SetConfig+0x2d4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d125      	bne.n	8005df2 <UART_SetConfig+0x1aa>
 8005da6:	4b5b      	ldr	r3, [pc, #364]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005db0:	2b30      	cmp	r3, #48	@ 0x30
 8005db2:	d016      	beq.n	8005de2 <UART_SetConfig+0x19a>
 8005db4:	2b30      	cmp	r3, #48	@ 0x30
 8005db6:	d818      	bhi.n	8005dea <UART_SetConfig+0x1a2>
 8005db8:	2b20      	cmp	r3, #32
 8005dba:	d00a      	beq.n	8005dd2 <UART_SetConfig+0x18a>
 8005dbc:	2b20      	cmp	r3, #32
 8005dbe:	d814      	bhi.n	8005dea <UART_SetConfig+0x1a2>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d002      	beq.n	8005dca <UART_SetConfig+0x182>
 8005dc4:	2b10      	cmp	r3, #16
 8005dc6:	d008      	beq.n	8005dda <UART_SetConfig+0x192>
 8005dc8:	e00f      	b.n	8005dea <UART_SetConfig+0x1a2>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dd0:	e0ad      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dd8:	e0a9      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005dda:	2304      	movs	r3, #4
 8005ddc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005de0:	e0a5      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005de2:	2308      	movs	r3, #8
 8005de4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005de8:	e0a1      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005dea:	2310      	movs	r3, #16
 8005dec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005df0:	e09d      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a4a      	ldr	r2, [pc, #296]	@ (8005f20 <UART_SetConfig+0x2d8>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d125      	bne.n	8005e48 <UART_SetConfig+0x200>
 8005dfc:	4b45      	ldr	r3, [pc, #276]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e02:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005e06:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e08:	d016      	beq.n	8005e38 <UART_SetConfig+0x1f0>
 8005e0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e0c:	d818      	bhi.n	8005e40 <UART_SetConfig+0x1f8>
 8005e0e:	2b80      	cmp	r3, #128	@ 0x80
 8005e10:	d00a      	beq.n	8005e28 <UART_SetConfig+0x1e0>
 8005e12:	2b80      	cmp	r3, #128	@ 0x80
 8005e14:	d814      	bhi.n	8005e40 <UART_SetConfig+0x1f8>
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <UART_SetConfig+0x1d8>
 8005e1a:	2b40      	cmp	r3, #64	@ 0x40
 8005e1c:	d008      	beq.n	8005e30 <UART_SetConfig+0x1e8>
 8005e1e:	e00f      	b.n	8005e40 <UART_SetConfig+0x1f8>
 8005e20:	2300      	movs	r3, #0
 8005e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e26:	e082      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e2e:	e07e      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e30:	2304      	movs	r3, #4
 8005e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e36:	e07a      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e38:	2308      	movs	r3, #8
 8005e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e3e:	e076      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e40:	2310      	movs	r3, #16
 8005e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e46:	e072      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a35      	ldr	r2, [pc, #212]	@ (8005f24 <UART_SetConfig+0x2dc>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d12a      	bne.n	8005ea8 <UART_SetConfig+0x260>
 8005e52:	4b30      	ldr	r3, [pc, #192]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e60:	d01a      	beq.n	8005e98 <UART_SetConfig+0x250>
 8005e62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e66:	d81b      	bhi.n	8005ea0 <UART_SetConfig+0x258>
 8005e68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e6c:	d00c      	beq.n	8005e88 <UART_SetConfig+0x240>
 8005e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e72:	d815      	bhi.n	8005ea0 <UART_SetConfig+0x258>
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d003      	beq.n	8005e80 <UART_SetConfig+0x238>
 8005e78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e7c:	d008      	beq.n	8005e90 <UART_SetConfig+0x248>
 8005e7e:	e00f      	b.n	8005ea0 <UART_SetConfig+0x258>
 8005e80:	2300      	movs	r3, #0
 8005e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e86:	e052      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e8e:	e04e      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e90:	2304      	movs	r3, #4
 8005e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e96:	e04a      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005e98:	2308      	movs	r3, #8
 8005e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e9e:	e046      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ea6:	e042      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a17      	ldr	r2, [pc, #92]	@ (8005f0c <UART_SetConfig+0x2c4>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d13a      	bne.n	8005f28 <UART_SetConfig+0x2e0>
 8005eb2:	4b18      	ldr	r3, [pc, #96]	@ (8005f14 <UART_SetConfig+0x2cc>)
 8005eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ebc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ec0:	d01a      	beq.n	8005ef8 <UART_SetConfig+0x2b0>
 8005ec2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ec6:	d81b      	bhi.n	8005f00 <UART_SetConfig+0x2b8>
 8005ec8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ecc:	d00c      	beq.n	8005ee8 <UART_SetConfig+0x2a0>
 8005ece:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ed2:	d815      	bhi.n	8005f00 <UART_SetConfig+0x2b8>
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d003      	beq.n	8005ee0 <UART_SetConfig+0x298>
 8005ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005edc:	d008      	beq.n	8005ef0 <UART_SetConfig+0x2a8>
 8005ede:	e00f      	b.n	8005f00 <UART_SetConfig+0x2b8>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee6:	e022      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005ee8:	2302      	movs	r3, #2
 8005eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eee:	e01e      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005ef0:	2304      	movs	r3, #4
 8005ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ef6:	e01a      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005ef8:	2308      	movs	r3, #8
 8005efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005efe:	e016      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005f00:	2310      	movs	r3, #16
 8005f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f06:	e012      	b.n	8005f2e <UART_SetConfig+0x2e6>
 8005f08:	efff69f3 	.word	0xefff69f3
 8005f0c:	40008000 	.word	0x40008000
 8005f10:	40013800 	.word	0x40013800
 8005f14:	40021000 	.word	0x40021000
 8005f18:	40004400 	.word	0x40004400
 8005f1c:	40004800 	.word	0x40004800
 8005f20:	40004c00 	.word	0x40004c00
 8005f24:	40005000 	.word	0x40005000
 8005f28:	2310      	movs	r3, #16
 8005f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a9f      	ldr	r2, [pc, #636]	@ (80061b0 <UART_SetConfig+0x568>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d17a      	bne.n	800602e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d824      	bhi.n	8005f8a <UART_SetConfig+0x342>
 8005f40:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <UART_SetConfig+0x300>)
 8005f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f46:	bf00      	nop
 8005f48:	08005f6d 	.word	0x08005f6d
 8005f4c:	08005f8b 	.word	0x08005f8b
 8005f50:	08005f75 	.word	0x08005f75
 8005f54:	08005f8b 	.word	0x08005f8b
 8005f58:	08005f7b 	.word	0x08005f7b
 8005f5c:	08005f8b 	.word	0x08005f8b
 8005f60:	08005f8b 	.word	0x08005f8b
 8005f64:	08005f8b 	.word	0x08005f8b
 8005f68:	08005f83 	.word	0x08005f83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f6c:	f7fd fa1c 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
 8005f70:	61f8      	str	r0, [r7, #28]
        break;
 8005f72:	e010      	b.n	8005f96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f74:	4b8f      	ldr	r3, [pc, #572]	@ (80061b4 <UART_SetConfig+0x56c>)
 8005f76:	61fb      	str	r3, [r7, #28]
        break;
 8005f78:	e00d      	b.n	8005f96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f7a:	f7fd f97d 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8005f7e:	61f8      	str	r0, [r7, #28]
        break;
 8005f80:	e009      	b.n	8005f96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f86:	61fb      	str	r3, [r7, #28]
        break;
 8005f88:	e005      	b.n	8005f96 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 80fb 	beq.w	8006194 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	4413      	add	r3, r2
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d305      	bcc.n	8005fba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fb4:	69fa      	ldr	r2, [r7, #28]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d903      	bls.n	8005fc2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005fc0:	e0e8      	b.n	8006194 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	461c      	mov	r4, r3
 8005fc8:	4615      	mov	r5, r2
 8005fca:	f04f 0200 	mov.w	r2, #0
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	022b      	lsls	r3, r5, #8
 8005fd4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005fd8:	0222      	lsls	r2, r4, #8
 8005fda:	68f9      	ldr	r1, [r7, #12]
 8005fdc:	6849      	ldr	r1, [r1, #4]
 8005fde:	0849      	lsrs	r1, r1, #1
 8005fe0:	2000      	movs	r0, #0
 8005fe2:	4688      	mov	r8, r1
 8005fe4:	4681      	mov	r9, r0
 8005fe6:	eb12 0a08 	adds.w	sl, r2, r8
 8005fea:	eb43 0b09 	adc.w	fp, r3, r9
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	603b      	str	r3, [r7, #0]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ffc:	4650      	mov	r0, sl
 8005ffe:	4659      	mov	r1, fp
 8006000:	f7fa fe42 	bl	8000c88 <__aeabi_uldivmod>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4613      	mov	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006012:	d308      	bcc.n	8006026 <UART_SetConfig+0x3de>
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800601a:	d204      	bcs.n	8006026 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	69ba      	ldr	r2, [r7, #24]
 8006022:	60da      	str	r2, [r3, #12]
 8006024:	e0b6      	b.n	8006194 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800602c:	e0b2      	b.n	8006194 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006036:	d15e      	bne.n	80060f6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006038:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800603c:	2b08      	cmp	r3, #8
 800603e:	d828      	bhi.n	8006092 <UART_SetConfig+0x44a>
 8006040:	a201      	add	r2, pc, #4	@ (adr r2, 8006048 <UART_SetConfig+0x400>)
 8006042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006046:	bf00      	nop
 8006048:	0800606d 	.word	0x0800606d
 800604c:	08006075 	.word	0x08006075
 8006050:	0800607d 	.word	0x0800607d
 8006054:	08006093 	.word	0x08006093
 8006058:	08006083 	.word	0x08006083
 800605c:	08006093 	.word	0x08006093
 8006060:	08006093 	.word	0x08006093
 8006064:	08006093 	.word	0x08006093
 8006068:	0800608b 	.word	0x0800608b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800606c:	f7fd f99c 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
 8006070:	61f8      	str	r0, [r7, #28]
        break;
 8006072:	e014      	b.n	800609e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006074:	f7fd f9ae 	bl	80033d4 <HAL_RCC_GetPCLK2Freq>
 8006078:	61f8      	str	r0, [r7, #28]
        break;
 800607a:	e010      	b.n	800609e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800607c:	4b4d      	ldr	r3, [pc, #308]	@ (80061b4 <UART_SetConfig+0x56c>)
 800607e:	61fb      	str	r3, [r7, #28]
        break;
 8006080:	e00d      	b.n	800609e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006082:	f7fd f8f9 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8006086:	61f8      	str	r0, [r7, #28]
        break;
 8006088:	e009      	b.n	800609e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800608a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800608e:	61fb      	str	r3, [r7, #28]
        break;
 8006090:	e005      	b.n	800609e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800609c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d077      	beq.n	8006194 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	005a      	lsls	r2, r3, #1
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	085b      	lsrs	r3, r3, #1
 80060ae:	441a      	add	r2, r3
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	2b0f      	cmp	r3, #15
 80060be:	d916      	bls.n	80060ee <UART_SetConfig+0x4a6>
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c6:	d212      	bcs.n	80060ee <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	f023 030f 	bic.w	r3, r3, #15
 80060d0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	085b      	lsrs	r3, r3, #1
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	b29a      	uxth	r2, r3
 80060de:	8afb      	ldrh	r3, [r7, #22]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	8afa      	ldrh	r2, [r7, #22]
 80060ea:	60da      	str	r2, [r3, #12]
 80060ec:	e052      	b.n	8006194 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80060f4:	e04e      	b.n	8006194 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060fa:	2b08      	cmp	r3, #8
 80060fc:	d827      	bhi.n	800614e <UART_SetConfig+0x506>
 80060fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006104 <UART_SetConfig+0x4bc>)
 8006100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006104:	08006129 	.word	0x08006129
 8006108:	08006131 	.word	0x08006131
 800610c:	08006139 	.word	0x08006139
 8006110:	0800614f 	.word	0x0800614f
 8006114:	0800613f 	.word	0x0800613f
 8006118:	0800614f 	.word	0x0800614f
 800611c:	0800614f 	.word	0x0800614f
 8006120:	0800614f 	.word	0x0800614f
 8006124:	08006147 	.word	0x08006147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006128:	f7fd f93e 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
 800612c:	61f8      	str	r0, [r7, #28]
        break;
 800612e:	e014      	b.n	800615a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006130:	f7fd f950 	bl	80033d4 <HAL_RCC_GetPCLK2Freq>
 8006134:	61f8      	str	r0, [r7, #28]
        break;
 8006136:	e010      	b.n	800615a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006138:	4b1e      	ldr	r3, [pc, #120]	@ (80061b4 <UART_SetConfig+0x56c>)
 800613a:	61fb      	str	r3, [r7, #28]
        break;
 800613c:	e00d      	b.n	800615a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800613e:	f7fd f89b 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8006142:	61f8      	str	r0, [r7, #28]
        break;
 8006144:	e009      	b.n	800615a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800614a:	61fb      	str	r3, [r7, #28]
        break;
 800614c:	e005      	b.n	800615a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006158:	bf00      	nop
    }

    if (pclk != 0U)
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d019      	beq.n	8006194 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	085a      	lsrs	r2, r3, #1
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	441a      	add	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006172:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	2b0f      	cmp	r3, #15
 8006178:	d909      	bls.n	800618e <UART_SetConfig+0x546>
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006180:	d205      	bcs.n	800618e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	b29a      	uxth	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	60da      	str	r2, [r3, #12]
 800618c:	e002      	b.n	8006194 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2200      	movs	r2, #0
 8006198:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80061a0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3728      	adds	r7, #40	@ 0x28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061ae:	bf00      	nop
 80061b0:	40008000 	.word	0x40008000
 80061b4:	00f42400 	.word	0x00f42400

080061b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00a      	beq.n	80061e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006208:	f003 0302 	and.w	r3, r3, #2
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00a      	beq.n	8006226 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	430a      	orrs	r2, r1
 8006246:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	f003 0310 	and.w	r3, r3, #16
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00a      	beq.n	800626a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	430a      	orrs	r2, r1
 8006268:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	430a      	orrs	r2, r1
 800628a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006294:	2b00      	cmp	r3, #0
 8006296:	d01a      	beq.n	80062ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062b6:	d10a      	bne.n	80062ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00a      	beq.n	80062f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	605a      	str	r2, [r3, #4]
  }
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b098      	sub	sp, #96	@ 0x60
 8006300:	af02      	add	r7, sp, #8
 8006302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800630c:	f7fb fdda 	bl	8001ec4 <HAL_GetTick>
 8006310:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b08      	cmp	r3, #8
 800631e:	d12e      	bne.n	800637e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006320:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006328:	2200      	movs	r2, #0
 800632a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f88c 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d021      	beq.n	800637e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006342:	e853 3f00 	ldrex	r3, [r3]
 8006346:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800634a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800634e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	461a      	mov	r2, r3
 8006356:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006358:	647b      	str	r3, [r7, #68]	@ 0x44
 800635a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800635e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006360:	e841 2300 	strex	r3, r2, [r1]
 8006364:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1e6      	bne.n	800633a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2220      	movs	r2, #32
 8006370:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e062      	b.n	8006444 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b04      	cmp	r3, #4
 800638a:	d149      	bne.n	8006420 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800638c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006394:	2200      	movs	r2, #0
 8006396:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f856 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d03c      	beq.n	8006420 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	623b      	str	r3, [r7, #32]
   return(result);
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e6      	bne.n	80063a6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3308      	adds	r3, #8
 80063de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	e853 3f00 	ldrex	r3, [r3]
 80063e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f023 0301 	bic.w	r3, r3, #1
 80063ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3308      	adds	r3, #8
 80063f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063f8:	61fa      	str	r2, [r7, #28]
 80063fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	69b9      	ldr	r1, [r7, #24]
 80063fe:	69fa      	ldr	r2, [r7, #28]
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	617b      	str	r3, [r7, #20]
   return(result);
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e5      	bne.n	80063d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e011      	b.n	8006444 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2220      	movs	r2, #32
 800642a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3758      	adds	r7, #88	@ 0x58
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	603b      	str	r3, [r7, #0]
 8006458:	4613      	mov	r3, r2
 800645a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800645c:	e04f      	b.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006464:	d04b      	beq.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006466:	f7fb fd2d 	bl	8001ec4 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	429a      	cmp	r2, r3
 8006474:	d302      	bcc.n	800647c <UART_WaitOnFlagUntilTimeout+0x30>
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d101      	bne.n	8006480 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e04e      	b.n	800651e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	2b00      	cmp	r3, #0
 800648c:	d037      	beq.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	2b80      	cmp	r3, #128	@ 0x80
 8006492:	d034      	beq.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2b40      	cmp	r3, #64	@ 0x40
 8006498:	d031      	beq.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69db      	ldr	r3, [r3, #28]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d110      	bne.n	80064ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2208      	movs	r2, #8
 80064ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 f8ff 	bl	80066b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2208      	movs	r2, #8
 80064ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e029      	b.n	800651e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064d8:	d111      	bne.n	80064fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 f8e5 	bl	80066b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e00f      	b.n	800651e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	69da      	ldr	r2, [r3, #28]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	4013      	ands	r3, r2
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	429a      	cmp	r2, r3
 800650c:	bf0c      	ite	eq
 800650e:	2301      	moveq	r3, #1
 8006510:	2300      	movne	r3, #0
 8006512:	b2db      	uxtb	r3, r3
 8006514:	461a      	mov	r2, r3
 8006516:	79fb      	ldrb	r3, [r7, #7]
 8006518:	429a      	cmp	r2, r3
 800651a:	d0a0      	beq.n	800645e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
	...

08006528 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006528:	b480      	push	{r7}
 800652a:	b097      	sub	sp, #92	@ 0x5c
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	4613      	mov	r3, r2
 8006534:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	88fa      	ldrh	r2, [r7, #6]
 8006540:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800655a:	d10e      	bne.n	800657a <UART_Start_Receive_IT+0x52>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d105      	bne.n	8006570 <UART_Start_Receive_IT+0x48>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800656a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800656e:	e02d      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	22ff      	movs	r2, #255	@ 0xff
 8006574:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006578:	e028      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10d      	bne.n	800659e <UART_Start_Receive_IT+0x76>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d104      	bne.n	8006594 <UART_Start_Receive_IT+0x6c>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	22ff      	movs	r2, #255	@ 0xff
 800658e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006592:	e01b      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	227f      	movs	r2, #127	@ 0x7f
 8006598:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800659c:	e016      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065a6:	d10d      	bne.n	80065c4 <UART_Start_Receive_IT+0x9c>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d104      	bne.n	80065ba <UART_Start_Receive_IT+0x92>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	227f      	movs	r2, #127	@ 0x7f
 80065b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80065b8:	e008      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	223f      	movs	r2, #63	@ 0x3f
 80065be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80065c2:	e003      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2222      	movs	r2, #34	@ 0x22
 80065d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3308      	adds	r3, #8
 80065e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ee:	f043 0301 	orr.w	r3, r3, #1
 80065f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3308      	adds	r3, #8
 80065fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80065fc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80065fe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006602:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800660a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e5      	bne.n	80065dc <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006618:	d107      	bne.n	800662a <UART_Start_Receive_IT+0x102>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d103      	bne.n	800662a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	4a21      	ldr	r2, [pc, #132]	@ (80066ac <UART_Start_Receive_IT+0x184>)
 8006626:	669a      	str	r2, [r3, #104]	@ 0x68
 8006628:	e002      	b.n	8006630 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4a20      	ldr	r2, [pc, #128]	@ (80066b0 <UART_Start_Receive_IT+0x188>)
 800662e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d019      	beq.n	800666c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006640:	e853 3f00 	ldrex	r3, [r3]
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800664c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006656:	637b      	str	r3, [r7, #52]	@ 0x34
 8006658:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800665c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800665e:	e841 2300 	strex	r3, r2, [r1]
 8006662:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1e6      	bne.n	8006638 <UART_Start_Receive_IT+0x110>
 800666a:	e018      	b.n	800669e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	e853 3f00 	ldrex	r3, [r3]
 8006678:	613b      	str	r3, [r7, #16]
   return(result);
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f043 0320 	orr.w	r3, r3, #32
 8006680:	653b      	str	r3, [r7, #80]	@ 0x50
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800668a:	623b      	str	r3, [r7, #32]
 800668c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668e:	69f9      	ldr	r1, [r7, #28]
 8006690:	6a3a      	ldr	r2, [r7, #32]
 8006692:	e841 2300 	strex	r3, r2, [r1]
 8006696:	61bb      	str	r3, [r7, #24]
   return(result);
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1e6      	bne.n	800666c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	375c      	adds	r7, #92	@ 0x5c
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	08006935 	.word	0x08006935
 80066b0:	0800677d 	.word	0x0800677d

080066b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b095      	sub	sp, #84	@ 0x54
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c4:	e853 3f00 	ldrex	r3, [r3]
 80066c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066da:	643b      	str	r3, [r7, #64]	@ 0x40
 80066dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e6      	bne.n	80066bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3308      	adds	r3, #8
 80066f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6a3b      	ldr	r3, [r7, #32]
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	f023 0301 	bic.w	r3, r3, #1
 8006704:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3308      	adds	r3, #8
 800670c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800670e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006710:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800671c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e5      	bne.n	80066ee <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006726:	2b01      	cmp	r3, #1
 8006728:	d118      	bne.n	800675c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	60bb      	str	r3, [r7, #8]
   return(result);
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	f023 0310 	bic.w	r3, r3, #16
 800673e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006748:	61bb      	str	r3, [r7, #24]
 800674a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	6979      	ldr	r1, [r7, #20]
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	613b      	str	r3, [r7, #16]
   return(result);
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2220      	movs	r2, #32
 8006760:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006770:	bf00      	nop
 8006772:	3754      	adds	r7, #84	@ 0x54
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b09c      	sub	sp, #112	@ 0x70
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800678a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006794:	2b22      	cmp	r3, #34	@ 0x22
 8006796:	f040 80be 	bne.w	8006916 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80067a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80067a8:	b2d9      	uxtb	r1, r3
 80067aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b4:	400a      	ands	r2, r1
 80067b6:	b2d2      	uxtb	r2, r2
 80067b8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067be:	1c5a      	adds	r2, r3, #1
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f040 80a1 	bne.w	8006926 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ec:	e853 3f00 	ldrex	r3, [r3]
 80067f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	461a      	mov	r2, r3
 8006800:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006802:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006804:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800680a:	e841 2300 	strex	r3, r2, [r1]
 800680e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1e6      	bne.n	80067e4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3308      	adds	r3, #8
 800681c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006820:	e853 3f00 	ldrex	r3, [r3]
 8006824:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006828:	f023 0301 	bic.w	r3, r3, #1
 800682c:	667b      	str	r3, [r7, #100]	@ 0x64
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3308      	adds	r3, #8
 8006834:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006836:	647a      	str	r2, [r7, #68]	@ 0x44
 8006838:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800683c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800683e:	e841 2300 	strex	r3, r2, [r1]
 8006842:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1e5      	bne.n	8006816 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2220      	movs	r2, #32
 800684e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a33      	ldr	r2, [pc, #204]	@ (8006930 <UART_RxISR_8BIT+0x1b4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d01f      	beq.n	80068a8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d018      	beq.n	80068a8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687e:	e853 3f00 	ldrex	r3, [r3]
 8006882:	623b      	str	r3, [r7, #32]
   return(result);
 8006884:	6a3b      	ldr	r3, [r7, #32]
 8006886:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800688a:	663b      	str	r3, [r7, #96]	@ 0x60
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006894:	633b      	str	r3, [r7, #48]	@ 0x30
 8006896:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006898:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800689a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800689c:	e841 2300 	strex	r3, r2, [r1]
 80068a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1e6      	bne.n	8006876 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d12e      	bne.n	800690e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0310 	bic.w	r3, r3, #16
 80068ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068d4:	61fb      	str	r3, [r7, #28]
 80068d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d8:	69b9      	ldr	r1, [r7, #24]
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	e841 2300 	strex	r3, r2, [r1]
 80068e0:	617b      	str	r3, [r7, #20]
   return(result);
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1e6      	bne.n	80068b6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	f003 0310 	and.w	r3, r3, #16
 80068f2:	2b10      	cmp	r3, #16
 80068f4:	d103      	bne.n	80068fe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2210      	movs	r2, #16
 80068fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006904:	4619      	mov	r1, r3
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7ff f992 	bl	8005c30 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800690c:	e00b      	b.n	8006926 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7fa fe46 	bl	80015a0 <HAL_UART_RxCpltCallback>
}
 8006914:	e007      	b.n	8006926 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	699a      	ldr	r2, [r3, #24]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0208 	orr.w	r2, r2, #8
 8006924:	619a      	str	r2, [r3, #24]
}
 8006926:	bf00      	nop
 8006928:	3770      	adds	r7, #112	@ 0x70
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	40008000 	.word	0x40008000

08006934 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b09c      	sub	sp, #112	@ 0x70
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006942:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800694c:	2b22      	cmp	r3, #34	@ 0x22
 800694e:	f040 80be 	bne.w	8006ace <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006958:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006960:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006962:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006966:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800696a:	4013      	ands	r3, r2
 800696c:	b29a      	uxth	r2, r3
 800696e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006970:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006976:	1c9a      	adds	r2, r3, #2
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006982:	b29b      	uxth	r3, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	b29a      	uxth	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006994:	b29b      	uxth	r3, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	f040 80a1 	bne.w	8006ade <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069a4:	e853 3f00 	ldrex	r3, [r3]
 80069a8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80069aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80069bc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80069c2:	e841 2300 	strex	r3, r2, [r1]
 80069c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80069c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1e6      	bne.n	800699c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	3308      	adds	r3, #8
 80069d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e0:	f023 0301 	bic.w	r3, r3, #1
 80069e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	3308      	adds	r3, #8
 80069ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80069ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80069f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1e5      	bne.n	80069ce <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2220      	movs	r2, #32
 8006a06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a33      	ldr	r2, [pc, #204]	@ (8006ae8 <UART_RxISR_16BIT+0x1b4>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d01f      	beq.n	8006a60 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d018      	beq.n	8006a60 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	e853 3f00 	ldrex	r3, [r3]
 8006a3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	461a      	mov	r2, r3
 8006a4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a4e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a54:	e841 2300 	strex	r3, r2, [r1]
 8006a58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1e6      	bne.n	8006a2e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d12e      	bne.n	8006ac6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	e853 3f00 	ldrex	r3, [r3]
 8006a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	f023 0310 	bic.w	r3, r3, #16
 8006a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a8c:	61bb      	str	r3, [r7, #24]
 8006a8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6979      	ldr	r1, [r7, #20]
 8006a92:	69ba      	ldr	r2, [r7, #24]
 8006a94:	e841 2300 	strex	r3, r2, [r1]
 8006a98:	613b      	str	r3, [r7, #16]
   return(result);
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e6      	bne.n	8006a6e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	f003 0310 	and.w	r3, r3, #16
 8006aaa:	2b10      	cmp	r3, #16
 8006aac:	d103      	bne.n	8006ab6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2210      	movs	r2, #16
 8006ab4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006abc:	4619      	mov	r1, r3
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7ff f8b6 	bl	8005c30 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ac4:	e00b      	b.n	8006ade <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7fa fd6a 	bl	80015a0 <HAL_UART_RxCpltCallback>
}
 8006acc:	e007      	b.n	8006ade <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	699a      	ldr	r2, [r3, #24]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f042 0208 	orr.w	r2, r2, #8
 8006adc:	619a      	str	r2, [r3, #24]
}
 8006ade:	bf00      	nop
 8006ae0:	3770      	adds	r7, #112	@ 0x70
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	40008000 	.word	0x40008000

08006aec <__cvt>:
 8006aec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006af0:	ec57 6b10 	vmov	r6, r7, d0
 8006af4:	2f00      	cmp	r7, #0
 8006af6:	460c      	mov	r4, r1
 8006af8:	4619      	mov	r1, r3
 8006afa:	463b      	mov	r3, r7
 8006afc:	bfbb      	ittet	lt
 8006afe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b02:	461f      	movlt	r7, r3
 8006b04:	2300      	movge	r3, #0
 8006b06:	232d      	movlt	r3, #45	@ 0x2d
 8006b08:	700b      	strb	r3, [r1, #0]
 8006b0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006b10:	4691      	mov	r9, r2
 8006b12:	f023 0820 	bic.w	r8, r3, #32
 8006b16:	bfbc      	itt	lt
 8006b18:	4632      	movlt	r2, r6
 8006b1a:	4616      	movlt	r6, r2
 8006b1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b20:	d005      	beq.n	8006b2e <__cvt+0x42>
 8006b22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b26:	d100      	bne.n	8006b2a <__cvt+0x3e>
 8006b28:	3401      	adds	r4, #1
 8006b2a:	2102      	movs	r1, #2
 8006b2c:	e000      	b.n	8006b30 <__cvt+0x44>
 8006b2e:	2103      	movs	r1, #3
 8006b30:	ab03      	add	r3, sp, #12
 8006b32:	9301      	str	r3, [sp, #4]
 8006b34:	ab02      	add	r3, sp, #8
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	ec47 6b10 	vmov	d0, r6, r7
 8006b3c:	4653      	mov	r3, sl
 8006b3e:	4622      	mov	r2, r4
 8006b40:	f001 f8a6 	bl	8007c90 <_dtoa_r>
 8006b44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b48:	4605      	mov	r5, r0
 8006b4a:	d119      	bne.n	8006b80 <__cvt+0x94>
 8006b4c:	f019 0f01 	tst.w	r9, #1
 8006b50:	d00e      	beq.n	8006b70 <__cvt+0x84>
 8006b52:	eb00 0904 	add.w	r9, r0, r4
 8006b56:	2200      	movs	r2, #0
 8006b58:	2300      	movs	r3, #0
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	4639      	mov	r1, r7
 8006b5e:	f7f9 ffb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b62:	b108      	cbz	r0, 8006b68 <__cvt+0x7c>
 8006b64:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b68:	2230      	movs	r2, #48	@ 0x30
 8006b6a:	9b03      	ldr	r3, [sp, #12]
 8006b6c:	454b      	cmp	r3, r9
 8006b6e:	d31e      	bcc.n	8006bae <__cvt+0xc2>
 8006b70:	9b03      	ldr	r3, [sp, #12]
 8006b72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b74:	1b5b      	subs	r3, r3, r5
 8006b76:	4628      	mov	r0, r5
 8006b78:	6013      	str	r3, [r2, #0]
 8006b7a:	b004      	add	sp, #16
 8006b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b84:	eb00 0904 	add.w	r9, r0, r4
 8006b88:	d1e5      	bne.n	8006b56 <__cvt+0x6a>
 8006b8a:	7803      	ldrb	r3, [r0, #0]
 8006b8c:	2b30      	cmp	r3, #48	@ 0x30
 8006b8e:	d10a      	bne.n	8006ba6 <__cvt+0xba>
 8006b90:	2200      	movs	r2, #0
 8006b92:	2300      	movs	r3, #0
 8006b94:	4630      	mov	r0, r6
 8006b96:	4639      	mov	r1, r7
 8006b98:	f7f9 ff96 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b9c:	b918      	cbnz	r0, 8006ba6 <__cvt+0xba>
 8006b9e:	f1c4 0401 	rsb	r4, r4, #1
 8006ba2:	f8ca 4000 	str.w	r4, [sl]
 8006ba6:	f8da 3000 	ldr.w	r3, [sl]
 8006baa:	4499      	add	r9, r3
 8006bac:	e7d3      	b.n	8006b56 <__cvt+0x6a>
 8006bae:	1c59      	adds	r1, r3, #1
 8006bb0:	9103      	str	r1, [sp, #12]
 8006bb2:	701a      	strb	r2, [r3, #0]
 8006bb4:	e7d9      	b.n	8006b6a <__cvt+0x7e>

08006bb6 <__exponent>:
 8006bb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bb8:	2900      	cmp	r1, #0
 8006bba:	bfba      	itte	lt
 8006bbc:	4249      	neglt	r1, r1
 8006bbe:	232d      	movlt	r3, #45	@ 0x2d
 8006bc0:	232b      	movge	r3, #43	@ 0x2b
 8006bc2:	2909      	cmp	r1, #9
 8006bc4:	7002      	strb	r2, [r0, #0]
 8006bc6:	7043      	strb	r3, [r0, #1]
 8006bc8:	dd29      	ble.n	8006c1e <__exponent+0x68>
 8006bca:	f10d 0307 	add.w	r3, sp, #7
 8006bce:	461d      	mov	r5, r3
 8006bd0:	270a      	movs	r7, #10
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006bd8:	fb07 1416 	mls	r4, r7, r6, r1
 8006bdc:	3430      	adds	r4, #48	@ 0x30
 8006bde:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006be2:	460c      	mov	r4, r1
 8006be4:	2c63      	cmp	r4, #99	@ 0x63
 8006be6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bea:	4631      	mov	r1, r6
 8006bec:	dcf1      	bgt.n	8006bd2 <__exponent+0x1c>
 8006bee:	3130      	adds	r1, #48	@ 0x30
 8006bf0:	1e94      	subs	r4, r2, #2
 8006bf2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bf6:	1c41      	adds	r1, r0, #1
 8006bf8:	4623      	mov	r3, r4
 8006bfa:	42ab      	cmp	r3, r5
 8006bfc:	d30a      	bcc.n	8006c14 <__exponent+0x5e>
 8006bfe:	f10d 0309 	add.w	r3, sp, #9
 8006c02:	1a9b      	subs	r3, r3, r2
 8006c04:	42ac      	cmp	r4, r5
 8006c06:	bf88      	it	hi
 8006c08:	2300      	movhi	r3, #0
 8006c0a:	3302      	adds	r3, #2
 8006c0c:	4403      	add	r3, r0
 8006c0e:	1a18      	subs	r0, r3, r0
 8006c10:	b003      	add	sp, #12
 8006c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c14:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c18:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c1c:	e7ed      	b.n	8006bfa <__exponent+0x44>
 8006c1e:	2330      	movs	r3, #48	@ 0x30
 8006c20:	3130      	adds	r1, #48	@ 0x30
 8006c22:	7083      	strb	r3, [r0, #2]
 8006c24:	70c1      	strb	r1, [r0, #3]
 8006c26:	1d03      	adds	r3, r0, #4
 8006c28:	e7f1      	b.n	8006c0e <__exponent+0x58>
	...

08006c2c <_printf_float>:
 8006c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c30:	b08d      	sub	sp, #52	@ 0x34
 8006c32:	460c      	mov	r4, r1
 8006c34:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006c38:	4616      	mov	r6, r2
 8006c3a:	461f      	mov	r7, r3
 8006c3c:	4605      	mov	r5, r0
 8006c3e:	f000 ff1f 	bl	8007a80 <_localeconv_r>
 8006c42:	6803      	ldr	r3, [r0, #0]
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7f9 fb12 	bl	8000270 <strlen>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c50:	f8d8 3000 	ldr.w	r3, [r8]
 8006c54:	9005      	str	r0, [sp, #20]
 8006c56:	3307      	adds	r3, #7
 8006c58:	f023 0307 	bic.w	r3, r3, #7
 8006c5c:	f103 0208 	add.w	r2, r3, #8
 8006c60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c64:	f8d4 b000 	ldr.w	fp, [r4]
 8006c68:	f8c8 2000 	str.w	r2, [r8]
 8006c6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c74:	9307      	str	r3, [sp, #28]
 8006c76:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c82:	4b9c      	ldr	r3, [pc, #624]	@ (8006ef4 <_printf_float+0x2c8>)
 8006c84:	f04f 32ff 	mov.w	r2, #4294967295
 8006c88:	f7f9 ff50 	bl	8000b2c <__aeabi_dcmpun>
 8006c8c:	bb70      	cbnz	r0, 8006cec <_printf_float+0xc0>
 8006c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c92:	4b98      	ldr	r3, [pc, #608]	@ (8006ef4 <_printf_float+0x2c8>)
 8006c94:	f04f 32ff 	mov.w	r2, #4294967295
 8006c98:	f7f9 ff2a 	bl	8000af0 <__aeabi_dcmple>
 8006c9c:	bb30      	cbnz	r0, 8006cec <_printf_float+0xc0>
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	4640      	mov	r0, r8
 8006ca4:	4649      	mov	r1, r9
 8006ca6:	f7f9 ff19 	bl	8000adc <__aeabi_dcmplt>
 8006caa:	b110      	cbz	r0, 8006cb2 <_printf_float+0x86>
 8006cac:	232d      	movs	r3, #45	@ 0x2d
 8006cae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb2:	4a91      	ldr	r2, [pc, #580]	@ (8006ef8 <_printf_float+0x2cc>)
 8006cb4:	4b91      	ldr	r3, [pc, #580]	@ (8006efc <_printf_float+0x2d0>)
 8006cb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cba:	bf8c      	ite	hi
 8006cbc:	4690      	movhi	r8, r2
 8006cbe:	4698      	movls	r8, r3
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	6123      	str	r3, [r4, #16]
 8006cc4:	f02b 0304 	bic.w	r3, fp, #4
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	f04f 0900 	mov.w	r9, #0
 8006cce:	9700      	str	r7, [sp, #0]
 8006cd0:	4633      	mov	r3, r6
 8006cd2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 f9d2 	bl	8007080 <_printf_common>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	f040 808d 	bne.w	8006dfc <_printf_float+0x1d0>
 8006ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce6:	b00d      	add	sp, #52	@ 0x34
 8006ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cec:	4642      	mov	r2, r8
 8006cee:	464b      	mov	r3, r9
 8006cf0:	4640      	mov	r0, r8
 8006cf2:	4649      	mov	r1, r9
 8006cf4:	f7f9 ff1a 	bl	8000b2c <__aeabi_dcmpun>
 8006cf8:	b140      	cbz	r0, 8006d0c <_printf_float+0xe0>
 8006cfa:	464b      	mov	r3, r9
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	bfbc      	itt	lt
 8006d00:	232d      	movlt	r3, #45	@ 0x2d
 8006d02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d06:	4a7e      	ldr	r2, [pc, #504]	@ (8006f00 <_printf_float+0x2d4>)
 8006d08:	4b7e      	ldr	r3, [pc, #504]	@ (8006f04 <_printf_float+0x2d8>)
 8006d0a:	e7d4      	b.n	8006cb6 <_printf_float+0x8a>
 8006d0c:	6863      	ldr	r3, [r4, #4]
 8006d0e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006d12:	9206      	str	r2, [sp, #24]
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	d13b      	bne.n	8006d90 <_printf_float+0x164>
 8006d18:	2306      	movs	r3, #6
 8006d1a:	6063      	str	r3, [r4, #4]
 8006d1c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006d20:	2300      	movs	r3, #0
 8006d22:	6022      	str	r2, [r4, #0]
 8006d24:	9303      	str	r3, [sp, #12]
 8006d26:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d28:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006d2c:	ab09      	add	r3, sp, #36	@ 0x24
 8006d2e:	9300      	str	r3, [sp, #0]
 8006d30:	6861      	ldr	r1, [r4, #4]
 8006d32:	ec49 8b10 	vmov	d0, r8, r9
 8006d36:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f7ff fed6 	bl	8006aec <__cvt>
 8006d40:	9b06      	ldr	r3, [sp, #24]
 8006d42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d44:	2b47      	cmp	r3, #71	@ 0x47
 8006d46:	4680      	mov	r8, r0
 8006d48:	d129      	bne.n	8006d9e <_printf_float+0x172>
 8006d4a:	1cc8      	adds	r0, r1, #3
 8006d4c:	db02      	blt.n	8006d54 <_printf_float+0x128>
 8006d4e:	6863      	ldr	r3, [r4, #4]
 8006d50:	4299      	cmp	r1, r3
 8006d52:	dd41      	ble.n	8006dd8 <_printf_float+0x1ac>
 8006d54:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d58:	fa5f fa8a 	uxtb.w	sl, sl
 8006d5c:	3901      	subs	r1, #1
 8006d5e:	4652      	mov	r2, sl
 8006d60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d64:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d66:	f7ff ff26 	bl	8006bb6 <__exponent>
 8006d6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d6c:	1813      	adds	r3, r2, r0
 8006d6e:	2a01      	cmp	r2, #1
 8006d70:	4681      	mov	r9, r0
 8006d72:	6123      	str	r3, [r4, #16]
 8006d74:	dc02      	bgt.n	8006d7c <_printf_float+0x150>
 8006d76:	6822      	ldr	r2, [r4, #0]
 8006d78:	07d2      	lsls	r2, r2, #31
 8006d7a:	d501      	bpl.n	8006d80 <_printf_float+0x154>
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	6123      	str	r3, [r4, #16]
 8006d80:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d0a2      	beq.n	8006cce <_printf_float+0xa2>
 8006d88:	232d      	movs	r3, #45	@ 0x2d
 8006d8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d8e:	e79e      	b.n	8006cce <_printf_float+0xa2>
 8006d90:	9a06      	ldr	r2, [sp, #24]
 8006d92:	2a47      	cmp	r2, #71	@ 0x47
 8006d94:	d1c2      	bne.n	8006d1c <_printf_float+0xf0>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1c0      	bne.n	8006d1c <_printf_float+0xf0>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e7bd      	b.n	8006d1a <_printf_float+0xee>
 8006d9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006da2:	d9db      	bls.n	8006d5c <_printf_float+0x130>
 8006da4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006da8:	d118      	bne.n	8006ddc <_printf_float+0x1b0>
 8006daa:	2900      	cmp	r1, #0
 8006dac:	6863      	ldr	r3, [r4, #4]
 8006dae:	dd0b      	ble.n	8006dc8 <_printf_float+0x19c>
 8006db0:	6121      	str	r1, [r4, #16]
 8006db2:	b913      	cbnz	r3, 8006dba <_printf_float+0x18e>
 8006db4:	6822      	ldr	r2, [r4, #0]
 8006db6:	07d0      	lsls	r0, r2, #31
 8006db8:	d502      	bpl.n	8006dc0 <_printf_float+0x194>
 8006dba:	3301      	adds	r3, #1
 8006dbc:	440b      	add	r3, r1
 8006dbe:	6123      	str	r3, [r4, #16]
 8006dc0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006dc2:	f04f 0900 	mov.w	r9, #0
 8006dc6:	e7db      	b.n	8006d80 <_printf_float+0x154>
 8006dc8:	b913      	cbnz	r3, 8006dd0 <_printf_float+0x1a4>
 8006dca:	6822      	ldr	r2, [r4, #0]
 8006dcc:	07d2      	lsls	r2, r2, #31
 8006dce:	d501      	bpl.n	8006dd4 <_printf_float+0x1a8>
 8006dd0:	3302      	adds	r3, #2
 8006dd2:	e7f4      	b.n	8006dbe <_printf_float+0x192>
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e7f2      	b.n	8006dbe <_printf_float+0x192>
 8006dd8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ddc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dde:	4299      	cmp	r1, r3
 8006de0:	db05      	blt.n	8006dee <_printf_float+0x1c2>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	6121      	str	r1, [r4, #16]
 8006de6:	07d8      	lsls	r0, r3, #31
 8006de8:	d5ea      	bpl.n	8006dc0 <_printf_float+0x194>
 8006dea:	1c4b      	adds	r3, r1, #1
 8006dec:	e7e7      	b.n	8006dbe <_printf_float+0x192>
 8006dee:	2900      	cmp	r1, #0
 8006df0:	bfd4      	ite	le
 8006df2:	f1c1 0202 	rsble	r2, r1, #2
 8006df6:	2201      	movgt	r2, #1
 8006df8:	4413      	add	r3, r2
 8006dfa:	e7e0      	b.n	8006dbe <_printf_float+0x192>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	055a      	lsls	r2, r3, #21
 8006e00:	d407      	bmi.n	8006e12 <_printf_float+0x1e6>
 8006e02:	6923      	ldr	r3, [r4, #16]
 8006e04:	4642      	mov	r2, r8
 8006e06:	4631      	mov	r1, r6
 8006e08:	4628      	mov	r0, r5
 8006e0a:	47b8      	blx	r7
 8006e0c:	3001      	adds	r0, #1
 8006e0e:	d12b      	bne.n	8006e68 <_printf_float+0x23c>
 8006e10:	e767      	b.n	8006ce2 <_printf_float+0xb6>
 8006e12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e16:	f240 80dd 	bls.w	8006fd4 <_printf_float+0x3a8>
 8006e1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2300      	movs	r3, #0
 8006e22:	f7f9 fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d033      	beq.n	8006e92 <_printf_float+0x266>
 8006e2a:	4a37      	ldr	r2, [pc, #220]	@ (8006f08 <_printf_float+0x2dc>)
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	f43f af54 	beq.w	8006ce2 <_printf_float+0xb6>
 8006e3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006e3e:	4543      	cmp	r3, r8
 8006e40:	db02      	blt.n	8006e48 <_printf_float+0x21c>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	07d8      	lsls	r0, r3, #31
 8006e46:	d50f      	bpl.n	8006e68 <_printf_float+0x23c>
 8006e48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e4c:	4631      	mov	r1, r6
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b8      	blx	r7
 8006e52:	3001      	adds	r0, #1
 8006e54:	f43f af45 	beq.w	8006ce2 <_printf_float+0xb6>
 8006e58:	f04f 0900 	mov.w	r9, #0
 8006e5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e60:	f104 0a1a 	add.w	sl, r4, #26
 8006e64:	45c8      	cmp	r8, r9
 8006e66:	dc09      	bgt.n	8006e7c <_printf_float+0x250>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	079b      	lsls	r3, r3, #30
 8006e6c:	f100 8103 	bmi.w	8007076 <_printf_float+0x44a>
 8006e70:	68e0      	ldr	r0, [r4, #12]
 8006e72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e74:	4298      	cmp	r0, r3
 8006e76:	bfb8      	it	lt
 8006e78:	4618      	movlt	r0, r3
 8006e7a:	e734      	b.n	8006ce6 <_printf_float+0xba>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	4652      	mov	r2, sl
 8006e80:	4631      	mov	r1, r6
 8006e82:	4628      	mov	r0, r5
 8006e84:	47b8      	blx	r7
 8006e86:	3001      	adds	r0, #1
 8006e88:	f43f af2b 	beq.w	8006ce2 <_printf_float+0xb6>
 8006e8c:	f109 0901 	add.w	r9, r9, #1
 8006e90:	e7e8      	b.n	8006e64 <_printf_float+0x238>
 8006e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	dc39      	bgt.n	8006f0c <_printf_float+0x2e0>
 8006e98:	4a1b      	ldr	r2, [pc, #108]	@ (8006f08 <_printf_float+0x2dc>)
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	47b8      	blx	r7
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f43f af1d 	beq.w	8006ce2 <_printf_float+0xb6>
 8006ea8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006eac:	ea59 0303 	orrs.w	r3, r9, r3
 8006eb0:	d102      	bne.n	8006eb8 <_printf_float+0x28c>
 8006eb2:	6823      	ldr	r3, [r4, #0]
 8006eb4:	07d9      	lsls	r1, r3, #31
 8006eb6:	d5d7      	bpl.n	8006e68 <_printf_float+0x23c>
 8006eb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ebc:	4631      	mov	r1, r6
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	47b8      	blx	r7
 8006ec2:	3001      	adds	r0, #1
 8006ec4:	f43f af0d 	beq.w	8006ce2 <_printf_float+0xb6>
 8006ec8:	f04f 0a00 	mov.w	sl, #0
 8006ecc:	f104 0b1a 	add.w	fp, r4, #26
 8006ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed2:	425b      	negs	r3, r3
 8006ed4:	4553      	cmp	r3, sl
 8006ed6:	dc01      	bgt.n	8006edc <_printf_float+0x2b0>
 8006ed8:	464b      	mov	r3, r9
 8006eda:	e793      	b.n	8006e04 <_printf_float+0x1d8>
 8006edc:	2301      	movs	r3, #1
 8006ede:	465a      	mov	r2, fp
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b8      	blx	r7
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	f43f aefb 	beq.w	8006ce2 <_printf_float+0xb6>
 8006eec:	f10a 0a01 	add.w	sl, sl, #1
 8006ef0:	e7ee      	b.n	8006ed0 <_printf_float+0x2a4>
 8006ef2:	bf00      	nop
 8006ef4:	7fefffff 	.word	0x7fefffff
 8006ef8:	0800b2e4 	.word	0x0800b2e4
 8006efc:	0800b2e0 	.word	0x0800b2e0
 8006f00:	0800b2ec 	.word	0x0800b2ec
 8006f04:	0800b2e8 	.word	0x0800b2e8
 8006f08:	0800b2f0 	.word	0x0800b2f0
 8006f0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f0e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f12:	4553      	cmp	r3, sl
 8006f14:	bfa8      	it	ge
 8006f16:	4653      	movge	r3, sl
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	4699      	mov	r9, r3
 8006f1c:	dc36      	bgt.n	8006f8c <_printf_float+0x360>
 8006f1e:	f04f 0b00 	mov.w	fp, #0
 8006f22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f26:	f104 021a 	add.w	r2, r4, #26
 8006f2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f2c:	9306      	str	r3, [sp, #24]
 8006f2e:	eba3 0309 	sub.w	r3, r3, r9
 8006f32:	455b      	cmp	r3, fp
 8006f34:	dc31      	bgt.n	8006f9a <_printf_float+0x36e>
 8006f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f38:	459a      	cmp	sl, r3
 8006f3a:	dc3a      	bgt.n	8006fb2 <_printf_float+0x386>
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	07da      	lsls	r2, r3, #31
 8006f40:	d437      	bmi.n	8006fb2 <_printf_float+0x386>
 8006f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f44:	ebaa 0903 	sub.w	r9, sl, r3
 8006f48:	9b06      	ldr	r3, [sp, #24]
 8006f4a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f4e:	4599      	cmp	r9, r3
 8006f50:	bfa8      	it	ge
 8006f52:	4699      	movge	r9, r3
 8006f54:	f1b9 0f00 	cmp.w	r9, #0
 8006f58:	dc33      	bgt.n	8006fc2 <_printf_float+0x396>
 8006f5a:	f04f 0800 	mov.w	r8, #0
 8006f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f62:	f104 0b1a 	add.w	fp, r4, #26
 8006f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f68:	ebaa 0303 	sub.w	r3, sl, r3
 8006f6c:	eba3 0309 	sub.w	r3, r3, r9
 8006f70:	4543      	cmp	r3, r8
 8006f72:	f77f af79 	ble.w	8006e68 <_printf_float+0x23c>
 8006f76:	2301      	movs	r3, #1
 8006f78:	465a      	mov	r2, fp
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	47b8      	blx	r7
 8006f80:	3001      	adds	r0, #1
 8006f82:	f43f aeae 	beq.w	8006ce2 <_printf_float+0xb6>
 8006f86:	f108 0801 	add.w	r8, r8, #1
 8006f8a:	e7ec      	b.n	8006f66 <_printf_float+0x33a>
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4628      	mov	r0, r5
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	d1c2      	bne.n	8006f1e <_printf_float+0x2f2>
 8006f98:	e6a3      	b.n	8006ce2 <_printf_float+0xb6>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	9206      	str	r2, [sp, #24]
 8006fa2:	47b8      	blx	r7
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	f43f ae9c 	beq.w	8006ce2 <_printf_float+0xb6>
 8006faa:	9a06      	ldr	r2, [sp, #24]
 8006fac:	f10b 0b01 	add.w	fp, fp, #1
 8006fb0:	e7bb      	b.n	8006f2a <_printf_float+0x2fe>
 8006fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4628      	mov	r0, r5
 8006fba:	47b8      	blx	r7
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	d1c0      	bne.n	8006f42 <_printf_float+0x316>
 8006fc0:	e68f      	b.n	8006ce2 <_printf_float+0xb6>
 8006fc2:	9a06      	ldr	r2, [sp, #24]
 8006fc4:	464b      	mov	r3, r9
 8006fc6:	4442      	add	r2, r8
 8006fc8:	4631      	mov	r1, r6
 8006fca:	4628      	mov	r0, r5
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d1c3      	bne.n	8006f5a <_printf_float+0x32e>
 8006fd2:	e686      	b.n	8006ce2 <_printf_float+0xb6>
 8006fd4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fd8:	f1ba 0f01 	cmp.w	sl, #1
 8006fdc:	dc01      	bgt.n	8006fe2 <_printf_float+0x3b6>
 8006fde:	07db      	lsls	r3, r3, #31
 8006fe0:	d536      	bpl.n	8007050 <_printf_float+0x424>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4642      	mov	r2, r8
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	f43f ae78 	beq.w	8006ce2 <_printf_float+0xb6>
 8006ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	47b8      	blx	r7
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	f43f ae70 	beq.w	8006ce2 <_printf_float+0xb6>
 8007002:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007006:	2200      	movs	r2, #0
 8007008:	2300      	movs	r3, #0
 800700a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800700e:	f7f9 fd5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007012:	b9c0      	cbnz	r0, 8007046 <_printf_float+0x41a>
 8007014:	4653      	mov	r3, sl
 8007016:	f108 0201 	add.w	r2, r8, #1
 800701a:	4631      	mov	r1, r6
 800701c:	4628      	mov	r0, r5
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	d10c      	bne.n	800703e <_printf_float+0x412>
 8007024:	e65d      	b.n	8006ce2 <_printf_float+0xb6>
 8007026:	2301      	movs	r3, #1
 8007028:	465a      	mov	r2, fp
 800702a:	4631      	mov	r1, r6
 800702c:	4628      	mov	r0, r5
 800702e:	47b8      	blx	r7
 8007030:	3001      	adds	r0, #1
 8007032:	f43f ae56 	beq.w	8006ce2 <_printf_float+0xb6>
 8007036:	f108 0801 	add.w	r8, r8, #1
 800703a:	45d0      	cmp	r8, sl
 800703c:	dbf3      	blt.n	8007026 <_printf_float+0x3fa>
 800703e:	464b      	mov	r3, r9
 8007040:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007044:	e6df      	b.n	8006e06 <_printf_float+0x1da>
 8007046:	f04f 0800 	mov.w	r8, #0
 800704a:	f104 0b1a 	add.w	fp, r4, #26
 800704e:	e7f4      	b.n	800703a <_printf_float+0x40e>
 8007050:	2301      	movs	r3, #1
 8007052:	4642      	mov	r2, r8
 8007054:	e7e1      	b.n	800701a <_printf_float+0x3ee>
 8007056:	2301      	movs	r3, #1
 8007058:	464a      	mov	r2, r9
 800705a:	4631      	mov	r1, r6
 800705c:	4628      	mov	r0, r5
 800705e:	47b8      	blx	r7
 8007060:	3001      	adds	r0, #1
 8007062:	f43f ae3e 	beq.w	8006ce2 <_printf_float+0xb6>
 8007066:	f108 0801 	add.w	r8, r8, #1
 800706a:	68e3      	ldr	r3, [r4, #12]
 800706c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800706e:	1a5b      	subs	r3, r3, r1
 8007070:	4543      	cmp	r3, r8
 8007072:	dcf0      	bgt.n	8007056 <_printf_float+0x42a>
 8007074:	e6fc      	b.n	8006e70 <_printf_float+0x244>
 8007076:	f04f 0800 	mov.w	r8, #0
 800707a:	f104 0919 	add.w	r9, r4, #25
 800707e:	e7f4      	b.n	800706a <_printf_float+0x43e>

08007080 <_printf_common>:
 8007080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007084:	4616      	mov	r6, r2
 8007086:	4698      	mov	r8, r3
 8007088:	688a      	ldr	r2, [r1, #8]
 800708a:	690b      	ldr	r3, [r1, #16]
 800708c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007090:	4293      	cmp	r3, r2
 8007092:	bfb8      	it	lt
 8007094:	4613      	movlt	r3, r2
 8007096:	6033      	str	r3, [r6, #0]
 8007098:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800709c:	4607      	mov	r7, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b10a      	cbz	r2, 80070a6 <_printf_common+0x26>
 80070a2:	3301      	adds	r3, #1
 80070a4:	6033      	str	r3, [r6, #0]
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	0699      	lsls	r1, r3, #26
 80070aa:	bf42      	ittt	mi
 80070ac:	6833      	ldrmi	r3, [r6, #0]
 80070ae:	3302      	addmi	r3, #2
 80070b0:	6033      	strmi	r3, [r6, #0]
 80070b2:	6825      	ldr	r5, [r4, #0]
 80070b4:	f015 0506 	ands.w	r5, r5, #6
 80070b8:	d106      	bne.n	80070c8 <_printf_common+0x48>
 80070ba:	f104 0a19 	add.w	sl, r4, #25
 80070be:	68e3      	ldr	r3, [r4, #12]
 80070c0:	6832      	ldr	r2, [r6, #0]
 80070c2:	1a9b      	subs	r3, r3, r2
 80070c4:	42ab      	cmp	r3, r5
 80070c6:	dc26      	bgt.n	8007116 <_printf_common+0x96>
 80070c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	3b00      	subs	r3, #0
 80070d0:	bf18      	it	ne
 80070d2:	2301      	movne	r3, #1
 80070d4:	0692      	lsls	r2, r2, #26
 80070d6:	d42b      	bmi.n	8007130 <_printf_common+0xb0>
 80070d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070dc:	4641      	mov	r1, r8
 80070de:	4638      	mov	r0, r7
 80070e0:	47c8      	blx	r9
 80070e2:	3001      	adds	r0, #1
 80070e4:	d01e      	beq.n	8007124 <_printf_common+0xa4>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	6922      	ldr	r2, [r4, #16]
 80070ea:	f003 0306 	and.w	r3, r3, #6
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	bf02      	ittt	eq
 80070f2:	68e5      	ldreq	r5, [r4, #12]
 80070f4:	6833      	ldreq	r3, [r6, #0]
 80070f6:	1aed      	subeq	r5, r5, r3
 80070f8:	68a3      	ldr	r3, [r4, #8]
 80070fa:	bf0c      	ite	eq
 80070fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007100:	2500      	movne	r5, #0
 8007102:	4293      	cmp	r3, r2
 8007104:	bfc4      	itt	gt
 8007106:	1a9b      	subgt	r3, r3, r2
 8007108:	18ed      	addgt	r5, r5, r3
 800710a:	2600      	movs	r6, #0
 800710c:	341a      	adds	r4, #26
 800710e:	42b5      	cmp	r5, r6
 8007110:	d11a      	bne.n	8007148 <_printf_common+0xc8>
 8007112:	2000      	movs	r0, #0
 8007114:	e008      	b.n	8007128 <_printf_common+0xa8>
 8007116:	2301      	movs	r3, #1
 8007118:	4652      	mov	r2, sl
 800711a:	4641      	mov	r1, r8
 800711c:	4638      	mov	r0, r7
 800711e:	47c8      	blx	r9
 8007120:	3001      	adds	r0, #1
 8007122:	d103      	bne.n	800712c <_printf_common+0xac>
 8007124:	f04f 30ff 	mov.w	r0, #4294967295
 8007128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712c:	3501      	adds	r5, #1
 800712e:	e7c6      	b.n	80070be <_printf_common+0x3e>
 8007130:	18e1      	adds	r1, r4, r3
 8007132:	1c5a      	adds	r2, r3, #1
 8007134:	2030      	movs	r0, #48	@ 0x30
 8007136:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800713a:	4422      	add	r2, r4
 800713c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007140:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007144:	3302      	adds	r3, #2
 8007146:	e7c7      	b.n	80070d8 <_printf_common+0x58>
 8007148:	2301      	movs	r3, #1
 800714a:	4622      	mov	r2, r4
 800714c:	4641      	mov	r1, r8
 800714e:	4638      	mov	r0, r7
 8007150:	47c8      	blx	r9
 8007152:	3001      	adds	r0, #1
 8007154:	d0e6      	beq.n	8007124 <_printf_common+0xa4>
 8007156:	3601      	adds	r6, #1
 8007158:	e7d9      	b.n	800710e <_printf_common+0x8e>
	...

0800715c <_printf_i>:
 800715c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007160:	7e0f      	ldrb	r7, [r1, #24]
 8007162:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007164:	2f78      	cmp	r7, #120	@ 0x78
 8007166:	4691      	mov	r9, r2
 8007168:	4680      	mov	r8, r0
 800716a:	460c      	mov	r4, r1
 800716c:	469a      	mov	sl, r3
 800716e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007172:	d807      	bhi.n	8007184 <_printf_i+0x28>
 8007174:	2f62      	cmp	r7, #98	@ 0x62
 8007176:	d80a      	bhi.n	800718e <_printf_i+0x32>
 8007178:	2f00      	cmp	r7, #0
 800717a:	f000 80d1 	beq.w	8007320 <_printf_i+0x1c4>
 800717e:	2f58      	cmp	r7, #88	@ 0x58
 8007180:	f000 80b8 	beq.w	80072f4 <_printf_i+0x198>
 8007184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007188:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800718c:	e03a      	b.n	8007204 <_printf_i+0xa8>
 800718e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007192:	2b15      	cmp	r3, #21
 8007194:	d8f6      	bhi.n	8007184 <_printf_i+0x28>
 8007196:	a101      	add	r1, pc, #4	@ (adr r1, 800719c <_printf_i+0x40>)
 8007198:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800719c:	080071f5 	.word	0x080071f5
 80071a0:	08007209 	.word	0x08007209
 80071a4:	08007185 	.word	0x08007185
 80071a8:	08007185 	.word	0x08007185
 80071ac:	08007185 	.word	0x08007185
 80071b0:	08007185 	.word	0x08007185
 80071b4:	08007209 	.word	0x08007209
 80071b8:	08007185 	.word	0x08007185
 80071bc:	08007185 	.word	0x08007185
 80071c0:	08007185 	.word	0x08007185
 80071c4:	08007185 	.word	0x08007185
 80071c8:	08007307 	.word	0x08007307
 80071cc:	08007233 	.word	0x08007233
 80071d0:	080072c1 	.word	0x080072c1
 80071d4:	08007185 	.word	0x08007185
 80071d8:	08007185 	.word	0x08007185
 80071dc:	08007329 	.word	0x08007329
 80071e0:	08007185 	.word	0x08007185
 80071e4:	08007233 	.word	0x08007233
 80071e8:	08007185 	.word	0x08007185
 80071ec:	08007185 	.word	0x08007185
 80071f0:	080072c9 	.word	0x080072c9
 80071f4:	6833      	ldr	r3, [r6, #0]
 80071f6:	1d1a      	adds	r2, r3, #4
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6032      	str	r2, [r6, #0]
 80071fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007200:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007204:	2301      	movs	r3, #1
 8007206:	e09c      	b.n	8007342 <_printf_i+0x1e6>
 8007208:	6833      	ldr	r3, [r6, #0]
 800720a:	6820      	ldr	r0, [r4, #0]
 800720c:	1d19      	adds	r1, r3, #4
 800720e:	6031      	str	r1, [r6, #0]
 8007210:	0606      	lsls	r6, r0, #24
 8007212:	d501      	bpl.n	8007218 <_printf_i+0xbc>
 8007214:	681d      	ldr	r5, [r3, #0]
 8007216:	e003      	b.n	8007220 <_printf_i+0xc4>
 8007218:	0645      	lsls	r5, r0, #25
 800721a:	d5fb      	bpl.n	8007214 <_printf_i+0xb8>
 800721c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007220:	2d00      	cmp	r5, #0
 8007222:	da03      	bge.n	800722c <_printf_i+0xd0>
 8007224:	232d      	movs	r3, #45	@ 0x2d
 8007226:	426d      	negs	r5, r5
 8007228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800722c:	4858      	ldr	r0, [pc, #352]	@ (8007390 <_printf_i+0x234>)
 800722e:	230a      	movs	r3, #10
 8007230:	e011      	b.n	8007256 <_printf_i+0xfa>
 8007232:	6821      	ldr	r1, [r4, #0]
 8007234:	6833      	ldr	r3, [r6, #0]
 8007236:	0608      	lsls	r0, r1, #24
 8007238:	f853 5b04 	ldr.w	r5, [r3], #4
 800723c:	d402      	bmi.n	8007244 <_printf_i+0xe8>
 800723e:	0649      	lsls	r1, r1, #25
 8007240:	bf48      	it	mi
 8007242:	b2ad      	uxthmi	r5, r5
 8007244:	2f6f      	cmp	r7, #111	@ 0x6f
 8007246:	4852      	ldr	r0, [pc, #328]	@ (8007390 <_printf_i+0x234>)
 8007248:	6033      	str	r3, [r6, #0]
 800724a:	bf14      	ite	ne
 800724c:	230a      	movne	r3, #10
 800724e:	2308      	moveq	r3, #8
 8007250:	2100      	movs	r1, #0
 8007252:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007256:	6866      	ldr	r6, [r4, #4]
 8007258:	60a6      	str	r6, [r4, #8]
 800725a:	2e00      	cmp	r6, #0
 800725c:	db05      	blt.n	800726a <_printf_i+0x10e>
 800725e:	6821      	ldr	r1, [r4, #0]
 8007260:	432e      	orrs	r6, r5
 8007262:	f021 0104 	bic.w	r1, r1, #4
 8007266:	6021      	str	r1, [r4, #0]
 8007268:	d04b      	beq.n	8007302 <_printf_i+0x1a6>
 800726a:	4616      	mov	r6, r2
 800726c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007270:	fb03 5711 	mls	r7, r3, r1, r5
 8007274:	5dc7      	ldrb	r7, [r0, r7]
 8007276:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800727a:	462f      	mov	r7, r5
 800727c:	42bb      	cmp	r3, r7
 800727e:	460d      	mov	r5, r1
 8007280:	d9f4      	bls.n	800726c <_printf_i+0x110>
 8007282:	2b08      	cmp	r3, #8
 8007284:	d10b      	bne.n	800729e <_printf_i+0x142>
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	07df      	lsls	r7, r3, #31
 800728a:	d508      	bpl.n	800729e <_printf_i+0x142>
 800728c:	6923      	ldr	r3, [r4, #16]
 800728e:	6861      	ldr	r1, [r4, #4]
 8007290:	4299      	cmp	r1, r3
 8007292:	bfde      	ittt	le
 8007294:	2330      	movle	r3, #48	@ 0x30
 8007296:	f806 3c01 	strble.w	r3, [r6, #-1]
 800729a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800729e:	1b92      	subs	r2, r2, r6
 80072a0:	6122      	str	r2, [r4, #16]
 80072a2:	f8cd a000 	str.w	sl, [sp]
 80072a6:	464b      	mov	r3, r9
 80072a8:	aa03      	add	r2, sp, #12
 80072aa:	4621      	mov	r1, r4
 80072ac:	4640      	mov	r0, r8
 80072ae:	f7ff fee7 	bl	8007080 <_printf_common>
 80072b2:	3001      	adds	r0, #1
 80072b4:	d14a      	bne.n	800734c <_printf_i+0x1f0>
 80072b6:	f04f 30ff 	mov.w	r0, #4294967295
 80072ba:	b004      	add	sp, #16
 80072bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	f043 0320 	orr.w	r3, r3, #32
 80072c6:	6023      	str	r3, [r4, #0]
 80072c8:	4832      	ldr	r0, [pc, #200]	@ (8007394 <_printf_i+0x238>)
 80072ca:	2778      	movs	r7, #120	@ 0x78
 80072cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072d0:	6823      	ldr	r3, [r4, #0]
 80072d2:	6831      	ldr	r1, [r6, #0]
 80072d4:	061f      	lsls	r7, r3, #24
 80072d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80072da:	d402      	bmi.n	80072e2 <_printf_i+0x186>
 80072dc:	065f      	lsls	r7, r3, #25
 80072de:	bf48      	it	mi
 80072e0:	b2ad      	uxthmi	r5, r5
 80072e2:	6031      	str	r1, [r6, #0]
 80072e4:	07d9      	lsls	r1, r3, #31
 80072e6:	bf44      	itt	mi
 80072e8:	f043 0320 	orrmi.w	r3, r3, #32
 80072ec:	6023      	strmi	r3, [r4, #0]
 80072ee:	b11d      	cbz	r5, 80072f8 <_printf_i+0x19c>
 80072f0:	2310      	movs	r3, #16
 80072f2:	e7ad      	b.n	8007250 <_printf_i+0xf4>
 80072f4:	4826      	ldr	r0, [pc, #152]	@ (8007390 <_printf_i+0x234>)
 80072f6:	e7e9      	b.n	80072cc <_printf_i+0x170>
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	f023 0320 	bic.w	r3, r3, #32
 80072fe:	6023      	str	r3, [r4, #0]
 8007300:	e7f6      	b.n	80072f0 <_printf_i+0x194>
 8007302:	4616      	mov	r6, r2
 8007304:	e7bd      	b.n	8007282 <_printf_i+0x126>
 8007306:	6833      	ldr	r3, [r6, #0]
 8007308:	6825      	ldr	r5, [r4, #0]
 800730a:	6961      	ldr	r1, [r4, #20]
 800730c:	1d18      	adds	r0, r3, #4
 800730e:	6030      	str	r0, [r6, #0]
 8007310:	062e      	lsls	r6, r5, #24
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	d501      	bpl.n	800731a <_printf_i+0x1be>
 8007316:	6019      	str	r1, [r3, #0]
 8007318:	e002      	b.n	8007320 <_printf_i+0x1c4>
 800731a:	0668      	lsls	r0, r5, #25
 800731c:	d5fb      	bpl.n	8007316 <_printf_i+0x1ba>
 800731e:	8019      	strh	r1, [r3, #0]
 8007320:	2300      	movs	r3, #0
 8007322:	6123      	str	r3, [r4, #16]
 8007324:	4616      	mov	r6, r2
 8007326:	e7bc      	b.n	80072a2 <_printf_i+0x146>
 8007328:	6833      	ldr	r3, [r6, #0]
 800732a:	1d1a      	adds	r2, r3, #4
 800732c:	6032      	str	r2, [r6, #0]
 800732e:	681e      	ldr	r6, [r3, #0]
 8007330:	6862      	ldr	r2, [r4, #4]
 8007332:	2100      	movs	r1, #0
 8007334:	4630      	mov	r0, r6
 8007336:	f7f8 ff4b 	bl	80001d0 <memchr>
 800733a:	b108      	cbz	r0, 8007340 <_printf_i+0x1e4>
 800733c:	1b80      	subs	r0, r0, r6
 800733e:	6060      	str	r0, [r4, #4]
 8007340:	6863      	ldr	r3, [r4, #4]
 8007342:	6123      	str	r3, [r4, #16]
 8007344:	2300      	movs	r3, #0
 8007346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800734a:	e7aa      	b.n	80072a2 <_printf_i+0x146>
 800734c:	6923      	ldr	r3, [r4, #16]
 800734e:	4632      	mov	r2, r6
 8007350:	4649      	mov	r1, r9
 8007352:	4640      	mov	r0, r8
 8007354:	47d0      	blx	sl
 8007356:	3001      	adds	r0, #1
 8007358:	d0ad      	beq.n	80072b6 <_printf_i+0x15a>
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	079b      	lsls	r3, r3, #30
 800735e:	d413      	bmi.n	8007388 <_printf_i+0x22c>
 8007360:	68e0      	ldr	r0, [r4, #12]
 8007362:	9b03      	ldr	r3, [sp, #12]
 8007364:	4298      	cmp	r0, r3
 8007366:	bfb8      	it	lt
 8007368:	4618      	movlt	r0, r3
 800736a:	e7a6      	b.n	80072ba <_printf_i+0x15e>
 800736c:	2301      	movs	r3, #1
 800736e:	4632      	mov	r2, r6
 8007370:	4649      	mov	r1, r9
 8007372:	4640      	mov	r0, r8
 8007374:	47d0      	blx	sl
 8007376:	3001      	adds	r0, #1
 8007378:	d09d      	beq.n	80072b6 <_printf_i+0x15a>
 800737a:	3501      	adds	r5, #1
 800737c:	68e3      	ldr	r3, [r4, #12]
 800737e:	9903      	ldr	r1, [sp, #12]
 8007380:	1a5b      	subs	r3, r3, r1
 8007382:	42ab      	cmp	r3, r5
 8007384:	dcf2      	bgt.n	800736c <_printf_i+0x210>
 8007386:	e7eb      	b.n	8007360 <_printf_i+0x204>
 8007388:	2500      	movs	r5, #0
 800738a:	f104 0619 	add.w	r6, r4, #25
 800738e:	e7f5      	b.n	800737c <_printf_i+0x220>
 8007390:	0800b2f2 	.word	0x0800b2f2
 8007394:	0800b303 	.word	0x0800b303

08007398 <_scanf_float>:
 8007398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800739c:	b087      	sub	sp, #28
 800739e:	4691      	mov	r9, r2
 80073a0:	9303      	str	r3, [sp, #12]
 80073a2:	688b      	ldr	r3, [r1, #8]
 80073a4:	1e5a      	subs	r2, r3, #1
 80073a6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80073aa:	bf81      	itttt	hi
 80073ac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80073b0:	eb03 0b05 	addhi.w	fp, r3, r5
 80073b4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073b8:	608b      	strhi	r3, [r1, #8]
 80073ba:	680b      	ldr	r3, [r1, #0]
 80073bc:	460a      	mov	r2, r1
 80073be:	f04f 0500 	mov.w	r5, #0
 80073c2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80073c6:	f842 3b1c 	str.w	r3, [r2], #28
 80073ca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80073ce:	4680      	mov	r8, r0
 80073d0:	460c      	mov	r4, r1
 80073d2:	bf98      	it	ls
 80073d4:	f04f 0b00 	movls.w	fp, #0
 80073d8:	9201      	str	r2, [sp, #4]
 80073da:	4616      	mov	r6, r2
 80073dc:	46aa      	mov	sl, r5
 80073de:	462f      	mov	r7, r5
 80073e0:	9502      	str	r5, [sp, #8]
 80073e2:	68a2      	ldr	r2, [r4, #8]
 80073e4:	b15a      	cbz	r2, 80073fe <_scanf_float+0x66>
 80073e6:	f8d9 3000 	ldr.w	r3, [r9]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	2b4e      	cmp	r3, #78	@ 0x4e
 80073ee:	d863      	bhi.n	80074b8 <_scanf_float+0x120>
 80073f0:	2b40      	cmp	r3, #64	@ 0x40
 80073f2:	d83b      	bhi.n	800746c <_scanf_float+0xd4>
 80073f4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80073f8:	b2c8      	uxtb	r0, r1
 80073fa:	280e      	cmp	r0, #14
 80073fc:	d939      	bls.n	8007472 <_scanf_float+0xda>
 80073fe:	b11f      	cbz	r7, 8007408 <_scanf_float+0x70>
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007406:	6023      	str	r3, [r4, #0]
 8007408:	f10a 3aff 	add.w	sl, sl, #4294967295
 800740c:	f1ba 0f01 	cmp.w	sl, #1
 8007410:	f200 8114 	bhi.w	800763c <_scanf_float+0x2a4>
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	429e      	cmp	r6, r3
 8007418:	f200 8105 	bhi.w	8007626 <_scanf_float+0x28e>
 800741c:	2001      	movs	r0, #1
 800741e:	b007      	add	sp, #28
 8007420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007424:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007428:	2a0d      	cmp	r2, #13
 800742a:	d8e8      	bhi.n	80073fe <_scanf_float+0x66>
 800742c:	a101      	add	r1, pc, #4	@ (adr r1, 8007434 <_scanf_float+0x9c>)
 800742e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007432:	bf00      	nop
 8007434:	0800757d 	.word	0x0800757d
 8007438:	080073ff 	.word	0x080073ff
 800743c:	080073ff 	.word	0x080073ff
 8007440:	080073ff 	.word	0x080073ff
 8007444:	080075d9 	.word	0x080075d9
 8007448:	080075b3 	.word	0x080075b3
 800744c:	080073ff 	.word	0x080073ff
 8007450:	080073ff 	.word	0x080073ff
 8007454:	0800758b 	.word	0x0800758b
 8007458:	080073ff 	.word	0x080073ff
 800745c:	080073ff 	.word	0x080073ff
 8007460:	080073ff 	.word	0x080073ff
 8007464:	080073ff 	.word	0x080073ff
 8007468:	08007547 	.word	0x08007547
 800746c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007470:	e7da      	b.n	8007428 <_scanf_float+0x90>
 8007472:	290e      	cmp	r1, #14
 8007474:	d8c3      	bhi.n	80073fe <_scanf_float+0x66>
 8007476:	a001      	add	r0, pc, #4	@ (adr r0, 800747c <_scanf_float+0xe4>)
 8007478:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800747c:	08007537 	.word	0x08007537
 8007480:	080073ff 	.word	0x080073ff
 8007484:	08007537 	.word	0x08007537
 8007488:	080075c7 	.word	0x080075c7
 800748c:	080073ff 	.word	0x080073ff
 8007490:	080074d9 	.word	0x080074d9
 8007494:	0800751d 	.word	0x0800751d
 8007498:	0800751d 	.word	0x0800751d
 800749c:	0800751d 	.word	0x0800751d
 80074a0:	0800751d 	.word	0x0800751d
 80074a4:	0800751d 	.word	0x0800751d
 80074a8:	0800751d 	.word	0x0800751d
 80074ac:	0800751d 	.word	0x0800751d
 80074b0:	0800751d 	.word	0x0800751d
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80074ba:	d809      	bhi.n	80074d0 <_scanf_float+0x138>
 80074bc:	2b60      	cmp	r3, #96	@ 0x60
 80074be:	d8b1      	bhi.n	8007424 <_scanf_float+0x8c>
 80074c0:	2b54      	cmp	r3, #84	@ 0x54
 80074c2:	d07b      	beq.n	80075bc <_scanf_float+0x224>
 80074c4:	2b59      	cmp	r3, #89	@ 0x59
 80074c6:	d19a      	bne.n	80073fe <_scanf_float+0x66>
 80074c8:	2d07      	cmp	r5, #7
 80074ca:	d198      	bne.n	80073fe <_scanf_float+0x66>
 80074cc:	2508      	movs	r5, #8
 80074ce:	e02f      	b.n	8007530 <_scanf_float+0x198>
 80074d0:	2b74      	cmp	r3, #116	@ 0x74
 80074d2:	d073      	beq.n	80075bc <_scanf_float+0x224>
 80074d4:	2b79      	cmp	r3, #121	@ 0x79
 80074d6:	e7f6      	b.n	80074c6 <_scanf_float+0x12e>
 80074d8:	6821      	ldr	r1, [r4, #0]
 80074da:	05c8      	lsls	r0, r1, #23
 80074dc:	d51e      	bpl.n	800751c <_scanf_float+0x184>
 80074de:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80074e2:	6021      	str	r1, [r4, #0]
 80074e4:	3701      	adds	r7, #1
 80074e6:	f1bb 0f00 	cmp.w	fp, #0
 80074ea:	d003      	beq.n	80074f4 <_scanf_float+0x15c>
 80074ec:	3201      	adds	r2, #1
 80074ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074f2:	60a2      	str	r2, [r4, #8]
 80074f4:	68a3      	ldr	r3, [r4, #8]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	60a3      	str	r3, [r4, #8]
 80074fa:	6923      	ldr	r3, [r4, #16]
 80074fc:	3301      	adds	r3, #1
 80074fe:	6123      	str	r3, [r4, #16]
 8007500:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007504:	3b01      	subs	r3, #1
 8007506:	2b00      	cmp	r3, #0
 8007508:	f8c9 3004 	str.w	r3, [r9, #4]
 800750c:	f340 8082 	ble.w	8007614 <_scanf_float+0x27c>
 8007510:	f8d9 3000 	ldr.w	r3, [r9]
 8007514:	3301      	adds	r3, #1
 8007516:	f8c9 3000 	str.w	r3, [r9]
 800751a:	e762      	b.n	80073e2 <_scanf_float+0x4a>
 800751c:	eb1a 0105 	adds.w	r1, sl, r5
 8007520:	f47f af6d 	bne.w	80073fe <_scanf_float+0x66>
 8007524:	6822      	ldr	r2, [r4, #0]
 8007526:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800752a:	6022      	str	r2, [r4, #0]
 800752c:	460d      	mov	r5, r1
 800752e:	468a      	mov	sl, r1
 8007530:	f806 3b01 	strb.w	r3, [r6], #1
 8007534:	e7de      	b.n	80074f4 <_scanf_float+0x15c>
 8007536:	6822      	ldr	r2, [r4, #0]
 8007538:	0610      	lsls	r0, r2, #24
 800753a:	f57f af60 	bpl.w	80073fe <_scanf_float+0x66>
 800753e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007542:	6022      	str	r2, [r4, #0]
 8007544:	e7f4      	b.n	8007530 <_scanf_float+0x198>
 8007546:	f1ba 0f00 	cmp.w	sl, #0
 800754a:	d10c      	bne.n	8007566 <_scanf_float+0x1ce>
 800754c:	b977      	cbnz	r7, 800756c <_scanf_float+0x1d4>
 800754e:	6822      	ldr	r2, [r4, #0]
 8007550:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007554:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007558:	d108      	bne.n	800756c <_scanf_float+0x1d4>
 800755a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800755e:	6022      	str	r2, [r4, #0]
 8007560:	f04f 0a01 	mov.w	sl, #1
 8007564:	e7e4      	b.n	8007530 <_scanf_float+0x198>
 8007566:	f1ba 0f02 	cmp.w	sl, #2
 800756a:	d050      	beq.n	800760e <_scanf_float+0x276>
 800756c:	2d01      	cmp	r5, #1
 800756e:	d002      	beq.n	8007576 <_scanf_float+0x1de>
 8007570:	2d04      	cmp	r5, #4
 8007572:	f47f af44 	bne.w	80073fe <_scanf_float+0x66>
 8007576:	3501      	adds	r5, #1
 8007578:	b2ed      	uxtb	r5, r5
 800757a:	e7d9      	b.n	8007530 <_scanf_float+0x198>
 800757c:	f1ba 0f01 	cmp.w	sl, #1
 8007580:	f47f af3d 	bne.w	80073fe <_scanf_float+0x66>
 8007584:	f04f 0a02 	mov.w	sl, #2
 8007588:	e7d2      	b.n	8007530 <_scanf_float+0x198>
 800758a:	b975      	cbnz	r5, 80075aa <_scanf_float+0x212>
 800758c:	2f00      	cmp	r7, #0
 800758e:	f47f af37 	bne.w	8007400 <_scanf_float+0x68>
 8007592:	6822      	ldr	r2, [r4, #0]
 8007594:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007598:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800759c:	f040 8103 	bne.w	80077a6 <_scanf_float+0x40e>
 80075a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075a4:	6022      	str	r2, [r4, #0]
 80075a6:	2501      	movs	r5, #1
 80075a8:	e7c2      	b.n	8007530 <_scanf_float+0x198>
 80075aa:	2d03      	cmp	r5, #3
 80075ac:	d0e3      	beq.n	8007576 <_scanf_float+0x1de>
 80075ae:	2d05      	cmp	r5, #5
 80075b0:	e7df      	b.n	8007572 <_scanf_float+0x1da>
 80075b2:	2d02      	cmp	r5, #2
 80075b4:	f47f af23 	bne.w	80073fe <_scanf_float+0x66>
 80075b8:	2503      	movs	r5, #3
 80075ba:	e7b9      	b.n	8007530 <_scanf_float+0x198>
 80075bc:	2d06      	cmp	r5, #6
 80075be:	f47f af1e 	bne.w	80073fe <_scanf_float+0x66>
 80075c2:	2507      	movs	r5, #7
 80075c4:	e7b4      	b.n	8007530 <_scanf_float+0x198>
 80075c6:	6822      	ldr	r2, [r4, #0]
 80075c8:	0591      	lsls	r1, r2, #22
 80075ca:	f57f af18 	bpl.w	80073fe <_scanf_float+0x66>
 80075ce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80075d2:	6022      	str	r2, [r4, #0]
 80075d4:	9702      	str	r7, [sp, #8]
 80075d6:	e7ab      	b.n	8007530 <_scanf_float+0x198>
 80075d8:	6822      	ldr	r2, [r4, #0]
 80075da:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80075de:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80075e2:	d005      	beq.n	80075f0 <_scanf_float+0x258>
 80075e4:	0550      	lsls	r0, r2, #21
 80075e6:	f57f af0a 	bpl.w	80073fe <_scanf_float+0x66>
 80075ea:	2f00      	cmp	r7, #0
 80075ec:	f000 80db 	beq.w	80077a6 <_scanf_float+0x40e>
 80075f0:	0591      	lsls	r1, r2, #22
 80075f2:	bf58      	it	pl
 80075f4:	9902      	ldrpl	r1, [sp, #8]
 80075f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075fa:	bf58      	it	pl
 80075fc:	1a79      	subpl	r1, r7, r1
 80075fe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007602:	bf58      	it	pl
 8007604:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007608:	6022      	str	r2, [r4, #0]
 800760a:	2700      	movs	r7, #0
 800760c:	e790      	b.n	8007530 <_scanf_float+0x198>
 800760e:	f04f 0a03 	mov.w	sl, #3
 8007612:	e78d      	b.n	8007530 <_scanf_float+0x198>
 8007614:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007618:	4649      	mov	r1, r9
 800761a:	4640      	mov	r0, r8
 800761c:	4798      	blx	r3
 800761e:	2800      	cmp	r0, #0
 8007620:	f43f aedf 	beq.w	80073e2 <_scanf_float+0x4a>
 8007624:	e6eb      	b.n	80073fe <_scanf_float+0x66>
 8007626:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800762a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800762e:	464a      	mov	r2, r9
 8007630:	4640      	mov	r0, r8
 8007632:	4798      	blx	r3
 8007634:	6923      	ldr	r3, [r4, #16]
 8007636:	3b01      	subs	r3, #1
 8007638:	6123      	str	r3, [r4, #16]
 800763a:	e6eb      	b.n	8007414 <_scanf_float+0x7c>
 800763c:	1e6b      	subs	r3, r5, #1
 800763e:	2b06      	cmp	r3, #6
 8007640:	d824      	bhi.n	800768c <_scanf_float+0x2f4>
 8007642:	2d02      	cmp	r5, #2
 8007644:	d836      	bhi.n	80076b4 <_scanf_float+0x31c>
 8007646:	9b01      	ldr	r3, [sp, #4]
 8007648:	429e      	cmp	r6, r3
 800764a:	f67f aee7 	bls.w	800741c <_scanf_float+0x84>
 800764e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007652:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007656:	464a      	mov	r2, r9
 8007658:	4640      	mov	r0, r8
 800765a:	4798      	blx	r3
 800765c:	6923      	ldr	r3, [r4, #16]
 800765e:	3b01      	subs	r3, #1
 8007660:	6123      	str	r3, [r4, #16]
 8007662:	e7f0      	b.n	8007646 <_scanf_float+0x2ae>
 8007664:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007668:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800766c:	464a      	mov	r2, r9
 800766e:	4640      	mov	r0, r8
 8007670:	4798      	blx	r3
 8007672:	6923      	ldr	r3, [r4, #16]
 8007674:	3b01      	subs	r3, #1
 8007676:	6123      	str	r3, [r4, #16]
 8007678:	f10a 3aff 	add.w	sl, sl, #4294967295
 800767c:	fa5f fa8a 	uxtb.w	sl, sl
 8007680:	f1ba 0f02 	cmp.w	sl, #2
 8007684:	d1ee      	bne.n	8007664 <_scanf_float+0x2cc>
 8007686:	3d03      	subs	r5, #3
 8007688:	b2ed      	uxtb	r5, r5
 800768a:	1b76      	subs	r6, r6, r5
 800768c:	6823      	ldr	r3, [r4, #0]
 800768e:	05da      	lsls	r2, r3, #23
 8007690:	d530      	bpl.n	80076f4 <_scanf_float+0x35c>
 8007692:	055b      	lsls	r3, r3, #21
 8007694:	d511      	bpl.n	80076ba <_scanf_float+0x322>
 8007696:	9b01      	ldr	r3, [sp, #4]
 8007698:	429e      	cmp	r6, r3
 800769a:	f67f aebf 	bls.w	800741c <_scanf_float+0x84>
 800769e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076a6:	464a      	mov	r2, r9
 80076a8:	4640      	mov	r0, r8
 80076aa:	4798      	blx	r3
 80076ac:	6923      	ldr	r3, [r4, #16]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	6123      	str	r3, [r4, #16]
 80076b2:	e7f0      	b.n	8007696 <_scanf_float+0x2fe>
 80076b4:	46aa      	mov	sl, r5
 80076b6:	46b3      	mov	fp, r6
 80076b8:	e7de      	b.n	8007678 <_scanf_float+0x2e0>
 80076ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076be:	6923      	ldr	r3, [r4, #16]
 80076c0:	2965      	cmp	r1, #101	@ 0x65
 80076c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80076c6:	f106 35ff 	add.w	r5, r6, #4294967295
 80076ca:	6123      	str	r3, [r4, #16]
 80076cc:	d00c      	beq.n	80076e8 <_scanf_float+0x350>
 80076ce:	2945      	cmp	r1, #69	@ 0x45
 80076d0:	d00a      	beq.n	80076e8 <_scanf_float+0x350>
 80076d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076d6:	464a      	mov	r2, r9
 80076d8:	4640      	mov	r0, r8
 80076da:	4798      	blx	r3
 80076dc:	6923      	ldr	r3, [r4, #16]
 80076de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076e2:	3b01      	subs	r3, #1
 80076e4:	1eb5      	subs	r5, r6, #2
 80076e6:	6123      	str	r3, [r4, #16]
 80076e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ec:	464a      	mov	r2, r9
 80076ee:	4640      	mov	r0, r8
 80076f0:	4798      	blx	r3
 80076f2:	462e      	mov	r6, r5
 80076f4:	6822      	ldr	r2, [r4, #0]
 80076f6:	f012 0210 	ands.w	r2, r2, #16
 80076fa:	d001      	beq.n	8007700 <_scanf_float+0x368>
 80076fc:	2000      	movs	r0, #0
 80076fe:	e68e      	b.n	800741e <_scanf_float+0x86>
 8007700:	7032      	strb	r2, [r6, #0]
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800770c:	d125      	bne.n	800775a <_scanf_float+0x3c2>
 800770e:	9b02      	ldr	r3, [sp, #8]
 8007710:	429f      	cmp	r7, r3
 8007712:	d00a      	beq.n	800772a <_scanf_float+0x392>
 8007714:	1bda      	subs	r2, r3, r7
 8007716:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800771a:	429e      	cmp	r6, r3
 800771c:	bf28      	it	cs
 800771e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007722:	4922      	ldr	r1, [pc, #136]	@ (80077ac <_scanf_float+0x414>)
 8007724:	4630      	mov	r0, r6
 8007726:	f000 f93d 	bl	80079a4 <siprintf>
 800772a:	9901      	ldr	r1, [sp, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	4640      	mov	r0, r8
 8007730:	f002 fc2a 	bl	8009f88 <_strtod_r>
 8007734:	9b03      	ldr	r3, [sp, #12]
 8007736:	6821      	ldr	r1, [r4, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f011 0f02 	tst.w	r1, #2
 800773e:	ec57 6b10 	vmov	r6, r7, d0
 8007742:	f103 0204 	add.w	r2, r3, #4
 8007746:	d015      	beq.n	8007774 <_scanf_float+0x3dc>
 8007748:	9903      	ldr	r1, [sp, #12]
 800774a:	600a      	str	r2, [r1, #0]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	e9c3 6700 	strd	r6, r7, [r3]
 8007752:	68e3      	ldr	r3, [r4, #12]
 8007754:	3301      	adds	r3, #1
 8007756:	60e3      	str	r3, [r4, #12]
 8007758:	e7d0      	b.n	80076fc <_scanf_float+0x364>
 800775a:	9b04      	ldr	r3, [sp, #16]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d0e4      	beq.n	800772a <_scanf_float+0x392>
 8007760:	9905      	ldr	r1, [sp, #20]
 8007762:	230a      	movs	r3, #10
 8007764:	3101      	adds	r1, #1
 8007766:	4640      	mov	r0, r8
 8007768:	f002 fc8e 	bl	800a088 <_strtol_r>
 800776c:	9b04      	ldr	r3, [sp, #16]
 800776e:	9e05      	ldr	r6, [sp, #20]
 8007770:	1ac2      	subs	r2, r0, r3
 8007772:	e7d0      	b.n	8007716 <_scanf_float+0x37e>
 8007774:	f011 0f04 	tst.w	r1, #4
 8007778:	9903      	ldr	r1, [sp, #12]
 800777a:	600a      	str	r2, [r1, #0]
 800777c:	d1e6      	bne.n	800774c <_scanf_float+0x3b4>
 800777e:	681d      	ldr	r5, [r3, #0]
 8007780:	4632      	mov	r2, r6
 8007782:	463b      	mov	r3, r7
 8007784:	4630      	mov	r0, r6
 8007786:	4639      	mov	r1, r7
 8007788:	f7f9 f9d0 	bl	8000b2c <__aeabi_dcmpun>
 800778c:	b128      	cbz	r0, 800779a <_scanf_float+0x402>
 800778e:	4808      	ldr	r0, [pc, #32]	@ (80077b0 <_scanf_float+0x418>)
 8007790:	f000 f9ee 	bl	8007b70 <nanf>
 8007794:	ed85 0a00 	vstr	s0, [r5]
 8007798:	e7db      	b.n	8007752 <_scanf_float+0x3ba>
 800779a:	4630      	mov	r0, r6
 800779c:	4639      	mov	r1, r7
 800779e:	f7f9 fa23 	bl	8000be8 <__aeabi_d2f>
 80077a2:	6028      	str	r0, [r5, #0]
 80077a4:	e7d5      	b.n	8007752 <_scanf_float+0x3ba>
 80077a6:	2700      	movs	r7, #0
 80077a8:	e62e      	b.n	8007408 <_scanf_float+0x70>
 80077aa:	bf00      	nop
 80077ac:	0800b314 	.word	0x0800b314
 80077b0:	0800b455 	.word	0x0800b455

080077b4 <std>:
 80077b4:	2300      	movs	r3, #0
 80077b6:	b510      	push	{r4, lr}
 80077b8:	4604      	mov	r4, r0
 80077ba:	e9c0 3300 	strd	r3, r3, [r0]
 80077be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077c2:	6083      	str	r3, [r0, #8]
 80077c4:	8181      	strh	r1, [r0, #12]
 80077c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80077c8:	81c2      	strh	r2, [r0, #14]
 80077ca:	6183      	str	r3, [r0, #24]
 80077cc:	4619      	mov	r1, r3
 80077ce:	2208      	movs	r2, #8
 80077d0:	305c      	adds	r0, #92	@ 0x5c
 80077d2:	f000 f94c 	bl	8007a6e <memset>
 80077d6:	4b0d      	ldr	r3, [pc, #52]	@ (800780c <std+0x58>)
 80077d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80077da:	4b0d      	ldr	r3, [pc, #52]	@ (8007810 <std+0x5c>)
 80077dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077de:	4b0d      	ldr	r3, [pc, #52]	@ (8007814 <std+0x60>)
 80077e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007818 <std+0x64>)
 80077e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80077e6:	4b0d      	ldr	r3, [pc, #52]	@ (800781c <std+0x68>)
 80077e8:	6224      	str	r4, [r4, #32]
 80077ea:	429c      	cmp	r4, r3
 80077ec:	d006      	beq.n	80077fc <std+0x48>
 80077ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077f2:	4294      	cmp	r4, r2
 80077f4:	d002      	beq.n	80077fc <std+0x48>
 80077f6:	33d0      	adds	r3, #208	@ 0xd0
 80077f8:	429c      	cmp	r4, r3
 80077fa:	d105      	bne.n	8007808 <std+0x54>
 80077fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007804:	f000 b9b0 	b.w	8007b68 <__retarget_lock_init_recursive>
 8007808:	bd10      	pop	{r4, pc}
 800780a:	bf00      	nop
 800780c:	080079e9 	.word	0x080079e9
 8007810:	08007a0b 	.word	0x08007a0b
 8007814:	08007a43 	.word	0x08007a43
 8007818:	08007a67 	.word	0x08007a67
 800781c:	2000038c 	.word	0x2000038c

08007820 <stdio_exit_handler>:
 8007820:	4a02      	ldr	r2, [pc, #8]	@ (800782c <stdio_exit_handler+0xc>)
 8007822:	4903      	ldr	r1, [pc, #12]	@ (8007830 <stdio_exit_handler+0x10>)
 8007824:	4803      	ldr	r0, [pc, #12]	@ (8007834 <stdio_exit_handler+0x14>)
 8007826:	f000 b869 	b.w	80078fc <_fwalk_sglue>
 800782a:	bf00      	nop
 800782c:	20000020 	.word	0x20000020
 8007830:	0800a445 	.word	0x0800a445
 8007834:	20000030 	.word	0x20000030

08007838 <cleanup_stdio>:
 8007838:	6841      	ldr	r1, [r0, #4]
 800783a:	4b0c      	ldr	r3, [pc, #48]	@ (800786c <cleanup_stdio+0x34>)
 800783c:	4299      	cmp	r1, r3
 800783e:	b510      	push	{r4, lr}
 8007840:	4604      	mov	r4, r0
 8007842:	d001      	beq.n	8007848 <cleanup_stdio+0x10>
 8007844:	f002 fdfe 	bl	800a444 <_fflush_r>
 8007848:	68a1      	ldr	r1, [r4, #8]
 800784a:	4b09      	ldr	r3, [pc, #36]	@ (8007870 <cleanup_stdio+0x38>)
 800784c:	4299      	cmp	r1, r3
 800784e:	d002      	beq.n	8007856 <cleanup_stdio+0x1e>
 8007850:	4620      	mov	r0, r4
 8007852:	f002 fdf7 	bl	800a444 <_fflush_r>
 8007856:	68e1      	ldr	r1, [r4, #12]
 8007858:	4b06      	ldr	r3, [pc, #24]	@ (8007874 <cleanup_stdio+0x3c>)
 800785a:	4299      	cmp	r1, r3
 800785c:	d004      	beq.n	8007868 <cleanup_stdio+0x30>
 800785e:	4620      	mov	r0, r4
 8007860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007864:	f002 bdee 	b.w	800a444 <_fflush_r>
 8007868:	bd10      	pop	{r4, pc}
 800786a:	bf00      	nop
 800786c:	2000038c 	.word	0x2000038c
 8007870:	200003f4 	.word	0x200003f4
 8007874:	2000045c 	.word	0x2000045c

08007878 <global_stdio_init.part.0>:
 8007878:	b510      	push	{r4, lr}
 800787a:	4b0b      	ldr	r3, [pc, #44]	@ (80078a8 <global_stdio_init.part.0+0x30>)
 800787c:	4c0b      	ldr	r4, [pc, #44]	@ (80078ac <global_stdio_init.part.0+0x34>)
 800787e:	4a0c      	ldr	r2, [pc, #48]	@ (80078b0 <global_stdio_init.part.0+0x38>)
 8007880:	601a      	str	r2, [r3, #0]
 8007882:	4620      	mov	r0, r4
 8007884:	2200      	movs	r2, #0
 8007886:	2104      	movs	r1, #4
 8007888:	f7ff ff94 	bl	80077b4 <std>
 800788c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007890:	2201      	movs	r2, #1
 8007892:	2109      	movs	r1, #9
 8007894:	f7ff ff8e 	bl	80077b4 <std>
 8007898:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800789c:	2202      	movs	r2, #2
 800789e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a2:	2112      	movs	r1, #18
 80078a4:	f7ff bf86 	b.w	80077b4 <std>
 80078a8:	200004c4 	.word	0x200004c4
 80078ac:	2000038c 	.word	0x2000038c
 80078b0:	08007821 	.word	0x08007821

080078b4 <__sfp_lock_acquire>:
 80078b4:	4801      	ldr	r0, [pc, #4]	@ (80078bc <__sfp_lock_acquire+0x8>)
 80078b6:	f000 b958 	b.w	8007b6a <__retarget_lock_acquire_recursive>
 80078ba:	bf00      	nop
 80078bc:	200004cd 	.word	0x200004cd

080078c0 <__sfp_lock_release>:
 80078c0:	4801      	ldr	r0, [pc, #4]	@ (80078c8 <__sfp_lock_release+0x8>)
 80078c2:	f000 b953 	b.w	8007b6c <__retarget_lock_release_recursive>
 80078c6:	bf00      	nop
 80078c8:	200004cd 	.word	0x200004cd

080078cc <__sinit>:
 80078cc:	b510      	push	{r4, lr}
 80078ce:	4604      	mov	r4, r0
 80078d0:	f7ff fff0 	bl	80078b4 <__sfp_lock_acquire>
 80078d4:	6a23      	ldr	r3, [r4, #32]
 80078d6:	b11b      	cbz	r3, 80078e0 <__sinit+0x14>
 80078d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078dc:	f7ff bff0 	b.w	80078c0 <__sfp_lock_release>
 80078e0:	4b04      	ldr	r3, [pc, #16]	@ (80078f4 <__sinit+0x28>)
 80078e2:	6223      	str	r3, [r4, #32]
 80078e4:	4b04      	ldr	r3, [pc, #16]	@ (80078f8 <__sinit+0x2c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1f5      	bne.n	80078d8 <__sinit+0xc>
 80078ec:	f7ff ffc4 	bl	8007878 <global_stdio_init.part.0>
 80078f0:	e7f2      	b.n	80078d8 <__sinit+0xc>
 80078f2:	bf00      	nop
 80078f4:	08007839 	.word	0x08007839
 80078f8:	200004c4 	.word	0x200004c4

080078fc <_fwalk_sglue>:
 80078fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007900:	4607      	mov	r7, r0
 8007902:	4688      	mov	r8, r1
 8007904:	4614      	mov	r4, r2
 8007906:	2600      	movs	r6, #0
 8007908:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800790c:	f1b9 0901 	subs.w	r9, r9, #1
 8007910:	d505      	bpl.n	800791e <_fwalk_sglue+0x22>
 8007912:	6824      	ldr	r4, [r4, #0]
 8007914:	2c00      	cmp	r4, #0
 8007916:	d1f7      	bne.n	8007908 <_fwalk_sglue+0xc>
 8007918:	4630      	mov	r0, r6
 800791a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800791e:	89ab      	ldrh	r3, [r5, #12]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d907      	bls.n	8007934 <_fwalk_sglue+0x38>
 8007924:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007928:	3301      	adds	r3, #1
 800792a:	d003      	beq.n	8007934 <_fwalk_sglue+0x38>
 800792c:	4629      	mov	r1, r5
 800792e:	4638      	mov	r0, r7
 8007930:	47c0      	blx	r8
 8007932:	4306      	orrs	r6, r0
 8007934:	3568      	adds	r5, #104	@ 0x68
 8007936:	e7e9      	b.n	800790c <_fwalk_sglue+0x10>

08007938 <sniprintf>:
 8007938:	b40c      	push	{r2, r3}
 800793a:	b530      	push	{r4, r5, lr}
 800793c:	4b18      	ldr	r3, [pc, #96]	@ (80079a0 <sniprintf+0x68>)
 800793e:	1e0c      	subs	r4, r1, #0
 8007940:	681d      	ldr	r5, [r3, #0]
 8007942:	b09d      	sub	sp, #116	@ 0x74
 8007944:	da08      	bge.n	8007958 <sniprintf+0x20>
 8007946:	238b      	movs	r3, #139	@ 0x8b
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	f04f 30ff 	mov.w	r0, #4294967295
 800794e:	b01d      	add	sp, #116	@ 0x74
 8007950:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007954:	b002      	add	sp, #8
 8007956:	4770      	bx	lr
 8007958:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800795c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007960:	f04f 0300 	mov.w	r3, #0
 8007964:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007966:	bf14      	ite	ne
 8007968:	f104 33ff 	addne.w	r3, r4, #4294967295
 800796c:	4623      	moveq	r3, r4
 800796e:	9304      	str	r3, [sp, #16]
 8007970:	9307      	str	r3, [sp, #28]
 8007972:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007976:	9002      	str	r0, [sp, #8]
 8007978:	9006      	str	r0, [sp, #24]
 800797a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800797e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007980:	ab21      	add	r3, sp, #132	@ 0x84
 8007982:	a902      	add	r1, sp, #8
 8007984:	4628      	mov	r0, r5
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	f002 fbdc 	bl	800a144 <_svfiprintf_r>
 800798c:	1c43      	adds	r3, r0, #1
 800798e:	bfbc      	itt	lt
 8007990:	238b      	movlt	r3, #139	@ 0x8b
 8007992:	602b      	strlt	r3, [r5, #0]
 8007994:	2c00      	cmp	r4, #0
 8007996:	d0da      	beq.n	800794e <sniprintf+0x16>
 8007998:	9b02      	ldr	r3, [sp, #8]
 800799a:	2200      	movs	r2, #0
 800799c:	701a      	strb	r2, [r3, #0]
 800799e:	e7d6      	b.n	800794e <sniprintf+0x16>
 80079a0:	2000002c 	.word	0x2000002c

080079a4 <siprintf>:
 80079a4:	b40e      	push	{r1, r2, r3}
 80079a6:	b510      	push	{r4, lr}
 80079a8:	b09d      	sub	sp, #116	@ 0x74
 80079aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80079ac:	9002      	str	r0, [sp, #8]
 80079ae:	9006      	str	r0, [sp, #24]
 80079b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80079b4:	480a      	ldr	r0, [pc, #40]	@ (80079e0 <siprintf+0x3c>)
 80079b6:	9107      	str	r1, [sp, #28]
 80079b8:	9104      	str	r1, [sp, #16]
 80079ba:	490a      	ldr	r1, [pc, #40]	@ (80079e4 <siprintf+0x40>)
 80079bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80079c0:	9105      	str	r1, [sp, #20]
 80079c2:	2400      	movs	r4, #0
 80079c4:	a902      	add	r1, sp, #8
 80079c6:	6800      	ldr	r0, [r0, #0]
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80079cc:	f002 fbba 	bl	800a144 <_svfiprintf_r>
 80079d0:	9b02      	ldr	r3, [sp, #8]
 80079d2:	701c      	strb	r4, [r3, #0]
 80079d4:	b01d      	add	sp, #116	@ 0x74
 80079d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079da:	b003      	add	sp, #12
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	2000002c 	.word	0x2000002c
 80079e4:	ffff0208 	.word	0xffff0208

080079e8 <__sread>:
 80079e8:	b510      	push	{r4, lr}
 80079ea:	460c      	mov	r4, r1
 80079ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079f0:	f000 f86c 	bl	8007acc <_read_r>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	bfab      	itete	ge
 80079f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079fa:	89a3      	ldrhlt	r3, [r4, #12]
 80079fc:	181b      	addge	r3, r3, r0
 80079fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a02:	bfac      	ite	ge
 8007a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a06:	81a3      	strhlt	r3, [r4, #12]
 8007a08:	bd10      	pop	{r4, pc}

08007a0a <__swrite>:
 8007a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0e:	461f      	mov	r7, r3
 8007a10:	898b      	ldrh	r3, [r1, #12]
 8007a12:	05db      	lsls	r3, r3, #23
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	4616      	mov	r6, r2
 8007a1a:	d505      	bpl.n	8007a28 <__swrite+0x1e>
 8007a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a20:	2302      	movs	r3, #2
 8007a22:	2200      	movs	r2, #0
 8007a24:	f000 f840 	bl	8007aa8 <_lseek_r>
 8007a28:	89a3      	ldrh	r3, [r4, #12]
 8007a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a32:	81a3      	strh	r3, [r4, #12]
 8007a34:	4632      	mov	r2, r6
 8007a36:	463b      	mov	r3, r7
 8007a38:	4628      	mov	r0, r5
 8007a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3e:	f000 b857 	b.w	8007af0 <_write_r>

08007a42 <__sseek>:
 8007a42:	b510      	push	{r4, lr}
 8007a44:	460c      	mov	r4, r1
 8007a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a4a:	f000 f82d 	bl	8007aa8 <_lseek_r>
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	bf15      	itete	ne
 8007a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a5e:	81a3      	strheq	r3, [r4, #12]
 8007a60:	bf18      	it	ne
 8007a62:	81a3      	strhne	r3, [r4, #12]
 8007a64:	bd10      	pop	{r4, pc}

08007a66 <__sclose>:
 8007a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6a:	f000 b80d 	b.w	8007a88 <_close_r>

08007a6e <memset>:
 8007a6e:	4402      	add	r2, r0
 8007a70:	4603      	mov	r3, r0
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d100      	bne.n	8007a78 <memset+0xa>
 8007a76:	4770      	bx	lr
 8007a78:	f803 1b01 	strb.w	r1, [r3], #1
 8007a7c:	e7f9      	b.n	8007a72 <memset+0x4>
	...

08007a80 <_localeconv_r>:
 8007a80:	4800      	ldr	r0, [pc, #0]	@ (8007a84 <_localeconv_r+0x4>)
 8007a82:	4770      	bx	lr
 8007a84:	2000016c 	.word	0x2000016c

08007a88 <_close_r>:
 8007a88:	b538      	push	{r3, r4, r5, lr}
 8007a8a:	4d06      	ldr	r5, [pc, #24]	@ (8007aa4 <_close_r+0x1c>)
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	4604      	mov	r4, r0
 8007a90:	4608      	mov	r0, r1
 8007a92:	602b      	str	r3, [r5, #0]
 8007a94:	f7fa f900 	bl	8001c98 <_close>
 8007a98:	1c43      	adds	r3, r0, #1
 8007a9a:	d102      	bne.n	8007aa2 <_close_r+0x1a>
 8007a9c:	682b      	ldr	r3, [r5, #0]
 8007a9e:	b103      	cbz	r3, 8007aa2 <_close_r+0x1a>
 8007aa0:	6023      	str	r3, [r4, #0]
 8007aa2:	bd38      	pop	{r3, r4, r5, pc}
 8007aa4:	200004c8 	.word	0x200004c8

08007aa8 <_lseek_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4d07      	ldr	r5, [pc, #28]	@ (8007ac8 <_lseek_r+0x20>)
 8007aac:	4604      	mov	r4, r0
 8007aae:	4608      	mov	r0, r1
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	602a      	str	r2, [r5, #0]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	f7fa f915 	bl	8001ce6 <_lseek>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_lseek_r+0x1e>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_lseek_r+0x1e>
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	200004c8 	.word	0x200004c8

08007acc <_read_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d07      	ldr	r5, [pc, #28]	@ (8007aec <_read_r+0x20>)
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	4608      	mov	r0, r1
 8007ad4:	4611      	mov	r1, r2
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	602a      	str	r2, [r5, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f7fa f8a3 	bl	8001c26 <_read>
 8007ae0:	1c43      	adds	r3, r0, #1
 8007ae2:	d102      	bne.n	8007aea <_read_r+0x1e>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	b103      	cbz	r3, 8007aea <_read_r+0x1e>
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	bd38      	pop	{r3, r4, r5, pc}
 8007aec:	200004c8 	.word	0x200004c8

08007af0 <_write_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4d07      	ldr	r5, [pc, #28]	@ (8007b10 <_write_r+0x20>)
 8007af4:	4604      	mov	r4, r0
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	2200      	movs	r2, #0
 8007afc:	602a      	str	r2, [r5, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	f7fa f8ae 	bl	8001c60 <_write>
 8007b04:	1c43      	adds	r3, r0, #1
 8007b06:	d102      	bne.n	8007b0e <_write_r+0x1e>
 8007b08:	682b      	ldr	r3, [r5, #0]
 8007b0a:	b103      	cbz	r3, 8007b0e <_write_r+0x1e>
 8007b0c:	6023      	str	r3, [r4, #0]
 8007b0e:	bd38      	pop	{r3, r4, r5, pc}
 8007b10:	200004c8 	.word	0x200004c8

08007b14 <__errno>:
 8007b14:	4b01      	ldr	r3, [pc, #4]	@ (8007b1c <__errno+0x8>)
 8007b16:	6818      	ldr	r0, [r3, #0]
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	2000002c 	.word	0x2000002c

08007b20 <__libc_init_array>:
 8007b20:	b570      	push	{r4, r5, r6, lr}
 8007b22:	4d0d      	ldr	r5, [pc, #52]	@ (8007b58 <__libc_init_array+0x38>)
 8007b24:	4c0d      	ldr	r4, [pc, #52]	@ (8007b5c <__libc_init_array+0x3c>)
 8007b26:	1b64      	subs	r4, r4, r5
 8007b28:	10a4      	asrs	r4, r4, #2
 8007b2a:	2600      	movs	r6, #0
 8007b2c:	42a6      	cmp	r6, r4
 8007b2e:	d109      	bne.n	8007b44 <__libc_init_array+0x24>
 8007b30:	4d0b      	ldr	r5, [pc, #44]	@ (8007b60 <__libc_init_array+0x40>)
 8007b32:	4c0c      	ldr	r4, [pc, #48]	@ (8007b64 <__libc_init_array+0x44>)
 8007b34:	f003 fb76 	bl	800b224 <_init>
 8007b38:	1b64      	subs	r4, r4, r5
 8007b3a:	10a4      	asrs	r4, r4, #2
 8007b3c:	2600      	movs	r6, #0
 8007b3e:	42a6      	cmp	r6, r4
 8007b40:	d105      	bne.n	8007b4e <__libc_init_array+0x2e>
 8007b42:	bd70      	pop	{r4, r5, r6, pc}
 8007b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b48:	4798      	blx	r3
 8007b4a:	3601      	adds	r6, #1
 8007b4c:	e7ee      	b.n	8007b2c <__libc_init_array+0xc>
 8007b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b52:	4798      	blx	r3
 8007b54:	3601      	adds	r6, #1
 8007b56:	e7f2      	b.n	8007b3e <__libc_init_array+0x1e>
 8007b58:	0800b714 	.word	0x0800b714
 8007b5c:	0800b714 	.word	0x0800b714
 8007b60:	0800b714 	.word	0x0800b714
 8007b64:	0800b718 	.word	0x0800b718

08007b68 <__retarget_lock_init_recursive>:
 8007b68:	4770      	bx	lr

08007b6a <__retarget_lock_acquire_recursive>:
 8007b6a:	4770      	bx	lr

08007b6c <__retarget_lock_release_recursive>:
 8007b6c:	4770      	bx	lr
	...

08007b70 <nanf>:
 8007b70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007b78 <nanf+0x8>
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	7fc00000 	.word	0x7fc00000

08007b7c <quorem>:
 8007b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b80:	6903      	ldr	r3, [r0, #16]
 8007b82:	690c      	ldr	r4, [r1, #16]
 8007b84:	42a3      	cmp	r3, r4
 8007b86:	4607      	mov	r7, r0
 8007b88:	db7e      	blt.n	8007c88 <quorem+0x10c>
 8007b8a:	3c01      	subs	r4, #1
 8007b8c:	f101 0814 	add.w	r8, r1, #20
 8007b90:	00a3      	lsls	r3, r4, #2
 8007b92:	f100 0514 	add.w	r5, r0, #20
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b9c:	9301      	str	r3, [sp, #4]
 8007b9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ba2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bae:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bb2:	d32e      	bcc.n	8007c12 <quorem+0x96>
 8007bb4:	f04f 0a00 	mov.w	sl, #0
 8007bb8:	46c4      	mov	ip, r8
 8007bba:	46ae      	mov	lr, r5
 8007bbc:	46d3      	mov	fp, sl
 8007bbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007bc2:	b298      	uxth	r0, r3
 8007bc4:	fb06 a000 	mla	r0, r6, r0, sl
 8007bc8:	0c02      	lsrs	r2, r0, #16
 8007bca:	0c1b      	lsrs	r3, r3, #16
 8007bcc:	fb06 2303 	mla	r3, r6, r3, r2
 8007bd0:	f8de 2000 	ldr.w	r2, [lr]
 8007bd4:	b280      	uxth	r0, r0
 8007bd6:	b292      	uxth	r2, r2
 8007bd8:	1a12      	subs	r2, r2, r0
 8007bda:	445a      	add	r2, fp
 8007bdc:	f8de 0000 	ldr.w	r0, [lr]
 8007be0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007bea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007bee:	b292      	uxth	r2, r2
 8007bf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007bf4:	45e1      	cmp	r9, ip
 8007bf6:	f84e 2b04 	str.w	r2, [lr], #4
 8007bfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007bfe:	d2de      	bcs.n	8007bbe <quorem+0x42>
 8007c00:	9b00      	ldr	r3, [sp, #0]
 8007c02:	58eb      	ldr	r3, [r5, r3]
 8007c04:	b92b      	cbnz	r3, 8007c12 <quorem+0x96>
 8007c06:	9b01      	ldr	r3, [sp, #4]
 8007c08:	3b04      	subs	r3, #4
 8007c0a:	429d      	cmp	r5, r3
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	d32f      	bcc.n	8007c70 <quorem+0xf4>
 8007c10:	613c      	str	r4, [r7, #16]
 8007c12:	4638      	mov	r0, r7
 8007c14:	f001 f9c8 	bl	8008fa8 <__mcmp>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	db25      	blt.n	8007c68 <quorem+0xec>
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	2000      	movs	r0, #0
 8007c20:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c24:	f8d1 c000 	ldr.w	ip, [r1]
 8007c28:	fa1f fe82 	uxth.w	lr, r2
 8007c2c:	fa1f f38c 	uxth.w	r3, ip
 8007c30:	eba3 030e 	sub.w	r3, r3, lr
 8007c34:	4403      	add	r3, r0
 8007c36:	0c12      	lsrs	r2, r2, #16
 8007c38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c46:	45c1      	cmp	r9, r8
 8007c48:	f841 3b04 	str.w	r3, [r1], #4
 8007c4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c50:	d2e6      	bcs.n	8007c20 <quorem+0xa4>
 8007c52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c5a:	b922      	cbnz	r2, 8007c66 <quorem+0xea>
 8007c5c:	3b04      	subs	r3, #4
 8007c5e:	429d      	cmp	r5, r3
 8007c60:	461a      	mov	r2, r3
 8007c62:	d30b      	bcc.n	8007c7c <quorem+0x100>
 8007c64:	613c      	str	r4, [r7, #16]
 8007c66:	3601      	adds	r6, #1
 8007c68:	4630      	mov	r0, r6
 8007c6a:	b003      	add	sp, #12
 8007c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	3b04      	subs	r3, #4
 8007c74:	2a00      	cmp	r2, #0
 8007c76:	d1cb      	bne.n	8007c10 <quorem+0x94>
 8007c78:	3c01      	subs	r4, #1
 8007c7a:	e7c6      	b.n	8007c0a <quorem+0x8e>
 8007c7c:	6812      	ldr	r2, [r2, #0]
 8007c7e:	3b04      	subs	r3, #4
 8007c80:	2a00      	cmp	r2, #0
 8007c82:	d1ef      	bne.n	8007c64 <quorem+0xe8>
 8007c84:	3c01      	subs	r4, #1
 8007c86:	e7ea      	b.n	8007c5e <quorem+0xe2>
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e7ee      	b.n	8007c6a <quorem+0xee>
 8007c8c:	0000      	movs	r0, r0
	...

08007c90 <_dtoa_r>:
 8007c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c94:	69c7      	ldr	r7, [r0, #28]
 8007c96:	b097      	sub	sp, #92	@ 0x5c
 8007c98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c9c:	ec55 4b10 	vmov	r4, r5, d0
 8007ca0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007ca2:	9107      	str	r1, [sp, #28]
 8007ca4:	4681      	mov	r9, r0
 8007ca6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ca8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007caa:	b97f      	cbnz	r7, 8007ccc <_dtoa_r+0x3c>
 8007cac:	2010      	movs	r0, #16
 8007cae:	f000 fe09 	bl	80088c4 <malloc>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8007cb8:	b920      	cbnz	r0, 8007cc4 <_dtoa_r+0x34>
 8007cba:	4ba9      	ldr	r3, [pc, #676]	@ (8007f60 <_dtoa_r+0x2d0>)
 8007cbc:	21ef      	movs	r1, #239	@ 0xef
 8007cbe:	48a9      	ldr	r0, [pc, #676]	@ (8007f64 <_dtoa_r+0x2d4>)
 8007cc0:	f002 fc3a 	bl	800a538 <__assert_func>
 8007cc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007cc8:	6007      	str	r7, [r0, #0]
 8007cca:	60c7      	str	r7, [r0, #12]
 8007ccc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007cd0:	6819      	ldr	r1, [r3, #0]
 8007cd2:	b159      	cbz	r1, 8007cec <_dtoa_r+0x5c>
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	604a      	str	r2, [r1, #4]
 8007cd8:	2301      	movs	r3, #1
 8007cda:	4093      	lsls	r3, r2
 8007cdc:	608b      	str	r3, [r1, #8]
 8007cde:	4648      	mov	r0, r9
 8007ce0:	f000 fee6 	bl	8008ab0 <_Bfree>
 8007ce4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	1e2b      	subs	r3, r5, #0
 8007cee:	bfb9      	ittee	lt
 8007cf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007cf4:	9305      	strlt	r3, [sp, #20]
 8007cf6:	2300      	movge	r3, #0
 8007cf8:	6033      	strge	r3, [r6, #0]
 8007cfa:	9f05      	ldr	r7, [sp, #20]
 8007cfc:	4b9a      	ldr	r3, [pc, #616]	@ (8007f68 <_dtoa_r+0x2d8>)
 8007cfe:	bfbc      	itt	lt
 8007d00:	2201      	movlt	r2, #1
 8007d02:	6032      	strlt	r2, [r6, #0]
 8007d04:	43bb      	bics	r3, r7
 8007d06:	d112      	bne.n	8007d2e <_dtoa_r+0x9e>
 8007d08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d0e:	6013      	str	r3, [r2, #0]
 8007d10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d14:	4323      	orrs	r3, r4
 8007d16:	f000 855a 	beq.w	80087ce <_dtoa_r+0xb3e>
 8007d1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f7c <_dtoa_r+0x2ec>
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f000 855c 	beq.w	80087de <_dtoa_r+0xb4e>
 8007d26:	f10a 0303 	add.w	r3, sl, #3
 8007d2a:	f000 bd56 	b.w	80087da <_dtoa_r+0xb4a>
 8007d2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007d32:	2200      	movs	r2, #0
 8007d34:	ec51 0b17 	vmov	r0, r1, d7
 8007d38:	2300      	movs	r3, #0
 8007d3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007d3e:	f7f8 fec3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d42:	4680      	mov	r8, r0
 8007d44:	b158      	cbz	r0, 8007d5e <_dtoa_r+0xce>
 8007d46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d48:	2301      	movs	r3, #1
 8007d4a:	6013      	str	r3, [r2, #0]
 8007d4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d4e:	b113      	cbz	r3, 8007d56 <_dtoa_r+0xc6>
 8007d50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d52:	4b86      	ldr	r3, [pc, #536]	@ (8007f6c <_dtoa_r+0x2dc>)
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f80 <_dtoa_r+0x2f0>
 8007d5a:	f000 bd40 	b.w	80087de <_dtoa_r+0xb4e>
 8007d5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007d62:	aa14      	add	r2, sp, #80	@ 0x50
 8007d64:	a915      	add	r1, sp, #84	@ 0x54
 8007d66:	4648      	mov	r0, r9
 8007d68:	f001 fa3e 	bl	80091e8 <__d2b>
 8007d6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d70:	9002      	str	r0, [sp, #8]
 8007d72:	2e00      	cmp	r6, #0
 8007d74:	d078      	beq.n	8007e68 <_dtoa_r+0x1d8>
 8007d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d90:	4619      	mov	r1, r3
 8007d92:	2200      	movs	r2, #0
 8007d94:	4b76      	ldr	r3, [pc, #472]	@ (8007f70 <_dtoa_r+0x2e0>)
 8007d96:	f7f8 fa77 	bl	8000288 <__aeabi_dsub>
 8007d9a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007f48 <_dtoa_r+0x2b8>)
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f7f8 fc2a 	bl	80005f8 <__aeabi_dmul>
 8007da4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007f50 <_dtoa_r+0x2c0>)
 8007da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007daa:	f7f8 fa6f 	bl	800028c <__adddf3>
 8007dae:	4604      	mov	r4, r0
 8007db0:	4630      	mov	r0, r6
 8007db2:	460d      	mov	r5, r1
 8007db4:	f7f8 fbb6 	bl	8000524 <__aeabi_i2d>
 8007db8:	a367      	add	r3, pc, #412	@ (adr r3, 8007f58 <_dtoa_r+0x2c8>)
 8007dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbe:	f7f8 fc1b 	bl	80005f8 <__aeabi_dmul>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4629      	mov	r1, r5
 8007dca:	f7f8 fa5f 	bl	800028c <__adddf3>
 8007dce:	4604      	mov	r4, r0
 8007dd0:	460d      	mov	r5, r1
 8007dd2:	f7f8 fec1 	bl	8000b58 <__aeabi_d2iz>
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	4607      	mov	r7, r0
 8007dda:	2300      	movs	r3, #0
 8007ddc:	4620      	mov	r0, r4
 8007dde:	4629      	mov	r1, r5
 8007de0:	f7f8 fe7c 	bl	8000adc <__aeabi_dcmplt>
 8007de4:	b140      	cbz	r0, 8007df8 <_dtoa_r+0x168>
 8007de6:	4638      	mov	r0, r7
 8007de8:	f7f8 fb9c 	bl	8000524 <__aeabi_i2d>
 8007dec:	4622      	mov	r2, r4
 8007dee:	462b      	mov	r3, r5
 8007df0:	f7f8 fe6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007df4:	b900      	cbnz	r0, 8007df8 <_dtoa_r+0x168>
 8007df6:	3f01      	subs	r7, #1
 8007df8:	2f16      	cmp	r7, #22
 8007dfa:	d852      	bhi.n	8007ea2 <_dtoa_r+0x212>
 8007dfc:	4b5d      	ldr	r3, [pc, #372]	@ (8007f74 <_dtoa_r+0x2e4>)
 8007dfe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e0a:	f7f8 fe67 	bl	8000adc <__aeabi_dcmplt>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	d049      	beq.n	8007ea6 <_dtoa_r+0x216>
 8007e12:	3f01      	subs	r7, #1
 8007e14:	2300      	movs	r3, #0
 8007e16:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e1a:	1b9b      	subs	r3, r3, r6
 8007e1c:	1e5a      	subs	r2, r3, #1
 8007e1e:	bf45      	ittet	mi
 8007e20:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e24:	9300      	strmi	r3, [sp, #0]
 8007e26:	2300      	movpl	r3, #0
 8007e28:	2300      	movmi	r3, #0
 8007e2a:	9206      	str	r2, [sp, #24]
 8007e2c:	bf54      	ite	pl
 8007e2e:	9300      	strpl	r3, [sp, #0]
 8007e30:	9306      	strmi	r3, [sp, #24]
 8007e32:	2f00      	cmp	r7, #0
 8007e34:	db39      	blt.n	8007eaa <_dtoa_r+0x21a>
 8007e36:	9b06      	ldr	r3, [sp, #24]
 8007e38:	970d      	str	r7, [sp, #52]	@ 0x34
 8007e3a:	443b      	add	r3, r7
 8007e3c:	9306      	str	r3, [sp, #24]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9308      	str	r3, [sp, #32]
 8007e42:	9b07      	ldr	r3, [sp, #28]
 8007e44:	2b09      	cmp	r3, #9
 8007e46:	d863      	bhi.n	8007f10 <_dtoa_r+0x280>
 8007e48:	2b05      	cmp	r3, #5
 8007e4a:	bfc4      	itt	gt
 8007e4c:	3b04      	subgt	r3, #4
 8007e4e:	9307      	strgt	r3, [sp, #28]
 8007e50:	9b07      	ldr	r3, [sp, #28]
 8007e52:	f1a3 0302 	sub.w	r3, r3, #2
 8007e56:	bfcc      	ite	gt
 8007e58:	2400      	movgt	r4, #0
 8007e5a:	2401      	movle	r4, #1
 8007e5c:	2b03      	cmp	r3, #3
 8007e5e:	d863      	bhi.n	8007f28 <_dtoa_r+0x298>
 8007e60:	e8df f003 	tbb	[pc, r3]
 8007e64:	2b375452 	.word	0x2b375452
 8007e68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e6c:	441e      	add	r6, r3
 8007e6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	bfc1      	itttt	gt
 8007e76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e7a:	409f      	lslgt	r7, r3
 8007e7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e80:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e84:	bfd6      	itet	le
 8007e86:	f1c3 0320 	rsble	r3, r3, #32
 8007e8a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e8e:	fa04 f003 	lslle.w	r0, r4, r3
 8007e92:	f7f8 fb37 	bl	8000504 <__aeabi_ui2d>
 8007e96:	2201      	movs	r2, #1
 8007e98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e9c:	3e01      	subs	r6, #1
 8007e9e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ea0:	e776      	b.n	8007d90 <_dtoa_r+0x100>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e7b7      	b.n	8007e16 <_dtoa_r+0x186>
 8007ea6:	9010      	str	r0, [sp, #64]	@ 0x40
 8007ea8:	e7b6      	b.n	8007e18 <_dtoa_r+0x188>
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	1bdb      	subs	r3, r3, r7
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	427b      	negs	r3, r7
 8007eb2:	9308      	str	r3, [sp, #32]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007eb8:	e7c3      	b.n	8007e42 <_dtoa_r+0x1b2>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ebe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ec0:	eb07 0b03 	add.w	fp, r7, r3
 8007ec4:	f10b 0301 	add.w	r3, fp, #1
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	9303      	str	r3, [sp, #12]
 8007ecc:	bfb8      	it	lt
 8007ece:	2301      	movlt	r3, #1
 8007ed0:	e006      	b.n	8007ee0 <_dtoa_r+0x250>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ed6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	dd28      	ble.n	8007f2e <_dtoa_r+0x29e>
 8007edc:	469b      	mov	fp, r3
 8007ede:	9303      	str	r3, [sp, #12]
 8007ee0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	2204      	movs	r2, #4
 8007ee8:	f102 0514 	add.w	r5, r2, #20
 8007eec:	429d      	cmp	r5, r3
 8007eee:	d926      	bls.n	8007f3e <_dtoa_r+0x2ae>
 8007ef0:	6041      	str	r1, [r0, #4]
 8007ef2:	4648      	mov	r0, r9
 8007ef4:	f000 fd9c 	bl	8008a30 <_Balloc>
 8007ef8:	4682      	mov	sl, r0
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d142      	bne.n	8007f84 <_dtoa_r+0x2f4>
 8007efe:	4b1e      	ldr	r3, [pc, #120]	@ (8007f78 <_dtoa_r+0x2e8>)
 8007f00:	4602      	mov	r2, r0
 8007f02:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f06:	e6da      	b.n	8007cbe <_dtoa_r+0x2e>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	e7e3      	b.n	8007ed4 <_dtoa_r+0x244>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	e7d5      	b.n	8007ebc <_dtoa_r+0x22c>
 8007f10:	2401      	movs	r4, #1
 8007f12:	2300      	movs	r3, #0
 8007f14:	9307      	str	r3, [sp, #28]
 8007f16:	9409      	str	r4, [sp, #36]	@ 0x24
 8007f18:	f04f 3bff 	mov.w	fp, #4294967295
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f22:	2312      	movs	r3, #18
 8007f24:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f26:	e7db      	b.n	8007ee0 <_dtoa_r+0x250>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f2c:	e7f4      	b.n	8007f18 <_dtoa_r+0x288>
 8007f2e:	f04f 0b01 	mov.w	fp, #1
 8007f32:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f36:	465b      	mov	r3, fp
 8007f38:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007f3c:	e7d0      	b.n	8007ee0 <_dtoa_r+0x250>
 8007f3e:	3101      	adds	r1, #1
 8007f40:	0052      	lsls	r2, r2, #1
 8007f42:	e7d1      	b.n	8007ee8 <_dtoa_r+0x258>
 8007f44:	f3af 8000 	nop.w
 8007f48:	636f4361 	.word	0x636f4361
 8007f4c:	3fd287a7 	.word	0x3fd287a7
 8007f50:	8b60c8b3 	.word	0x8b60c8b3
 8007f54:	3fc68a28 	.word	0x3fc68a28
 8007f58:	509f79fb 	.word	0x509f79fb
 8007f5c:	3fd34413 	.word	0x3fd34413
 8007f60:	0800b326 	.word	0x0800b326
 8007f64:	0800b33d 	.word	0x0800b33d
 8007f68:	7ff00000 	.word	0x7ff00000
 8007f6c:	0800b2f1 	.word	0x0800b2f1
 8007f70:	3ff80000 	.word	0x3ff80000
 8007f74:	0800b4f0 	.word	0x0800b4f0
 8007f78:	0800b395 	.word	0x0800b395
 8007f7c:	0800b322 	.word	0x0800b322
 8007f80:	0800b2f0 	.word	0x0800b2f0
 8007f84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f88:	6018      	str	r0, [r3, #0]
 8007f8a:	9b03      	ldr	r3, [sp, #12]
 8007f8c:	2b0e      	cmp	r3, #14
 8007f8e:	f200 80a1 	bhi.w	80080d4 <_dtoa_r+0x444>
 8007f92:	2c00      	cmp	r4, #0
 8007f94:	f000 809e 	beq.w	80080d4 <_dtoa_r+0x444>
 8007f98:	2f00      	cmp	r7, #0
 8007f9a:	dd33      	ble.n	8008004 <_dtoa_r+0x374>
 8007f9c:	4b9c      	ldr	r3, [pc, #624]	@ (8008210 <_dtoa_r+0x580>)
 8007f9e:	f007 020f 	and.w	r2, r7, #15
 8007fa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fa6:	ed93 7b00 	vldr	d7, [r3]
 8007faa:	05f8      	lsls	r0, r7, #23
 8007fac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007fb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007fb4:	d516      	bpl.n	8007fe4 <_dtoa_r+0x354>
 8007fb6:	4b97      	ldr	r3, [pc, #604]	@ (8008214 <_dtoa_r+0x584>)
 8007fb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fc0:	f7f8 fc44 	bl	800084c <__aeabi_ddiv>
 8007fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fc8:	f004 040f 	and.w	r4, r4, #15
 8007fcc:	2603      	movs	r6, #3
 8007fce:	4d91      	ldr	r5, [pc, #580]	@ (8008214 <_dtoa_r+0x584>)
 8007fd0:	b954      	cbnz	r4, 8007fe8 <_dtoa_r+0x358>
 8007fd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fda:	f7f8 fc37 	bl	800084c <__aeabi_ddiv>
 8007fde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fe2:	e028      	b.n	8008036 <_dtoa_r+0x3a6>
 8007fe4:	2602      	movs	r6, #2
 8007fe6:	e7f2      	b.n	8007fce <_dtoa_r+0x33e>
 8007fe8:	07e1      	lsls	r1, r4, #31
 8007fea:	d508      	bpl.n	8007ffe <_dtoa_r+0x36e>
 8007fec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ff0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ff4:	f7f8 fb00 	bl	80005f8 <__aeabi_dmul>
 8007ff8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ffc:	3601      	adds	r6, #1
 8007ffe:	1064      	asrs	r4, r4, #1
 8008000:	3508      	adds	r5, #8
 8008002:	e7e5      	b.n	8007fd0 <_dtoa_r+0x340>
 8008004:	f000 80af 	beq.w	8008166 <_dtoa_r+0x4d6>
 8008008:	427c      	negs	r4, r7
 800800a:	4b81      	ldr	r3, [pc, #516]	@ (8008210 <_dtoa_r+0x580>)
 800800c:	4d81      	ldr	r5, [pc, #516]	@ (8008214 <_dtoa_r+0x584>)
 800800e:	f004 020f 	and.w	r2, r4, #15
 8008012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800801e:	f7f8 faeb 	bl	80005f8 <__aeabi_dmul>
 8008022:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008026:	1124      	asrs	r4, r4, #4
 8008028:	2300      	movs	r3, #0
 800802a:	2602      	movs	r6, #2
 800802c:	2c00      	cmp	r4, #0
 800802e:	f040 808f 	bne.w	8008150 <_dtoa_r+0x4c0>
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1d3      	bne.n	8007fde <_dtoa_r+0x34e>
 8008036:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008038:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8094 	beq.w	800816a <_dtoa_r+0x4da>
 8008042:	4b75      	ldr	r3, [pc, #468]	@ (8008218 <_dtoa_r+0x588>)
 8008044:	2200      	movs	r2, #0
 8008046:	4620      	mov	r0, r4
 8008048:	4629      	mov	r1, r5
 800804a:	f7f8 fd47 	bl	8000adc <__aeabi_dcmplt>
 800804e:	2800      	cmp	r0, #0
 8008050:	f000 808b 	beq.w	800816a <_dtoa_r+0x4da>
 8008054:	9b03      	ldr	r3, [sp, #12]
 8008056:	2b00      	cmp	r3, #0
 8008058:	f000 8087 	beq.w	800816a <_dtoa_r+0x4da>
 800805c:	f1bb 0f00 	cmp.w	fp, #0
 8008060:	dd34      	ble.n	80080cc <_dtoa_r+0x43c>
 8008062:	4620      	mov	r0, r4
 8008064:	4b6d      	ldr	r3, [pc, #436]	@ (800821c <_dtoa_r+0x58c>)
 8008066:	2200      	movs	r2, #0
 8008068:	4629      	mov	r1, r5
 800806a:	f7f8 fac5 	bl	80005f8 <__aeabi_dmul>
 800806e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008072:	f107 38ff 	add.w	r8, r7, #4294967295
 8008076:	3601      	adds	r6, #1
 8008078:	465c      	mov	r4, fp
 800807a:	4630      	mov	r0, r6
 800807c:	f7f8 fa52 	bl	8000524 <__aeabi_i2d>
 8008080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008084:	f7f8 fab8 	bl	80005f8 <__aeabi_dmul>
 8008088:	4b65      	ldr	r3, [pc, #404]	@ (8008220 <_dtoa_r+0x590>)
 800808a:	2200      	movs	r2, #0
 800808c:	f7f8 f8fe 	bl	800028c <__adddf3>
 8008090:	4605      	mov	r5, r0
 8008092:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008096:	2c00      	cmp	r4, #0
 8008098:	d16a      	bne.n	8008170 <_dtoa_r+0x4e0>
 800809a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800809e:	4b61      	ldr	r3, [pc, #388]	@ (8008224 <_dtoa_r+0x594>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	f7f8 f8f1 	bl	8000288 <__aeabi_dsub>
 80080a6:	4602      	mov	r2, r0
 80080a8:	460b      	mov	r3, r1
 80080aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080ae:	462a      	mov	r2, r5
 80080b0:	4633      	mov	r3, r6
 80080b2:	f7f8 fd31 	bl	8000b18 <__aeabi_dcmpgt>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	f040 8298 	bne.w	80085ec <_dtoa_r+0x95c>
 80080bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080c0:	462a      	mov	r2, r5
 80080c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80080c6:	f7f8 fd09 	bl	8000adc <__aeabi_dcmplt>
 80080ca:	bb38      	cbnz	r0, 800811c <_dtoa_r+0x48c>
 80080cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80080d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	f2c0 8157 	blt.w	800838a <_dtoa_r+0x6fa>
 80080dc:	2f0e      	cmp	r7, #14
 80080de:	f300 8154 	bgt.w	800838a <_dtoa_r+0x6fa>
 80080e2:	4b4b      	ldr	r3, [pc, #300]	@ (8008210 <_dtoa_r+0x580>)
 80080e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080e8:	ed93 7b00 	vldr	d7, [r3]
 80080ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	ed8d 7b00 	vstr	d7, [sp]
 80080f4:	f280 80e5 	bge.w	80082c2 <_dtoa_r+0x632>
 80080f8:	9b03      	ldr	r3, [sp, #12]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f300 80e1 	bgt.w	80082c2 <_dtoa_r+0x632>
 8008100:	d10c      	bne.n	800811c <_dtoa_r+0x48c>
 8008102:	4b48      	ldr	r3, [pc, #288]	@ (8008224 <_dtoa_r+0x594>)
 8008104:	2200      	movs	r2, #0
 8008106:	ec51 0b17 	vmov	r0, r1, d7
 800810a:	f7f8 fa75 	bl	80005f8 <__aeabi_dmul>
 800810e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008112:	f7f8 fcf7 	bl	8000b04 <__aeabi_dcmpge>
 8008116:	2800      	cmp	r0, #0
 8008118:	f000 8266 	beq.w	80085e8 <_dtoa_r+0x958>
 800811c:	2400      	movs	r4, #0
 800811e:	4625      	mov	r5, r4
 8008120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008122:	4656      	mov	r6, sl
 8008124:	ea6f 0803 	mvn.w	r8, r3
 8008128:	2700      	movs	r7, #0
 800812a:	4621      	mov	r1, r4
 800812c:	4648      	mov	r0, r9
 800812e:	f000 fcbf 	bl	8008ab0 <_Bfree>
 8008132:	2d00      	cmp	r5, #0
 8008134:	f000 80bd 	beq.w	80082b2 <_dtoa_r+0x622>
 8008138:	b12f      	cbz	r7, 8008146 <_dtoa_r+0x4b6>
 800813a:	42af      	cmp	r7, r5
 800813c:	d003      	beq.n	8008146 <_dtoa_r+0x4b6>
 800813e:	4639      	mov	r1, r7
 8008140:	4648      	mov	r0, r9
 8008142:	f000 fcb5 	bl	8008ab0 <_Bfree>
 8008146:	4629      	mov	r1, r5
 8008148:	4648      	mov	r0, r9
 800814a:	f000 fcb1 	bl	8008ab0 <_Bfree>
 800814e:	e0b0      	b.n	80082b2 <_dtoa_r+0x622>
 8008150:	07e2      	lsls	r2, r4, #31
 8008152:	d505      	bpl.n	8008160 <_dtoa_r+0x4d0>
 8008154:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008158:	f7f8 fa4e 	bl	80005f8 <__aeabi_dmul>
 800815c:	3601      	adds	r6, #1
 800815e:	2301      	movs	r3, #1
 8008160:	1064      	asrs	r4, r4, #1
 8008162:	3508      	adds	r5, #8
 8008164:	e762      	b.n	800802c <_dtoa_r+0x39c>
 8008166:	2602      	movs	r6, #2
 8008168:	e765      	b.n	8008036 <_dtoa_r+0x3a6>
 800816a:	9c03      	ldr	r4, [sp, #12]
 800816c:	46b8      	mov	r8, r7
 800816e:	e784      	b.n	800807a <_dtoa_r+0x3ea>
 8008170:	4b27      	ldr	r3, [pc, #156]	@ (8008210 <_dtoa_r+0x580>)
 8008172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008174:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008178:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800817c:	4454      	add	r4, sl
 800817e:	2900      	cmp	r1, #0
 8008180:	d054      	beq.n	800822c <_dtoa_r+0x59c>
 8008182:	4929      	ldr	r1, [pc, #164]	@ (8008228 <_dtoa_r+0x598>)
 8008184:	2000      	movs	r0, #0
 8008186:	f7f8 fb61 	bl	800084c <__aeabi_ddiv>
 800818a:	4633      	mov	r3, r6
 800818c:	462a      	mov	r2, r5
 800818e:	f7f8 f87b 	bl	8000288 <__aeabi_dsub>
 8008192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008196:	4656      	mov	r6, sl
 8008198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800819c:	f7f8 fcdc 	bl	8000b58 <__aeabi_d2iz>
 80081a0:	4605      	mov	r5, r0
 80081a2:	f7f8 f9bf 	bl	8000524 <__aeabi_i2d>
 80081a6:	4602      	mov	r2, r0
 80081a8:	460b      	mov	r3, r1
 80081aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ae:	f7f8 f86b 	bl	8000288 <__aeabi_dsub>
 80081b2:	3530      	adds	r5, #48	@ 0x30
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081bc:	f806 5b01 	strb.w	r5, [r6], #1
 80081c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081c4:	f7f8 fc8a 	bl	8000adc <__aeabi_dcmplt>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d172      	bne.n	80082b2 <_dtoa_r+0x622>
 80081cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081d0:	4911      	ldr	r1, [pc, #68]	@ (8008218 <_dtoa_r+0x588>)
 80081d2:	2000      	movs	r0, #0
 80081d4:	f7f8 f858 	bl	8000288 <__aeabi_dsub>
 80081d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081dc:	f7f8 fc7e 	bl	8000adc <__aeabi_dcmplt>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	f040 80b4 	bne.w	800834e <_dtoa_r+0x6be>
 80081e6:	42a6      	cmp	r6, r4
 80081e8:	f43f af70 	beq.w	80080cc <_dtoa_r+0x43c>
 80081ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80081f0:	4b0a      	ldr	r3, [pc, #40]	@ (800821c <_dtoa_r+0x58c>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	f7f8 fa00 	bl	80005f8 <__aeabi_dmul>
 80081f8:	4b08      	ldr	r3, [pc, #32]	@ (800821c <_dtoa_r+0x58c>)
 80081fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081fe:	2200      	movs	r2, #0
 8008200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008204:	f7f8 f9f8 	bl	80005f8 <__aeabi_dmul>
 8008208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800820c:	e7c4      	b.n	8008198 <_dtoa_r+0x508>
 800820e:	bf00      	nop
 8008210:	0800b4f0 	.word	0x0800b4f0
 8008214:	0800b4c8 	.word	0x0800b4c8
 8008218:	3ff00000 	.word	0x3ff00000
 800821c:	40240000 	.word	0x40240000
 8008220:	401c0000 	.word	0x401c0000
 8008224:	40140000 	.word	0x40140000
 8008228:	3fe00000 	.word	0x3fe00000
 800822c:	4631      	mov	r1, r6
 800822e:	4628      	mov	r0, r5
 8008230:	f7f8 f9e2 	bl	80005f8 <__aeabi_dmul>
 8008234:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008238:	9413      	str	r4, [sp, #76]	@ 0x4c
 800823a:	4656      	mov	r6, sl
 800823c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008240:	f7f8 fc8a 	bl	8000b58 <__aeabi_d2iz>
 8008244:	4605      	mov	r5, r0
 8008246:	f7f8 f96d 	bl	8000524 <__aeabi_i2d>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008252:	f7f8 f819 	bl	8000288 <__aeabi_dsub>
 8008256:	3530      	adds	r5, #48	@ 0x30
 8008258:	f806 5b01 	strb.w	r5, [r6], #1
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	42a6      	cmp	r6, r4
 8008262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008266:	f04f 0200 	mov.w	r2, #0
 800826a:	d124      	bne.n	80082b6 <_dtoa_r+0x626>
 800826c:	4baf      	ldr	r3, [pc, #700]	@ (800852c <_dtoa_r+0x89c>)
 800826e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008272:	f7f8 f80b 	bl	800028c <__adddf3>
 8008276:	4602      	mov	r2, r0
 8008278:	460b      	mov	r3, r1
 800827a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800827e:	f7f8 fc4b 	bl	8000b18 <__aeabi_dcmpgt>
 8008282:	2800      	cmp	r0, #0
 8008284:	d163      	bne.n	800834e <_dtoa_r+0x6be>
 8008286:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800828a:	49a8      	ldr	r1, [pc, #672]	@ (800852c <_dtoa_r+0x89c>)
 800828c:	2000      	movs	r0, #0
 800828e:	f7f7 fffb 	bl	8000288 <__aeabi_dsub>
 8008292:	4602      	mov	r2, r0
 8008294:	460b      	mov	r3, r1
 8008296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800829a:	f7f8 fc1f 	bl	8000adc <__aeabi_dcmplt>
 800829e:	2800      	cmp	r0, #0
 80082a0:	f43f af14 	beq.w	80080cc <_dtoa_r+0x43c>
 80082a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082a6:	1e73      	subs	r3, r6, #1
 80082a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082ae:	2b30      	cmp	r3, #48	@ 0x30
 80082b0:	d0f8      	beq.n	80082a4 <_dtoa_r+0x614>
 80082b2:	4647      	mov	r7, r8
 80082b4:	e03b      	b.n	800832e <_dtoa_r+0x69e>
 80082b6:	4b9e      	ldr	r3, [pc, #632]	@ (8008530 <_dtoa_r+0x8a0>)
 80082b8:	f7f8 f99e 	bl	80005f8 <__aeabi_dmul>
 80082bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082c0:	e7bc      	b.n	800823c <_dtoa_r+0x5ac>
 80082c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80082c6:	4656      	mov	r6, sl
 80082c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082cc:	4620      	mov	r0, r4
 80082ce:	4629      	mov	r1, r5
 80082d0:	f7f8 fabc 	bl	800084c <__aeabi_ddiv>
 80082d4:	f7f8 fc40 	bl	8000b58 <__aeabi_d2iz>
 80082d8:	4680      	mov	r8, r0
 80082da:	f7f8 f923 	bl	8000524 <__aeabi_i2d>
 80082de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082e2:	f7f8 f989 	bl	80005f8 <__aeabi_dmul>
 80082e6:	4602      	mov	r2, r0
 80082e8:	460b      	mov	r3, r1
 80082ea:	4620      	mov	r0, r4
 80082ec:	4629      	mov	r1, r5
 80082ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80082f2:	f7f7 ffc9 	bl	8000288 <__aeabi_dsub>
 80082f6:	f806 4b01 	strb.w	r4, [r6], #1
 80082fa:	9d03      	ldr	r5, [sp, #12]
 80082fc:	eba6 040a 	sub.w	r4, r6, sl
 8008300:	42a5      	cmp	r5, r4
 8008302:	4602      	mov	r2, r0
 8008304:	460b      	mov	r3, r1
 8008306:	d133      	bne.n	8008370 <_dtoa_r+0x6e0>
 8008308:	f7f7 ffc0 	bl	800028c <__adddf3>
 800830c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008310:	4604      	mov	r4, r0
 8008312:	460d      	mov	r5, r1
 8008314:	f7f8 fc00 	bl	8000b18 <__aeabi_dcmpgt>
 8008318:	b9c0      	cbnz	r0, 800834c <_dtoa_r+0x6bc>
 800831a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800831e:	4620      	mov	r0, r4
 8008320:	4629      	mov	r1, r5
 8008322:	f7f8 fbd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008326:	b110      	cbz	r0, 800832e <_dtoa_r+0x69e>
 8008328:	f018 0f01 	tst.w	r8, #1
 800832c:	d10e      	bne.n	800834c <_dtoa_r+0x6bc>
 800832e:	9902      	ldr	r1, [sp, #8]
 8008330:	4648      	mov	r0, r9
 8008332:	f000 fbbd 	bl	8008ab0 <_Bfree>
 8008336:	2300      	movs	r3, #0
 8008338:	7033      	strb	r3, [r6, #0]
 800833a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800833c:	3701      	adds	r7, #1
 800833e:	601f      	str	r7, [r3, #0]
 8008340:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008342:	2b00      	cmp	r3, #0
 8008344:	f000 824b 	beq.w	80087de <_dtoa_r+0xb4e>
 8008348:	601e      	str	r6, [r3, #0]
 800834a:	e248      	b.n	80087de <_dtoa_r+0xb4e>
 800834c:	46b8      	mov	r8, r7
 800834e:	4633      	mov	r3, r6
 8008350:	461e      	mov	r6, r3
 8008352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008356:	2a39      	cmp	r2, #57	@ 0x39
 8008358:	d106      	bne.n	8008368 <_dtoa_r+0x6d8>
 800835a:	459a      	cmp	sl, r3
 800835c:	d1f8      	bne.n	8008350 <_dtoa_r+0x6c0>
 800835e:	2230      	movs	r2, #48	@ 0x30
 8008360:	f108 0801 	add.w	r8, r8, #1
 8008364:	f88a 2000 	strb.w	r2, [sl]
 8008368:	781a      	ldrb	r2, [r3, #0]
 800836a:	3201      	adds	r2, #1
 800836c:	701a      	strb	r2, [r3, #0]
 800836e:	e7a0      	b.n	80082b2 <_dtoa_r+0x622>
 8008370:	4b6f      	ldr	r3, [pc, #444]	@ (8008530 <_dtoa_r+0x8a0>)
 8008372:	2200      	movs	r2, #0
 8008374:	f7f8 f940 	bl	80005f8 <__aeabi_dmul>
 8008378:	2200      	movs	r2, #0
 800837a:	2300      	movs	r3, #0
 800837c:	4604      	mov	r4, r0
 800837e:	460d      	mov	r5, r1
 8008380:	f7f8 fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008384:	2800      	cmp	r0, #0
 8008386:	d09f      	beq.n	80082c8 <_dtoa_r+0x638>
 8008388:	e7d1      	b.n	800832e <_dtoa_r+0x69e>
 800838a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800838c:	2a00      	cmp	r2, #0
 800838e:	f000 80ea 	beq.w	8008566 <_dtoa_r+0x8d6>
 8008392:	9a07      	ldr	r2, [sp, #28]
 8008394:	2a01      	cmp	r2, #1
 8008396:	f300 80cd 	bgt.w	8008534 <_dtoa_r+0x8a4>
 800839a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800839c:	2a00      	cmp	r2, #0
 800839e:	f000 80c1 	beq.w	8008524 <_dtoa_r+0x894>
 80083a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80083a6:	9c08      	ldr	r4, [sp, #32]
 80083a8:	9e00      	ldr	r6, [sp, #0]
 80083aa:	9a00      	ldr	r2, [sp, #0]
 80083ac:	441a      	add	r2, r3
 80083ae:	9200      	str	r2, [sp, #0]
 80083b0:	9a06      	ldr	r2, [sp, #24]
 80083b2:	2101      	movs	r1, #1
 80083b4:	441a      	add	r2, r3
 80083b6:	4648      	mov	r0, r9
 80083b8:	9206      	str	r2, [sp, #24]
 80083ba:	f000 fc77 	bl	8008cac <__i2b>
 80083be:	4605      	mov	r5, r0
 80083c0:	b166      	cbz	r6, 80083dc <_dtoa_r+0x74c>
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	dd09      	ble.n	80083dc <_dtoa_r+0x74c>
 80083c8:	42b3      	cmp	r3, r6
 80083ca:	9a00      	ldr	r2, [sp, #0]
 80083cc:	bfa8      	it	ge
 80083ce:	4633      	movge	r3, r6
 80083d0:	1ad2      	subs	r2, r2, r3
 80083d2:	9200      	str	r2, [sp, #0]
 80083d4:	9a06      	ldr	r2, [sp, #24]
 80083d6:	1af6      	subs	r6, r6, r3
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	9306      	str	r3, [sp, #24]
 80083dc:	9b08      	ldr	r3, [sp, #32]
 80083de:	b30b      	cbz	r3, 8008424 <_dtoa_r+0x794>
 80083e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 80c6 	beq.w	8008574 <_dtoa_r+0x8e4>
 80083e8:	2c00      	cmp	r4, #0
 80083ea:	f000 80c0 	beq.w	800856e <_dtoa_r+0x8de>
 80083ee:	4629      	mov	r1, r5
 80083f0:	4622      	mov	r2, r4
 80083f2:	4648      	mov	r0, r9
 80083f4:	f000 fd12 	bl	8008e1c <__pow5mult>
 80083f8:	9a02      	ldr	r2, [sp, #8]
 80083fa:	4601      	mov	r1, r0
 80083fc:	4605      	mov	r5, r0
 80083fe:	4648      	mov	r0, r9
 8008400:	f000 fc6a 	bl	8008cd8 <__multiply>
 8008404:	9902      	ldr	r1, [sp, #8]
 8008406:	4680      	mov	r8, r0
 8008408:	4648      	mov	r0, r9
 800840a:	f000 fb51 	bl	8008ab0 <_Bfree>
 800840e:	9b08      	ldr	r3, [sp, #32]
 8008410:	1b1b      	subs	r3, r3, r4
 8008412:	9308      	str	r3, [sp, #32]
 8008414:	f000 80b1 	beq.w	800857a <_dtoa_r+0x8ea>
 8008418:	9a08      	ldr	r2, [sp, #32]
 800841a:	4641      	mov	r1, r8
 800841c:	4648      	mov	r0, r9
 800841e:	f000 fcfd 	bl	8008e1c <__pow5mult>
 8008422:	9002      	str	r0, [sp, #8]
 8008424:	2101      	movs	r1, #1
 8008426:	4648      	mov	r0, r9
 8008428:	f000 fc40 	bl	8008cac <__i2b>
 800842c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800842e:	4604      	mov	r4, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	f000 81d8 	beq.w	80087e6 <_dtoa_r+0xb56>
 8008436:	461a      	mov	r2, r3
 8008438:	4601      	mov	r1, r0
 800843a:	4648      	mov	r0, r9
 800843c:	f000 fcee 	bl	8008e1c <__pow5mult>
 8008440:	9b07      	ldr	r3, [sp, #28]
 8008442:	2b01      	cmp	r3, #1
 8008444:	4604      	mov	r4, r0
 8008446:	f300 809f 	bgt.w	8008588 <_dtoa_r+0x8f8>
 800844a:	9b04      	ldr	r3, [sp, #16]
 800844c:	2b00      	cmp	r3, #0
 800844e:	f040 8097 	bne.w	8008580 <_dtoa_r+0x8f0>
 8008452:	9b05      	ldr	r3, [sp, #20]
 8008454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008458:	2b00      	cmp	r3, #0
 800845a:	f040 8093 	bne.w	8008584 <_dtoa_r+0x8f4>
 800845e:	9b05      	ldr	r3, [sp, #20]
 8008460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008464:	0d1b      	lsrs	r3, r3, #20
 8008466:	051b      	lsls	r3, r3, #20
 8008468:	b133      	cbz	r3, 8008478 <_dtoa_r+0x7e8>
 800846a:	9b00      	ldr	r3, [sp, #0]
 800846c:	3301      	adds	r3, #1
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	9b06      	ldr	r3, [sp, #24]
 8008472:	3301      	adds	r3, #1
 8008474:	9306      	str	r3, [sp, #24]
 8008476:	2301      	movs	r3, #1
 8008478:	9308      	str	r3, [sp, #32]
 800847a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 81b8 	beq.w	80087f2 <_dtoa_r+0xb62>
 8008482:	6923      	ldr	r3, [r4, #16]
 8008484:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008488:	6918      	ldr	r0, [r3, #16]
 800848a:	f000 fbc3 	bl	8008c14 <__hi0bits>
 800848e:	f1c0 0020 	rsb	r0, r0, #32
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	4418      	add	r0, r3
 8008496:	f010 001f 	ands.w	r0, r0, #31
 800849a:	f000 8082 	beq.w	80085a2 <_dtoa_r+0x912>
 800849e:	f1c0 0320 	rsb	r3, r0, #32
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	dd73      	ble.n	800858e <_dtoa_r+0x8fe>
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	f1c0 001c 	rsb	r0, r0, #28
 80084ac:	4403      	add	r3, r0
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	9b06      	ldr	r3, [sp, #24]
 80084b2:	4403      	add	r3, r0
 80084b4:	4406      	add	r6, r0
 80084b6:	9306      	str	r3, [sp, #24]
 80084b8:	9b00      	ldr	r3, [sp, #0]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	dd05      	ble.n	80084ca <_dtoa_r+0x83a>
 80084be:	9902      	ldr	r1, [sp, #8]
 80084c0:	461a      	mov	r2, r3
 80084c2:	4648      	mov	r0, r9
 80084c4:	f000 fd04 	bl	8008ed0 <__lshift>
 80084c8:	9002      	str	r0, [sp, #8]
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	dd05      	ble.n	80084dc <_dtoa_r+0x84c>
 80084d0:	4621      	mov	r1, r4
 80084d2:	461a      	mov	r2, r3
 80084d4:	4648      	mov	r0, r9
 80084d6:	f000 fcfb 	bl	8008ed0 <__lshift>
 80084da:	4604      	mov	r4, r0
 80084dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d061      	beq.n	80085a6 <_dtoa_r+0x916>
 80084e2:	9802      	ldr	r0, [sp, #8]
 80084e4:	4621      	mov	r1, r4
 80084e6:	f000 fd5f 	bl	8008fa8 <__mcmp>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	da5b      	bge.n	80085a6 <_dtoa_r+0x916>
 80084ee:	2300      	movs	r3, #0
 80084f0:	9902      	ldr	r1, [sp, #8]
 80084f2:	220a      	movs	r2, #10
 80084f4:	4648      	mov	r0, r9
 80084f6:	f000 fafd 	bl	8008af4 <__multadd>
 80084fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fc:	9002      	str	r0, [sp, #8]
 80084fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8008502:	2b00      	cmp	r3, #0
 8008504:	f000 8177 	beq.w	80087f6 <_dtoa_r+0xb66>
 8008508:	4629      	mov	r1, r5
 800850a:	2300      	movs	r3, #0
 800850c:	220a      	movs	r2, #10
 800850e:	4648      	mov	r0, r9
 8008510:	f000 faf0 	bl	8008af4 <__multadd>
 8008514:	f1bb 0f00 	cmp.w	fp, #0
 8008518:	4605      	mov	r5, r0
 800851a:	dc6f      	bgt.n	80085fc <_dtoa_r+0x96c>
 800851c:	9b07      	ldr	r3, [sp, #28]
 800851e:	2b02      	cmp	r3, #2
 8008520:	dc49      	bgt.n	80085b6 <_dtoa_r+0x926>
 8008522:	e06b      	b.n	80085fc <_dtoa_r+0x96c>
 8008524:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008526:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800852a:	e73c      	b.n	80083a6 <_dtoa_r+0x716>
 800852c:	3fe00000 	.word	0x3fe00000
 8008530:	40240000 	.word	0x40240000
 8008534:	9b03      	ldr	r3, [sp, #12]
 8008536:	1e5c      	subs	r4, r3, #1
 8008538:	9b08      	ldr	r3, [sp, #32]
 800853a:	42a3      	cmp	r3, r4
 800853c:	db09      	blt.n	8008552 <_dtoa_r+0x8c2>
 800853e:	1b1c      	subs	r4, r3, r4
 8008540:	9b03      	ldr	r3, [sp, #12]
 8008542:	2b00      	cmp	r3, #0
 8008544:	f6bf af30 	bge.w	80083a8 <_dtoa_r+0x718>
 8008548:	9b00      	ldr	r3, [sp, #0]
 800854a:	9a03      	ldr	r2, [sp, #12]
 800854c:	1a9e      	subs	r6, r3, r2
 800854e:	2300      	movs	r3, #0
 8008550:	e72b      	b.n	80083aa <_dtoa_r+0x71a>
 8008552:	9b08      	ldr	r3, [sp, #32]
 8008554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008556:	9408      	str	r4, [sp, #32]
 8008558:	1ae3      	subs	r3, r4, r3
 800855a:	441a      	add	r2, r3
 800855c:	9e00      	ldr	r6, [sp, #0]
 800855e:	9b03      	ldr	r3, [sp, #12]
 8008560:	920d      	str	r2, [sp, #52]	@ 0x34
 8008562:	2400      	movs	r4, #0
 8008564:	e721      	b.n	80083aa <_dtoa_r+0x71a>
 8008566:	9c08      	ldr	r4, [sp, #32]
 8008568:	9e00      	ldr	r6, [sp, #0]
 800856a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800856c:	e728      	b.n	80083c0 <_dtoa_r+0x730>
 800856e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008572:	e751      	b.n	8008418 <_dtoa_r+0x788>
 8008574:	9a08      	ldr	r2, [sp, #32]
 8008576:	9902      	ldr	r1, [sp, #8]
 8008578:	e750      	b.n	800841c <_dtoa_r+0x78c>
 800857a:	f8cd 8008 	str.w	r8, [sp, #8]
 800857e:	e751      	b.n	8008424 <_dtoa_r+0x794>
 8008580:	2300      	movs	r3, #0
 8008582:	e779      	b.n	8008478 <_dtoa_r+0x7e8>
 8008584:	9b04      	ldr	r3, [sp, #16]
 8008586:	e777      	b.n	8008478 <_dtoa_r+0x7e8>
 8008588:	2300      	movs	r3, #0
 800858a:	9308      	str	r3, [sp, #32]
 800858c:	e779      	b.n	8008482 <_dtoa_r+0x7f2>
 800858e:	d093      	beq.n	80084b8 <_dtoa_r+0x828>
 8008590:	9a00      	ldr	r2, [sp, #0]
 8008592:	331c      	adds	r3, #28
 8008594:	441a      	add	r2, r3
 8008596:	9200      	str	r2, [sp, #0]
 8008598:	9a06      	ldr	r2, [sp, #24]
 800859a:	441a      	add	r2, r3
 800859c:	441e      	add	r6, r3
 800859e:	9206      	str	r2, [sp, #24]
 80085a0:	e78a      	b.n	80084b8 <_dtoa_r+0x828>
 80085a2:	4603      	mov	r3, r0
 80085a4:	e7f4      	b.n	8008590 <_dtoa_r+0x900>
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	46b8      	mov	r8, r7
 80085ac:	dc20      	bgt.n	80085f0 <_dtoa_r+0x960>
 80085ae:	469b      	mov	fp, r3
 80085b0:	9b07      	ldr	r3, [sp, #28]
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	dd1e      	ble.n	80085f4 <_dtoa_r+0x964>
 80085b6:	f1bb 0f00 	cmp.w	fp, #0
 80085ba:	f47f adb1 	bne.w	8008120 <_dtoa_r+0x490>
 80085be:	4621      	mov	r1, r4
 80085c0:	465b      	mov	r3, fp
 80085c2:	2205      	movs	r2, #5
 80085c4:	4648      	mov	r0, r9
 80085c6:	f000 fa95 	bl	8008af4 <__multadd>
 80085ca:	4601      	mov	r1, r0
 80085cc:	4604      	mov	r4, r0
 80085ce:	9802      	ldr	r0, [sp, #8]
 80085d0:	f000 fcea 	bl	8008fa8 <__mcmp>
 80085d4:	2800      	cmp	r0, #0
 80085d6:	f77f ada3 	ble.w	8008120 <_dtoa_r+0x490>
 80085da:	4656      	mov	r6, sl
 80085dc:	2331      	movs	r3, #49	@ 0x31
 80085de:	f806 3b01 	strb.w	r3, [r6], #1
 80085e2:	f108 0801 	add.w	r8, r8, #1
 80085e6:	e59f      	b.n	8008128 <_dtoa_r+0x498>
 80085e8:	9c03      	ldr	r4, [sp, #12]
 80085ea:	46b8      	mov	r8, r7
 80085ec:	4625      	mov	r5, r4
 80085ee:	e7f4      	b.n	80085da <_dtoa_r+0x94a>
 80085f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80085f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f000 8101 	beq.w	80087fe <_dtoa_r+0xb6e>
 80085fc:	2e00      	cmp	r6, #0
 80085fe:	dd05      	ble.n	800860c <_dtoa_r+0x97c>
 8008600:	4629      	mov	r1, r5
 8008602:	4632      	mov	r2, r6
 8008604:	4648      	mov	r0, r9
 8008606:	f000 fc63 	bl	8008ed0 <__lshift>
 800860a:	4605      	mov	r5, r0
 800860c:	9b08      	ldr	r3, [sp, #32]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d05c      	beq.n	80086cc <_dtoa_r+0xa3c>
 8008612:	6869      	ldr	r1, [r5, #4]
 8008614:	4648      	mov	r0, r9
 8008616:	f000 fa0b 	bl	8008a30 <_Balloc>
 800861a:	4606      	mov	r6, r0
 800861c:	b928      	cbnz	r0, 800862a <_dtoa_r+0x99a>
 800861e:	4b82      	ldr	r3, [pc, #520]	@ (8008828 <_dtoa_r+0xb98>)
 8008620:	4602      	mov	r2, r0
 8008622:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008626:	f7ff bb4a 	b.w	8007cbe <_dtoa_r+0x2e>
 800862a:	692a      	ldr	r2, [r5, #16]
 800862c:	3202      	adds	r2, #2
 800862e:	0092      	lsls	r2, r2, #2
 8008630:	f105 010c 	add.w	r1, r5, #12
 8008634:	300c      	adds	r0, #12
 8008636:	f001 ff69 	bl	800a50c <memcpy>
 800863a:	2201      	movs	r2, #1
 800863c:	4631      	mov	r1, r6
 800863e:	4648      	mov	r0, r9
 8008640:	f000 fc46 	bl	8008ed0 <__lshift>
 8008644:	f10a 0301 	add.w	r3, sl, #1
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	eb0a 030b 	add.w	r3, sl, fp
 800864e:	9308      	str	r3, [sp, #32]
 8008650:	9b04      	ldr	r3, [sp, #16]
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	462f      	mov	r7, r5
 8008658:	9306      	str	r3, [sp, #24]
 800865a:	4605      	mov	r5, r0
 800865c:	9b00      	ldr	r3, [sp, #0]
 800865e:	9802      	ldr	r0, [sp, #8]
 8008660:	4621      	mov	r1, r4
 8008662:	f103 3bff 	add.w	fp, r3, #4294967295
 8008666:	f7ff fa89 	bl	8007b7c <quorem>
 800866a:	4603      	mov	r3, r0
 800866c:	3330      	adds	r3, #48	@ 0x30
 800866e:	9003      	str	r0, [sp, #12]
 8008670:	4639      	mov	r1, r7
 8008672:	9802      	ldr	r0, [sp, #8]
 8008674:	9309      	str	r3, [sp, #36]	@ 0x24
 8008676:	f000 fc97 	bl	8008fa8 <__mcmp>
 800867a:	462a      	mov	r2, r5
 800867c:	9004      	str	r0, [sp, #16]
 800867e:	4621      	mov	r1, r4
 8008680:	4648      	mov	r0, r9
 8008682:	f000 fcad 	bl	8008fe0 <__mdiff>
 8008686:	68c2      	ldr	r2, [r0, #12]
 8008688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800868a:	4606      	mov	r6, r0
 800868c:	bb02      	cbnz	r2, 80086d0 <_dtoa_r+0xa40>
 800868e:	4601      	mov	r1, r0
 8008690:	9802      	ldr	r0, [sp, #8]
 8008692:	f000 fc89 	bl	8008fa8 <__mcmp>
 8008696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008698:	4602      	mov	r2, r0
 800869a:	4631      	mov	r1, r6
 800869c:	4648      	mov	r0, r9
 800869e:	920c      	str	r2, [sp, #48]	@ 0x30
 80086a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a2:	f000 fa05 	bl	8008ab0 <_Bfree>
 80086a6:	9b07      	ldr	r3, [sp, #28]
 80086a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086aa:	9e00      	ldr	r6, [sp, #0]
 80086ac:	ea42 0103 	orr.w	r1, r2, r3
 80086b0:	9b06      	ldr	r3, [sp, #24]
 80086b2:	4319      	orrs	r1, r3
 80086b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b6:	d10d      	bne.n	80086d4 <_dtoa_r+0xa44>
 80086b8:	2b39      	cmp	r3, #57	@ 0x39
 80086ba:	d027      	beq.n	800870c <_dtoa_r+0xa7c>
 80086bc:	9a04      	ldr	r2, [sp, #16]
 80086be:	2a00      	cmp	r2, #0
 80086c0:	dd01      	ble.n	80086c6 <_dtoa_r+0xa36>
 80086c2:	9b03      	ldr	r3, [sp, #12]
 80086c4:	3331      	adds	r3, #49	@ 0x31
 80086c6:	f88b 3000 	strb.w	r3, [fp]
 80086ca:	e52e      	b.n	800812a <_dtoa_r+0x49a>
 80086cc:	4628      	mov	r0, r5
 80086ce:	e7b9      	b.n	8008644 <_dtoa_r+0x9b4>
 80086d0:	2201      	movs	r2, #1
 80086d2:	e7e2      	b.n	800869a <_dtoa_r+0xa0a>
 80086d4:	9904      	ldr	r1, [sp, #16]
 80086d6:	2900      	cmp	r1, #0
 80086d8:	db04      	blt.n	80086e4 <_dtoa_r+0xa54>
 80086da:	9807      	ldr	r0, [sp, #28]
 80086dc:	4301      	orrs	r1, r0
 80086de:	9806      	ldr	r0, [sp, #24]
 80086e0:	4301      	orrs	r1, r0
 80086e2:	d120      	bne.n	8008726 <_dtoa_r+0xa96>
 80086e4:	2a00      	cmp	r2, #0
 80086e6:	ddee      	ble.n	80086c6 <_dtoa_r+0xa36>
 80086e8:	9902      	ldr	r1, [sp, #8]
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	2201      	movs	r2, #1
 80086ee:	4648      	mov	r0, r9
 80086f0:	f000 fbee 	bl	8008ed0 <__lshift>
 80086f4:	4621      	mov	r1, r4
 80086f6:	9002      	str	r0, [sp, #8]
 80086f8:	f000 fc56 	bl	8008fa8 <__mcmp>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	9b00      	ldr	r3, [sp, #0]
 8008700:	dc02      	bgt.n	8008708 <_dtoa_r+0xa78>
 8008702:	d1e0      	bne.n	80086c6 <_dtoa_r+0xa36>
 8008704:	07da      	lsls	r2, r3, #31
 8008706:	d5de      	bpl.n	80086c6 <_dtoa_r+0xa36>
 8008708:	2b39      	cmp	r3, #57	@ 0x39
 800870a:	d1da      	bne.n	80086c2 <_dtoa_r+0xa32>
 800870c:	2339      	movs	r3, #57	@ 0x39
 800870e:	f88b 3000 	strb.w	r3, [fp]
 8008712:	4633      	mov	r3, r6
 8008714:	461e      	mov	r6, r3
 8008716:	3b01      	subs	r3, #1
 8008718:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800871c:	2a39      	cmp	r2, #57	@ 0x39
 800871e:	d04e      	beq.n	80087be <_dtoa_r+0xb2e>
 8008720:	3201      	adds	r2, #1
 8008722:	701a      	strb	r2, [r3, #0]
 8008724:	e501      	b.n	800812a <_dtoa_r+0x49a>
 8008726:	2a00      	cmp	r2, #0
 8008728:	dd03      	ble.n	8008732 <_dtoa_r+0xaa2>
 800872a:	2b39      	cmp	r3, #57	@ 0x39
 800872c:	d0ee      	beq.n	800870c <_dtoa_r+0xa7c>
 800872e:	3301      	adds	r3, #1
 8008730:	e7c9      	b.n	80086c6 <_dtoa_r+0xa36>
 8008732:	9a00      	ldr	r2, [sp, #0]
 8008734:	9908      	ldr	r1, [sp, #32]
 8008736:	f802 3c01 	strb.w	r3, [r2, #-1]
 800873a:	428a      	cmp	r2, r1
 800873c:	d028      	beq.n	8008790 <_dtoa_r+0xb00>
 800873e:	9902      	ldr	r1, [sp, #8]
 8008740:	2300      	movs	r3, #0
 8008742:	220a      	movs	r2, #10
 8008744:	4648      	mov	r0, r9
 8008746:	f000 f9d5 	bl	8008af4 <__multadd>
 800874a:	42af      	cmp	r7, r5
 800874c:	9002      	str	r0, [sp, #8]
 800874e:	f04f 0300 	mov.w	r3, #0
 8008752:	f04f 020a 	mov.w	r2, #10
 8008756:	4639      	mov	r1, r7
 8008758:	4648      	mov	r0, r9
 800875a:	d107      	bne.n	800876c <_dtoa_r+0xadc>
 800875c:	f000 f9ca 	bl	8008af4 <__multadd>
 8008760:	4607      	mov	r7, r0
 8008762:	4605      	mov	r5, r0
 8008764:	9b00      	ldr	r3, [sp, #0]
 8008766:	3301      	adds	r3, #1
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	e777      	b.n	800865c <_dtoa_r+0x9cc>
 800876c:	f000 f9c2 	bl	8008af4 <__multadd>
 8008770:	4629      	mov	r1, r5
 8008772:	4607      	mov	r7, r0
 8008774:	2300      	movs	r3, #0
 8008776:	220a      	movs	r2, #10
 8008778:	4648      	mov	r0, r9
 800877a:	f000 f9bb 	bl	8008af4 <__multadd>
 800877e:	4605      	mov	r5, r0
 8008780:	e7f0      	b.n	8008764 <_dtoa_r+0xad4>
 8008782:	f1bb 0f00 	cmp.w	fp, #0
 8008786:	bfcc      	ite	gt
 8008788:	465e      	movgt	r6, fp
 800878a:	2601      	movle	r6, #1
 800878c:	4456      	add	r6, sl
 800878e:	2700      	movs	r7, #0
 8008790:	9902      	ldr	r1, [sp, #8]
 8008792:	9300      	str	r3, [sp, #0]
 8008794:	2201      	movs	r2, #1
 8008796:	4648      	mov	r0, r9
 8008798:	f000 fb9a 	bl	8008ed0 <__lshift>
 800879c:	4621      	mov	r1, r4
 800879e:	9002      	str	r0, [sp, #8]
 80087a0:	f000 fc02 	bl	8008fa8 <__mcmp>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	dcb4      	bgt.n	8008712 <_dtoa_r+0xa82>
 80087a8:	d102      	bne.n	80087b0 <_dtoa_r+0xb20>
 80087aa:	9b00      	ldr	r3, [sp, #0]
 80087ac:	07db      	lsls	r3, r3, #31
 80087ae:	d4b0      	bmi.n	8008712 <_dtoa_r+0xa82>
 80087b0:	4633      	mov	r3, r6
 80087b2:	461e      	mov	r6, r3
 80087b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087b8:	2a30      	cmp	r2, #48	@ 0x30
 80087ba:	d0fa      	beq.n	80087b2 <_dtoa_r+0xb22>
 80087bc:	e4b5      	b.n	800812a <_dtoa_r+0x49a>
 80087be:	459a      	cmp	sl, r3
 80087c0:	d1a8      	bne.n	8008714 <_dtoa_r+0xa84>
 80087c2:	2331      	movs	r3, #49	@ 0x31
 80087c4:	f108 0801 	add.w	r8, r8, #1
 80087c8:	f88a 3000 	strb.w	r3, [sl]
 80087cc:	e4ad      	b.n	800812a <_dtoa_r+0x49a>
 80087ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800882c <_dtoa_r+0xb9c>
 80087d4:	b11b      	cbz	r3, 80087de <_dtoa_r+0xb4e>
 80087d6:	f10a 0308 	add.w	r3, sl, #8
 80087da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80087dc:	6013      	str	r3, [r2, #0]
 80087de:	4650      	mov	r0, sl
 80087e0:	b017      	add	sp, #92	@ 0x5c
 80087e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e6:	9b07      	ldr	r3, [sp, #28]
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	f77f ae2e 	ble.w	800844a <_dtoa_r+0x7ba>
 80087ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087f0:	9308      	str	r3, [sp, #32]
 80087f2:	2001      	movs	r0, #1
 80087f4:	e64d      	b.n	8008492 <_dtoa_r+0x802>
 80087f6:	f1bb 0f00 	cmp.w	fp, #0
 80087fa:	f77f aed9 	ble.w	80085b0 <_dtoa_r+0x920>
 80087fe:	4656      	mov	r6, sl
 8008800:	9802      	ldr	r0, [sp, #8]
 8008802:	4621      	mov	r1, r4
 8008804:	f7ff f9ba 	bl	8007b7c <quorem>
 8008808:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800880c:	f806 3b01 	strb.w	r3, [r6], #1
 8008810:	eba6 020a 	sub.w	r2, r6, sl
 8008814:	4593      	cmp	fp, r2
 8008816:	ddb4      	ble.n	8008782 <_dtoa_r+0xaf2>
 8008818:	9902      	ldr	r1, [sp, #8]
 800881a:	2300      	movs	r3, #0
 800881c:	220a      	movs	r2, #10
 800881e:	4648      	mov	r0, r9
 8008820:	f000 f968 	bl	8008af4 <__multadd>
 8008824:	9002      	str	r0, [sp, #8]
 8008826:	e7eb      	b.n	8008800 <_dtoa_r+0xb70>
 8008828:	0800b395 	.word	0x0800b395
 800882c:	0800b319 	.word	0x0800b319

08008830 <_free_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4605      	mov	r5, r0
 8008834:	2900      	cmp	r1, #0
 8008836:	d041      	beq.n	80088bc <_free_r+0x8c>
 8008838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800883c:	1f0c      	subs	r4, r1, #4
 800883e:	2b00      	cmp	r3, #0
 8008840:	bfb8      	it	lt
 8008842:	18e4      	addlt	r4, r4, r3
 8008844:	f000 f8e8 	bl	8008a18 <__malloc_lock>
 8008848:	4a1d      	ldr	r2, [pc, #116]	@ (80088c0 <_free_r+0x90>)
 800884a:	6813      	ldr	r3, [r2, #0]
 800884c:	b933      	cbnz	r3, 800885c <_free_r+0x2c>
 800884e:	6063      	str	r3, [r4, #4]
 8008850:	6014      	str	r4, [r2, #0]
 8008852:	4628      	mov	r0, r5
 8008854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008858:	f000 b8e4 	b.w	8008a24 <__malloc_unlock>
 800885c:	42a3      	cmp	r3, r4
 800885e:	d908      	bls.n	8008872 <_free_r+0x42>
 8008860:	6820      	ldr	r0, [r4, #0]
 8008862:	1821      	adds	r1, r4, r0
 8008864:	428b      	cmp	r3, r1
 8008866:	bf01      	itttt	eq
 8008868:	6819      	ldreq	r1, [r3, #0]
 800886a:	685b      	ldreq	r3, [r3, #4]
 800886c:	1809      	addeq	r1, r1, r0
 800886e:	6021      	streq	r1, [r4, #0]
 8008870:	e7ed      	b.n	800884e <_free_r+0x1e>
 8008872:	461a      	mov	r2, r3
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	b10b      	cbz	r3, 800887c <_free_r+0x4c>
 8008878:	42a3      	cmp	r3, r4
 800887a:	d9fa      	bls.n	8008872 <_free_r+0x42>
 800887c:	6811      	ldr	r1, [r2, #0]
 800887e:	1850      	adds	r0, r2, r1
 8008880:	42a0      	cmp	r0, r4
 8008882:	d10b      	bne.n	800889c <_free_r+0x6c>
 8008884:	6820      	ldr	r0, [r4, #0]
 8008886:	4401      	add	r1, r0
 8008888:	1850      	adds	r0, r2, r1
 800888a:	4283      	cmp	r3, r0
 800888c:	6011      	str	r1, [r2, #0]
 800888e:	d1e0      	bne.n	8008852 <_free_r+0x22>
 8008890:	6818      	ldr	r0, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	6053      	str	r3, [r2, #4]
 8008896:	4408      	add	r0, r1
 8008898:	6010      	str	r0, [r2, #0]
 800889a:	e7da      	b.n	8008852 <_free_r+0x22>
 800889c:	d902      	bls.n	80088a4 <_free_r+0x74>
 800889e:	230c      	movs	r3, #12
 80088a0:	602b      	str	r3, [r5, #0]
 80088a2:	e7d6      	b.n	8008852 <_free_r+0x22>
 80088a4:	6820      	ldr	r0, [r4, #0]
 80088a6:	1821      	adds	r1, r4, r0
 80088a8:	428b      	cmp	r3, r1
 80088aa:	bf04      	itt	eq
 80088ac:	6819      	ldreq	r1, [r3, #0]
 80088ae:	685b      	ldreq	r3, [r3, #4]
 80088b0:	6063      	str	r3, [r4, #4]
 80088b2:	bf04      	itt	eq
 80088b4:	1809      	addeq	r1, r1, r0
 80088b6:	6021      	streq	r1, [r4, #0]
 80088b8:	6054      	str	r4, [r2, #4]
 80088ba:	e7ca      	b.n	8008852 <_free_r+0x22>
 80088bc:	bd38      	pop	{r3, r4, r5, pc}
 80088be:	bf00      	nop
 80088c0:	200004d4 	.word	0x200004d4

080088c4 <malloc>:
 80088c4:	4b02      	ldr	r3, [pc, #8]	@ (80088d0 <malloc+0xc>)
 80088c6:	4601      	mov	r1, r0
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	f000 b825 	b.w	8008918 <_malloc_r>
 80088ce:	bf00      	nop
 80088d0:	2000002c 	.word	0x2000002c

080088d4 <sbrk_aligned>:
 80088d4:	b570      	push	{r4, r5, r6, lr}
 80088d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008914 <sbrk_aligned+0x40>)
 80088d8:	460c      	mov	r4, r1
 80088da:	6831      	ldr	r1, [r6, #0]
 80088dc:	4605      	mov	r5, r0
 80088de:	b911      	cbnz	r1, 80088e6 <sbrk_aligned+0x12>
 80088e0:	f001 fe04 	bl	800a4ec <_sbrk_r>
 80088e4:	6030      	str	r0, [r6, #0]
 80088e6:	4621      	mov	r1, r4
 80088e8:	4628      	mov	r0, r5
 80088ea:	f001 fdff 	bl	800a4ec <_sbrk_r>
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	d103      	bne.n	80088fa <sbrk_aligned+0x26>
 80088f2:	f04f 34ff 	mov.w	r4, #4294967295
 80088f6:	4620      	mov	r0, r4
 80088f8:	bd70      	pop	{r4, r5, r6, pc}
 80088fa:	1cc4      	adds	r4, r0, #3
 80088fc:	f024 0403 	bic.w	r4, r4, #3
 8008900:	42a0      	cmp	r0, r4
 8008902:	d0f8      	beq.n	80088f6 <sbrk_aligned+0x22>
 8008904:	1a21      	subs	r1, r4, r0
 8008906:	4628      	mov	r0, r5
 8008908:	f001 fdf0 	bl	800a4ec <_sbrk_r>
 800890c:	3001      	adds	r0, #1
 800890e:	d1f2      	bne.n	80088f6 <sbrk_aligned+0x22>
 8008910:	e7ef      	b.n	80088f2 <sbrk_aligned+0x1e>
 8008912:	bf00      	nop
 8008914:	200004d0 	.word	0x200004d0

08008918 <_malloc_r>:
 8008918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800891c:	1ccd      	adds	r5, r1, #3
 800891e:	f025 0503 	bic.w	r5, r5, #3
 8008922:	3508      	adds	r5, #8
 8008924:	2d0c      	cmp	r5, #12
 8008926:	bf38      	it	cc
 8008928:	250c      	movcc	r5, #12
 800892a:	2d00      	cmp	r5, #0
 800892c:	4606      	mov	r6, r0
 800892e:	db01      	blt.n	8008934 <_malloc_r+0x1c>
 8008930:	42a9      	cmp	r1, r5
 8008932:	d904      	bls.n	800893e <_malloc_r+0x26>
 8008934:	230c      	movs	r3, #12
 8008936:	6033      	str	r3, [r6, #0]
 8008938:	2000      	movs	r0, #0
 800893a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800893e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a14 <_malloc_r+0xfc>
 8008942:	f000 f869 	bl	8008a18 <__malloc_lock>
 8008946:	f8d8 3000 	ldr.w	r3, [r8]
 800894a:	461c      	mov	r4, r3
 800894c:	bb44      	cbnz	r4, 80089a0 <_malloc_r+0x88>
 800894e:	4629      	mov	r1, r5
 8008950:	4630      	mov	r0, r6
 8008952:	f7ff ffbf 	bl	80088d4 <sbrk_aligned>
 8008956:	1c43      	adds	r3, r0, #1
 8008958:	4604      	mov	r4, r0
 800895a:	d158      	bne.n	8008a0e <_malloc_r+0xf6>
 800895c:	f8d8 4000 	ldr.w	r4, [r8]
 8008960:	4627      	mov	r7, r4
 8008962:	2f00      	cmp	r7, #0
 8008964:	d143      	bne.n	80089ee <_malloc_r+0xd6>
 8008966:	2c00      	cmp	r4, #0
 8008968:	d04b      	beq.n	8008a02 <_malloc_r+0xea>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	4639      	mov	r1, r7
 800896e:	4630      	mov	r0, r6
 8008970:	eb04 0903 	add.w	r9, r4, r3
 8008974:	f001 fdba 	bl	800a4ec <_sbrk_r>
 8008978:	4581      	cmp	r9, r0
 800897a:	d142      	bne.n	8008a02 <_malloc_r+0xea>
 800897c:	6821      	ldr	r1, [r4, #0]
 800897e:	1a6d      	subs	r5, r5, r1
 8008980:	4629      	mov	r1, r5
 8008982:	4630      	mov	r0, r6
 8008984:	f7ff ffa6 	bl	80088d4 <sbrk_aligned>
 8008988:	3001      	adds	r0, #1
 800898a:	d03a      	beq.n	8008a02 <_malloc_r+0xea>
 800898c:	6823      	ldr	r3, [r4, #0]
 800898e:	442b      	add	r3, r5
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	f8d8 3000 	ldr.w	r3, [r8]
 8008996:	685a      	ldr	r2, [r3, #4]
 8008998:	bb62      	cbnz	r2, 80089f4 <_malloc_r+0xdc>
 800899a:	f8c8 7000 	str.w	r7, [r8]
 800899e:	e00f      	b.n	80089c0 <_malloc_r+0xa8>
 80089a0:	6822      	ldr	r2, [r4, #0]
 80089a2:	1b52      	subs	r2, r2, r5
 80089a4:	d420      	bmi.n	80089e8 <_malloc_r+0xd0>
 80089a6:	2a0b      	cmp	r2, #11
 80089a8:	d917      	bls.n	80089da <_malloc_r+0xc2>
 80089aa:	1961      	adds	r1, r4, r5
 80089ac:	42a3      	cmp	r3, r4
 80089ae:	6025      	str	r5, [r4, #0]
 80089b0:	bf18      	it	ne
 80089b2:	6059      	strne	r1, [r3, #4]
 80089b4:	6863      	ldr	r3, [r4, #4]
 80089b6:	bf08      	it	eq
 80089b8:	f8c8 1000 	streq.w	r1, [r8]
 80089bc:	5162      	str	r2, [r4, r5]
 80089be:	604b      	str	r3, [r1, #4]
 80089c0:	4630      	mov	r0, r6
 80089c2:	f000 f82f 	bl	8008a24 <__malloc_unlock>
 80089c6:	f104 000b 	add.w	r0, r4, #11
 80089ca:	1d23      	adds	r3, r4, #4
 80089cc:	f020 0007 	bic.w	r0, r0, #7
 80089d0:	1ac2      	subs	r2, r0, r3
 80089d2:	bf1c      	itt	ne
 80089d4:	1a1b      	subne	r3, r3, r0
 80089d6:	50a3      	strne	r3, [r4, r2]
 80089d8:	e7af      	b.n	800893a <_malloc_r+0x22>
 80089da:	6862      	ldr	r2, [r4, #4]
 80089dc:	42a3      	cmp	r3, r4
 80089de:	bf0c      	ite	eq
 80089e0:	f8c8 2000 	streq.w	r2, [r8]
 80089e4:	605a      	strne	r2, [r3, #4]
 80089e6:	e7eb      	b.n	80089c0 <_malloc_r+0xa8>
 80089e8:	4623      	mov	r3, r4
 80089ea:	6864      	ldr	r4, [r4, #4]
 80089ec:	e7ae      	b.n	800894c <_malloc_r+0x34>
 80089ee:	463c      	mov	r4, r7
 80089f0:	687f      	ldr	r7, [r7, #4]
 80089f2:	e7b6      	b.n	8008962 <_malloc_r+0x4a>
 80089f4:	461a      	mov	r2, r3
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	42a3      	cmp	r3, r4
 80089fa:	d1fb      	bne.n	80089f4 <_malloc_r+0xdc>
 80089fc:	2300      	movs	r3, #0
 80089fe:	6053      	str	r3, [r2, #4]
 8008a00:	e7de      	b.n	80089c0 <_malloc_r+0xa8>
 8008a02:	230c      	movs	r3, #12
 8008a04:	6033      	str	r3, [r6, #0]
 8008a06:	4630      	mov	r0, r6
 8008a08:	f000 f80c 	bl	8008a24 <__malloc_unlock>
 8008a0c:	e794      	b.n	8008938 <_malloc_r+0x20>
 8008a0e:	6005      	str	r5, [r0, #0]
 8008a10:	e7d6      	b.n	80089c0 <_malloc_r+0xa8>
 8008a12:	bf00      	nop
 8008a14:	200004d4 	.word	0x200004d4

08008a18 <__malloc_lock>:
 8008a18:	4801      	ldr	r0, [pc, #4]	@ (8008a20 <__malloc_lock+0x8>)
 8008a1a:	f7ff b8a6 	b.w	8007b6a <__retarget_lock_acquire_recursive>
 8008a1e:	bf00      	nop
 8008a20:	200004cc 	.word	0x200004cc

08008a24 <__malloc_unlock>:
 8008a24:	4801      	ldr	r0, [pc, #4]	@ (8008a2c <__malloc_unlock+0x8>)
 8008a26:	f7ff b8a1 	b.w	8007b6c <__retarget_lock_release_recursive>
 8008a2a:	bf00      	nop
 8008a2c:	200004cc 	.word	0x200004cc

08008a30 <_Balloc>:
 8008a30:	b570      	push	{r4, r5, r6, lr}
 8008a32:	69c6      	ldr	r6, [r0, #28]
 8008a34:	4604      	mov	r4, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	b976      	cbnz	r6, 8008a58 <_Balloc+0x28>
 8008a3a:	2010      	movs	r0, #16
 8008a3c:	f7ff ff42 	bl	80088c4 <malloc>
 8008a40:	4602      	mov	r2, r0
 8008a42:	61e0      	str	r0, [r4, #28]
 8008a44:	b920      	cbnz	r0, 8008a50 <_Balloc+0x20>
 8008a46:	4b18      	ldr	r3, [pc, #96]	@ (8008aa8 <_Balloc+0x78>)
 8008a48:	4818      	ldr	r0, [pc, #96]	@ (8008aac <_Balloc+0x7c>)
 8008a4a:	216b      	movs	r1, #107	@ 0x6b
 8008a4c:	f001 fd74 	bl	800a538 <__assert_func>
 8008a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a54:	6006      	str	r6, [r0, #0]
 8008a56:	60c6      	str	r6, [r0, #12]
 8008a58:	69e6      	ldr	r6, [r4, #28]
 8008a5a:	68f3      	ldr	r3, [r6, #12]
 8008a5c:	b183      	cbz	r3, 8008a80 <_Balloc+0x50>
 8008a5e:	69e3      	ldr	r3, [r4, #28]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a66:	b9b8      	cbnz	r0, 8008a98 <_Balloc+0x68>
 8008a68:	2101      	movs	r1, #1
 8008a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008a6e:	1d72      	adds	r2, r6, #5
 8008a70:	0092      	lsls	r2, r2, #2
 8008a72:	4620      	mov	r0, r4
 8008a74:	f001 fd7e 	bl	800a574 <_calloc_r>
 8008a78:	b160      	cbz	r0, 8008a94 <_Balloc+0x64>
 8008a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a7e:	e00e      	b.n	8008a9e <_Balloc+0x6e>
 8008a80:	2221      	movs	r2, #33	@ 0x21
 8008a82:	2104      	movs	r1, #4
 8008a84:	4620      	mov	r0, r4
 8008a86:	f001 fd75 	bl	800a574 <_calloc_r>
 8008a8a:	69e3      	ldr	r3, [r4, #28]
 8008a8c:	60f0      	str	r0, [r6, #12]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e4      	bne.n	8008a5e <_Balloc+0x2e>
 8008a94:	2000      	movs	r0, #0
 8008a96:	bd70      	pop	{r4, r5, r6, pc}
 8008a98:	6802      	ldr	r2, [r0, #0]
 8008a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008aa4:	e7f7      	b.n	8008a96 <_Balloc+0x66>
 8008aa6:	bf00      	nop
 8008aa8:	0800b326 	.word	0x0800b326
 8008aac:	0800b3a6 	.word	0x0800b3a6

08008ab0 <_Bfree>:
 8008ab0:	b570      	push	{r4, r5, r6, lr}
 8008ab2:	69c6      	ldr	r6, [r0, #28]
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	b976      	cbnz	r6, 8008ad8 <_Bfree+0x28>
 8008aba:	2010      	movs	r0, #16
 8008abc:	f7ff ff02 	bl	80088c4 <malloc>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	61e8      	str	r0, [r5, #28]
 8008ac4:	b920      	cbnz	r0, 8008ad0 <_Bfree+0x20>
 8008ac6:	4b09      	ldr	r3, [pc, #36]	@ (8008aec <_Bfree+0x3c>)
 8008ac8:	4809      	ldr	r0, [pc, #36]	@ (8008af0 <_Bfree+0x40>)
 8008aca:	218f      	movs	r1, #143	@ 0x8f
 8008acc:	f001 fd34 	bl	800a538 <__assert_func>
 8008ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ad4:	6006      	str	r6, [r0, #0]
 8008ad6:	60c6      	str	r6, [r0, #12]
 8008ad8:	b13c      	cbz	r4, 8008aea <_Bfree+0x3a>
 8008ada:	69eb      	ldr	r3, [r5, #28]
 8008adc:	6862      	ldr	r2, [r4, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ae4:	6021      	str	r1, [r4, #0]
 8008ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008aea:	bd70      	pop	{r4, r5, r6, pc}
 8008aec:	0800b326 	.word	0x0800b326
 8008af0:	0800b3a6 	.word	0x0800b3a6

08008af4 <__multadd>:
 8008af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af8:	690d      	ldr	r5, [r1, #16]
 8008afa:	4607      	mov	r7, r0
 8008afc:	460c      	mov	r4, r1
 8008afe:	461e      	mov	r6, r3
 8008b00:	f101 0c14 	add.w	ip, r1, #20
 8008b04:	2000      	movs	r0, #0
 8008b06:	f8dc 3000 	ldr.w	r3, [ip]
 8008b0a:	b299      	uxth	r1, r3
 8008b0c:	fb02 6101 	mla	r1, r2, r1, r6
 8008b10:	0c1e      	lsrs	r6, r3, #16
 8008b12:	0c0b      	lsrs	r3, r1, #16
 8008b14:	fb02 3306 	mla	r3, r2, r6, r3
 8008b18:	b289      	uxth	r1, r1
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b20:	4285      	cmp	r5, r0
 8008b22:	f84c 1b04 	str.w	r1, [ip], #4
 8008b26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b2a:	dcec      	bgt.n	8008b06 <__multadd+0x12>
 8008b2c:	b30e      	cbz	r6, 8008b72 <__multadd+0x7e>
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	42ab      	cmp	r3, r5
 8008b32:	dc19      	bgt.n	8008b68 <__multadd+0x74>
 8008b34:	6861      	ldr	r1, [r4, #4]
 8008b36:	4638      	mov	r0, r7
 8008b38:	3101      	adds	r1, #1
 8008b3a:	f7ff ff79 	bl	8008a30 <_Balloc>
 8008b3e:	4680      	mov	r8, r0
 8008b40:	b928      	cbnz	r0, 8008b4e <__multadd+0x5a>
 8008b42:	4602      	mov	r2, r0
 8008b44:	4b0c      	ldr	r3, [pc, #48]	@ (8008b78 <__multadd+0x84>)
 8008b46:	480d      	ldr	r0, [pc, #52]	@ (8008b7c <__multadd+0x88>)
 8008b48:	21ba      	movs	r1, #186	@ 0xba
 8008b4a:	f001 fcf5 	bl	800a538 <__assert_func>
 8008b4e:	6922      	ldr	r2, [r4, #16]
 8008b50:	3202      	adds	r2, #2
 8008b52:	f104 010c 	add.w	r1, r4, #12
 8008b56:	0092      	lsls	r2, r2, #2
 8008b58:	300c      	adds	r0, #12
 8008b5a:	f001 fcd7 	bl	800a50c <memcpy>
 8008b5e:	4621      	mov	r1, r4
 8008b60:	4638      	mov	r0, r7
 8008b62:	f7ff ffa5 	bl	8008ab0 <_Bfree>
 8008b66:	4644      	mov	r4, r8
 8008b68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b6c:	3501      	adds	r5, #1
 8008b6e:	615e      	str	r6, [r3, #20]
 8008b70:	6125      	str	r5, [r4, #16]
 8008b72:	4620      	mov	r0, r4
 8008b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b78:	0800b395 	.word	0x0800b395
 8008b7c:	0800b3a6 	.word	0x0800b3a6

08008b80 <__s2b>:
 8008b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b84:	460c      	mov	r4, r1
 8008b86:	4615      	mov	r5, r2
 8008b88:	461f      	mov	r7, r3
 8008b8a:	2209      	movs	r2, #9
 8008b8c:	3308      	adds	r3, #8
 8008b8e:	4606      	mov	r6, r0
 8008b90:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b94:	2100      	movs	r1, #0
 8008b96:	2201      	movs	r2, #1
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	db09      	blt.n	8008bb0 <__s2b+0x30>
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	f7ff ff47 	bl	8008a30 <_Balloc>
 8008ba2:	b940      	cbnz	r0, 8008bb6 <__s2b+0x36>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	4b19      	ldr	r3, [pc, #100]	@ (8008c0c <__s2b+0x8c>)
 8008ba8:	4819      	ldr	r0, [pc, #100]	@ (8008c10 <__s2b+0x90>)
 8008baa:	21d3      	movs	r1, #211	@ 0xd3
 8008bac:	f001 fcc4 	bl	800a538 <__assert_func>
 8008bb0:	0052      	lsls	r2, r2, #1
 8008bb2:	3101      	adds	r1, #1
 8008bb4:	e7f0      	b.n	8008b98 <__s2b+0x18>
 8008bb6:	9b08      	ldr	r3, [sp, #32]
 8008bb8:	6143      	str	r3, [r0, #20]
 8008bba:	2d09      	cmp	r5, #9
 8008bbc:	f04f 0301 	mov.w	r3, #1
 8008bc0:	6103      	str	r3, [r0, #16]
 8008bc2:	dd16      	ble.n	8008bf2 <__s2b+0x72>
 8008bc4:	f104 0909 	add.w	r9, r4, #9
 8008bc8:	46c8      	mov	r8, r9
 8008bca:	442c      	add	r4, r5
 8008bcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008bd0:	4601      	mov	r1, r0
 8008bd2:	3b30      	subs	r3, #48	@ 0x30
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ff8c 	bl	8008af4 <__multadd>
 8008bdc:	45a0      	cmp	r8, r4
 8008bde:	d1f5      	bne.n	8008bcc <__s2b+0x4c>
 8008be0:	f1a5 0408 	sub.w	r4, r5, #8
 8008be4:	444c      	add	r4, r9
 8008be6:	1b2d      	subs	r5, r5, r4
 8008be8:	1963      	adds	r3, r4, r5
 8008bea:	42bb      	cmp	r3, r7
 8008bec:	db04      	blt.n	8008bf8 <__s2b+0x78>
 8008bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bf2:	340a      	adds	r4, #10
 8008bf4:	2509      	movs	r5, #9
 8008bf6:	e7f6      	b.n	8008be6 <__s2b+0x66>
 8008bf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bfc:	4601      	mov	r1, r0
 8008bfe:	3b30      	subs	r3, #48	@ 0x30
 8008c00:	220a      	movs	r2, #10
 8008c02:	4630      	mov	r0, r6
 8008c04:	f7ff ff76 	bl	8008af4 <__multadd>
 8008c08:	e7ee      	b.n	8008be8 <__s2b+0x68>
 8008c0a:	bf00      	nop
 8008c0c:	0800b395 	.word	0x0800b395
 8008c10:	0800b3a6 	.word	0x0800b3a6

08008c14 <__hi0bits>:
 8008c14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008c18:	4603      	mov	r3, r0
 8008c1a:	bf36      	itet	cc
 8008c1c:	0403      	lslcc	r3, r0, #16
 8008c1e:	2000      	movcs	r0, #0
 8008c20:	2010      	movcc	r0, #16
 8008c22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c26:	bf3c      	itt	cc
 8008c28:	021b      	lslcc	r3, r3, #8
 8008c2a:	3008      	addcc	r0, #8
 8008c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c30:	bf3c      	itt	cc
 8008c32:	011b      	lslcc	r3, r3, #4
 8008c34:	3004      	addcc	r0, #4
 8008c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c3a:	bf3c      	itt	cc
 8008c3c:	009b      	lslcc	r3, r3, #2
 8008c3e:	3002      	addcc	r0, #2
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	db05      	blt.n	8008c50 <__hi0bits+0x3c>
 8008c44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c48:	f100 0001 	add.w	r0, r0, #1
 8008c4c:	bf08      	it	eq
 8008c4e:	2020      	moveq	r0, #32
 8008c50:	4770      	bx	lr

08008c52 <__lo0bits>:
 8008c52:	6803      	ldr	r3, [r0, #0]
 8008c54:	4602      	mov	r2, r0
 8008c56:	f013 0007 	ands.w	r0, r3, #7
 8008c5a:	d00b      	beq.n	8008c74 <__lo0bits+0x22>
 8008c5c:	07d9      	lsls	r1, r3, #31
 8008c5e:	d421      	bmi.n	8008ca4 <__lo0bits+0x52>
 8008c60:	0798      	lsls	r0, r3, #30
 8008c62:	bf49      	itett	mi
 8008c64:	085b      	lsrmi	r3, r3, #1
 8008c66:	089b      	lsrpl	r3, r3, #2
 8008c68:	2001      	movmi	r0, #1
 8008c6a:	6013      	strmi	r3, [r2, #0]
 8008c6c:	bf5c      	itt	pl
 8008c6e:	6013      	strpl	r3, [r2, #0]
 8008c70:	2002      	movpl	r0, #2
 8008c72:	4770      	bx	lr
 8008c74:	b299      	uxth	r1, r3
 8008c76:	b909      	cbnz	r1, 8008c7c <__lo0bits+0x2a>
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	2010      	movs	r0, #16
 8008c7c:	b2d9      	uxtb	r1, r3
 8008c7e:	b909      	cbnz	r1, 8008c84 <__lo0bits+0x32>
 8008c80:	3008      	adds	r0, #8
 8008c82:	0a1b      	lsrs	r3, r3, #8
 8008c84:	0719      	lsls	r1, r3, #28
 8008c86:	bf04      	itt	eq
 8008c88:	091b      	lsreq	r3, r3, #4
 8008c8a:	3004      	addeq	r0, #4
 8008c8c:	0799      	lsls	r1, r3, #30
 8008c8e:	bf04      	itt	eq
 8008c90:	089b      	lsreq	r3, r3, #2
 8008c92:	3002      	addeq	r0, #2
 8008c94:	07d9      	lsls	r1, r3, #31
 8008c96:	d403      	bmi.n	8008ca0 <__lo0bits+0x4e>
 8008c98:	085b      	lsrs	r3, r3, #1
 8008c9a:	f100 0001 	add.w	r0, r0, #1
 8008c9e:	d003      	beq.n	8008ca8 <__lo0bits+0x56>
 8008ca0:	6013      	str	r3, [r2, #0]
 8008ca2:	4770      	bx	lr
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	4770      	bx	lr
 8008ca8:	2020      	movs	r0, #32
 8008caa:	4770      	bx	lr

08008cac <__i2b>:
 8008cac:	b510      	push	{r4, lr}
 8008cae:	460c      	mov	r4, r1
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	f7ff febd 	bl	8008a30 <_Balloc>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	b928      	cbnz	r0, 8008cc6 <__i2b+0x1a>
 8008cba:	4b05      	ldr	r3, [pc, #20]	@ (8008cd0 <__i2b+0x24>)
 8008cbc:	4805      	ldr	r0, [pc, #20]	@ (8008cd4 <__i2b+0x28>)
 8008cbe:	f240 1145 	movw	r1, #325	@ 0x145
 8008cc2:	f001 fc39 	bl	800a538 <__assert_func>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	6144      	str	r4, [r0, #20]
 8008cca:	6103      	str	r3, [r0, #16]
 8008ccc:	bd10      	pop	{r4, pc}
 8008cce:	bf00      	nop
 8008cd0:	0800b395 	.word	0x0800b395
 8008cd4:	0800b3a6 	.word	0x0800b3a6

08008cd8 <__multiply>:
 8008cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	4617      	mov	r7, r2
 8008cde:	690a      	ldr	r2, [r1, #16]
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	bfa8      	it	ge
 8008ce6:	463b      	movge	r3, r7
 8008ce8:	4689      	mov	r9, r1
 8008cea:	bfa4      	itt	ge
 8008cec:	460f      	movge	r7, r1
 8008cee:	4699      	movge	r9, r3
 8008cf0:	693d      	ldr	r5, [r7, #16]
 8008cf2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	6879      	ldr	r1, [r7, #4]
 8008cfa:	eb05 060a 	add.w	r6, r5, sl
 8008cfe:	42b3      	cmp	r3, r6
 8008d00:	b085      	sub	sp, #20
 8008d02:	bfb8      	it	lt
 8008d04:	3101      	addlt	r1, #1
 8008d06:	f7ff fe93 	bl	8008a30 <_Balloc>
 8008d0a:	b930      	cbnz	r0, 8008d1a <__multiply+0x42>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	4b41      	ldr	r3, [pc, #260]	@ (8008e14 <__multiply+0x13c>)
 8008d10:	4841      	ldr	r0, [pc, #260]	@ (8008e18 <__multiply+0x140>)
 8008d12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d16:	f001 fc0f 	bl	800a538 <__assert_func>
 8008d1a:	f100 0414 	add.w	r4, r0, #20
 8008d1e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008d22:	4623      	mov	r3, r4
 8008d24:	2200      	movs	r2, #0
 8008d26:	4573      	cmp	r3, lr
 8008d28:	d320      	bcc.n	8008d6c <__multiply+0x94>
 8008d2a:	f107 0814 	add.w	r8, r7, #20
 8008d2e:	f109 0114 	add.w	r1, r9, #20
 8008d32:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008d36:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008d3a:	9302      	str	r3, [sp, #8]
 8008d3c:	1beb      	subs	r3, r5, r7
 8008d3e:	3b15      	subs	r3, #21
 8008d40:	f023 0303 	bic.w	r3, r3, #3
 8008d44:	3304      	adds	r3, #4
 8008d46:	3715      	adds	r7, #21
 8008d48:	42bd      	cmp	r5, r7
 8008d4a:	bf38      	it	cc
 8008d4c:	2304      	movcc	r3, #4
 8008d4e:	9301      	str	r3, [sp, #4]
 8008d50:	9b02      	ldr	r3, [sp, #8]
 8008d52:	9103      	str	r1, [sp, #12]
 8008d54:	428b      	cmp	r3, r1
 8008d56:	d80c      	bhi.n	8008d72 <__multiply+0x9a>
 8008d58:	2e00      	cmp	r6, #0
 8008d5a:	dd03      	ble.n	8008d64 <__multiply+0x8c>
 8008d5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d055      	beq.n	8008e10 <__multiply+0x138>
 8008d64:	6106      	str	r6, [r0, #16]
 8008d66:	b005      	add	sp, #20
 8008d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6c:	f843 2b04 	str.w	r2, [r3], #4
 8008d70:	e7d9      	b.n	8008d26 <__multiply+0x4e>
 8008d72:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d76:	f1ba 0f00 	cmp.w	sl, #0
 8008d7a:	d01f      	beq.n	8008dbc <__multiply+0xe4>
 8008d7c:	46c4      	mov	ip, r8
 8008d7e:	46a1      	mov	r9, r4
 8008d80:	2700      	movs	r7, #0
 8008d82:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d86:	f8d9 3000 	ldr.w	r3, [r9]
 8008d8a:	fa1f fb82 	uxth.w	fp, r2
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d94:	443b      	add	r3, r7
 8008d96:	f8d9 7000 	ldr.w	r7, [r9]
 8008d9a:	0c12      	lsrs	r2, r2, #16
 8008d9c:	0c3f      	lsrs	r7, r7, #16
 8008d9e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008da2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dac:	4565      	cmp	r5, ip
 8008dae:	f849 3b04 	str.w	r3, [r9], #4
 8008db2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008db6:	d8e4      	bhi.n	8008d82 <__multiply+0xaa>
 8008db8:	9b01      	ldr	r3, [sp, #4]
 8008dba:	50e7      	str	r7, [r4, r3]
 8008dbc:	9b03      	ldr	r3, [sp, #12]
 8008dbe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008dc2:	3104      	adds	r1, #4
 8008dc4:	f1b9 0f00 	cmp.w	r9, #0
 8008dc8:	d020      	beq.n	8008e0c <__multiply+0x134>
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	4647      	mov	r7, r8
 8008dce:	46a4      	mov	ip, r4
 8008dd0:	f04f 0a00 	mov.w	sl, #0
 8008dd4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008dd8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ddc:	fb09 220b 	mla	r2, r9, fp, r2
 8008de0:	4452      	add	r2, sl
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008de8:	f84c 3b04 	str.w	r3, [ip], #4
 8008dec:	f857 3b04 	ldr.w	r3, [r7], #4
 8008df0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008df4:	f8bc 3000 	ldrh.w	r3, [ip]
 8008df8:	fb09 330a 	mla	r3, r9, sl, r3
 8008dfc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e00:	42bd      	cmp	r5, r7
 8008e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e06:	d8e5      	bhi.n	8008dd4 <__multiply+0xfc>
 8008e08:	9a01      	ldr	r2, [sp, #4]
 8008e0a:	50a3      	str	r3, [r4, r2]
 8008e0c:	3404      	adds	r4, #4
 8008e0e:	e79f      	b.n	8008d50 <__multiply+0x78>
 8008e10:	3e01      	subs	r6, #1
 8008e12:	e7a1      	b.n	8008d58 <__multiply+0x80>
 8008e14:	0800b395 	.word	0x0800b395
 8008e18:	0800b3a6 	.word	0x0800b3a6

08008e1c <__pow5mult>:
 8008e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e20:	4615      	mov	r5, r2
 8008e22:	f012 0203 	ands.w	r2, r2, #3
 8008e26:	4607      	mov	r7, r0
 8008e28:	460e      	mov	r6, r1
 8008e2a:	d007      	beq.n	8008e3c <__pow5mult+0x20>
 8008e2c:	4c25      	ldr	r4, [pc, #148]	@ (8008ec4 <__pow5mult+0xa8>)
 8008e2e:	3a01      	subs	r2, #1
 8008e30:	2300      	movs	r3, #0
 8008e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e36:	f7ff fe5d 	bl	8008af4 <__multadd>
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	10ad      	asrs	r5, r5, #2
 8008e3e:	d03d      	beq.n	8008ebc <__pow5mult+0xa0>
 8008e40:	69fc      	ldr	r4, [r7, #28]
 8008e42:	b97c      	cbnz	r4, 8008e64 <__pow5mult+0x48>
 8008e44:	2010      	movs	r0, #16
 8008e46:	f7ff fd3d 	bl	80088c4 <malloc>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	61f8      	str	r0, [r7, #28]
 8008e4e:	b928      	cbnz	r0, 8008e5c <__pow5mult+0x40>
 8008e50:	4b1d      	ldr	r3, [pc, #116]	@ (8008ec8 <__pow5mult+0xac>)
 8008e52:	481e      	ldr	r0, [pc, #120]	@ (8008ecc <__pow5mult+0xb0>)
 8008e54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e58:	f001 fb6e 	bl	800a538 <__assert_func>
 8008e5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e60:	6004      	str	r4, [r0, #0]
 8008e62:	60c4      	str	r4, [r0, #12]
 8008e64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e6c:	b94c      	cbnz	r4, 8008e82 <__pow5mult+0x66>
 8008e6e:	f240 2171 	movw	r1, #625	@ 0x271
 8008e72:	4638      	mov	r0, r7
 8008e74:	f7ff ff1a 	bl	8008cac <__i2b>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e7e:	4604      	mov	r4, r0
 8008e80:	6003      	str	r3, [r0, #0]
 8008e82:	f04f 0900 	mov.w	r9, #0
 8008e86:	07eb      	lsls	r3, r5, #31
 8008e88:	d50a      	bpl.n	8008ea0 <__pow5mult+0x84>
 8008e8a:	4631      	mov	r1, r6
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4638      	mov	r0, r7
 8008e90:	f7ff ff22 	bl	8008cd8 <__multiply>
 8008e94:	4631      	mov	r1, r6
 8008e96:	4680      	mov	r8, r0
 8008e98:	4638      	mov	r0, r7
 8008e9a:	f7ff fe09 	bl	8008ab0 <_Bfree>
 8008e9e:	4646      	mov	r6, r8
 8008ea0:	106d      	asrs	r5, r5, #1
 8008ea2:	d00b      	beq.n	8008ebc <__pow5mult+0xa0>
 8008ea4:	6820      	ldr	r0, [r4, #0]
 8008ea6:	b938      	cbnz	r0, 8008eb8 <__pow5mult+0x9c>
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	4621      	mov	r1, r4
 8008eac:	4638      	mov	r0, r7
 8008eae:	f7ff ff13 	bl	8008cd8 <__multiply>
 8008eb2:	6020      	str	r0, [r4, #0]
 8008eb4:	f8c0 9000 	str.w	r9, [r0]
 8008eb8:	4604      	mov	r4, r0
 8008eba:	e7e4      	b.n	8008e86 <__pow5mult+0x6a>
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ec2:	bf00      	nop
 8008ec4:	0800b4b8 	.word	0x0800b4b8
 8008ec8:	0800b326 	.word	0x0800b326
 8008ecc:	0800b3a6 	.word	0x0800b3a6

08008ed0 <__lshift>:
 8008ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	6849      	ldr	r1, [r1, #4]
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ede:	68a3      	ldr	r3, [r4, #8]
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	4691      	mov	r9, r2
 8008ee4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ee8:	f108 0601 	add.w	r6, r8, #1
 8008eec:	42b3      	cmp	r3, r6
 8008eee:	db0b      	blt.n	8008f08 <__lshift+0x38>
 8008ef0:	4638      	mov	r0, r7
 8008ef2:	f7ff fd9d 	bl	8008a30 <_Balloc>
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	b948      	cbnz	r0, 8008f0e <__lshift+0x3e>
 8008efa:	4602      	mov	r2, r0
 8008efc:	4b28      	ldr	r3, [pc, #160]	@ (8008fa0 <__lshift+0xd0>)
 8008efe:	4829      	ldr	r0, [pc, #164]	@ (8008fa4 <__lshift+0xd4>)
 8008f00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f04:	f001 fb18 	bl	800a538 <__assert_func>
 8008f08:	3101      	adds	r1, #1
 8008f0a:	005b      	lsls	r3, r3, #1
 8008f0c:	e7ee      	b.n	8008eec <__lshift+0x1c>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	f100 0114 	add.w	r1, r0, #20
 8008f14:	f100 0210 	add.w	r2, r0, #16
 8008f18:	4618      	mov	r0, r3
 8008f1a:	4553      	cmp	r3, sl
 8008f1c:	db33      	blt.n	8008f86 <__lshift+0xb6>
 8008f1e:	6920      	ldr	r0, [r4, #16]
 8008f20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f24:	f104 0314 	add.w	r3, r4, #20
 8008f28:	f019 091f 	ands.w	r9, r9, #31
 8008f2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f34:	d02b      	beq.n	8008f8e <__lshift+0xbe>
 8008f36:	f1c9 0e20 	rsb	lr, r9, #32
 8008f3a:	468a      	mov	sl, r1
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	6818      	ldr	r0, [r3, #0]
 8008f40:	fa00 f009 	lsl.w	r0, r0, r9
 8008f44:	4310      	orrs	r0, r2
 8008f46:	f84a 0b04 	str.w	r0, [sl], #4
 8008f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4e:	459c      	cmp	ip, r3
 8008f50:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f54:	d8f3      	bhi.n	8008f3e <__lshift+0x6e>
 8008f56:	ebac 0304 	sub.w	r3, ip, r4
 8008f5a:	3b15      	subs	r3, #21
 8008f5c:	f023 0303 	bic.w	r3, r3, #3
 8008f60:	3304      	adds	r3, #4
 8008f62:	f104 0015 	add.w	r0, r4, #21
 8008f66:	4560      	cmp	r0, ip
 8008f68:	bf88      	it	hi
 8008f6a:	2304      	movhi	r3, #4
 8008f6c:	50ca      	str	r2, [r1, r3]
 8008f6e:	b10a      	cbz	r2, 8008f74 <__lshift+0xa4>
 8008f70:	f108 0602 	add.w	r6, r8, #2
 8008f74:	3e01      	subs	r6, #1
 8008f76:	4638      	mov	r0, r7
 8008f78:	612e      	str	r6, [r5, #16]
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	f7ff fd98 	bl	8008ab0 <_Bfree>
 8008f80:	4628      	mov	r0, r5
 8008f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f86:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	e7c5      	b.n	8008f1a <__lshift+0x4a>
 8008f8e:	3904      	subs	r1, #4
 8008f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f94:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f98:	459c      	cmp	ip, r3
 8008f9a:	d8f9      	bhi.n	8008f90 <__lshift+0xc0>
 8008f9c:	e7ea      	b.n	8008f74 <__lshift+0xa4>
 8008f9e:	bf00      	nop
 8008fa0:	0800b395 	.word	0x0800b395
 8008fa4:	0800b3a6 	.word	0x0800b3a6

08008fa8 <__mcmp>:
 8008fa8:	690a      	ldr	r2, [r1, #16]
 8008faa:	4603      	mov	r3, r0
 8008fac:	6900      	ldr	r0, [r0, #16]
 8008fae:	1a80      	subs	r0, r0, r2
 8008fb0:	b530      	push	{r4, r5, lr}
 8008fb2:	d10e      	bne.n	8008fd2 <__mcmp+0x2a>
 8008fb4:	3314      	adds	r3, #20
 8008fb6:	3114      	adds	r1, #20
 8008fb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008fbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008fc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008fc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008fc8:	4295      	cmp	r5, r2
 8008fca:	d003      	beq.n	8008fd4 <__mcmp+0x2c>
 8008fcc:	d205      	bcs.n	8008fda <__mcmp+0x32>
 8008fce:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd2:	bd30      	pop	{r4, r5, pc}
 8008fd4:	42a3      	cmp	r3, r4
 8008fd6:	d3f3      	bcc.n	8008fc0 <__mcmp+0x18>
 8008fd8:	e7fb      	b.n	8008fd2 <__mcmp+0x2a>
 8008fda:	2001      	movs	r0, #1
 8008fdc:	e7f9      	b.n	8008fd2 <__mcmp+0x2a>
	...

08008fe0 <__mdiff>:
 8008fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	4689      	mov	r9, r1
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	4611      	mov	r1, r2
 8008fea:	4648      	mov	r0, r9
 8008fec:	4614      	mov	r4, r2
 8008fee:	f7ff ffdb 	bl	8008fa8 <__mcmp>
 8008ff2:	1e05      	subs	r5, r0, #0
 8008ff4:	d112      	bne.n	800901c <__mdiff+0x3c>
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7ff fd19 	bl	8008a30 <_Balloc>
 8008ffe:	4602      	mov	r2, r0
 8009000:	b928      	cbnz	r0, 800900e <__mdiff+0x2e>
 8009002:	4b3f      	ldr	r3, [pc, #252]	@ (8009100 <__mdiff+0x120>)
 8009004:	f240 2137 	movw	r1, #567	@ 0x237
 8009008:	483e      	ldr	r0, [pc, #248]	@ (8009104 <__mdiff+0x124>)
 800900a:	f001 fa95 	bl	800a538 <__assert_func>
 800900e:	2301      	movs	r3, #1
 8009010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009014:	4610      	mov	r0, r2
 8009016:	b003      	add	sp, #12
 8009018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901c:	bfbc      	itt	lt
 800901e:	464b      	movlt	r3, r9
 8009020:	46a1      	movlt	r9, r4
 8009022:	4630      	mov	r0, r6
 8009024:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009028:	bfba      	itte	lt
 800902a:	461c      	movlt	r4, r3
 800902c:	2501      	movlt	r5, #1
 800902e:	2500      	movge	r5, #0
 8009030:	f7ff fcfe 	bl	8008a30 <_Balloc>
 8009034:	4602      	mov	r2, r0
 8009036:	b918      	cbnz	r0, 8009040 <__mdiff+0x60>
 8009038:	4b31      	ldr	r3, [pc, #196]	@ (8009100 <__mdiff+0x120>)
 800903a:	f240 2145 	movw	r1, #581	@ 0x245
 800903e:	e7e3      	b.n	8009008 <__mdiff+0x28>
 8009040:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009044:	6926      	ldr	r6, [r4, #16]
 8009046:	60c5      	str	r5, [r0, #12]
 8009048:	f109 0310 	add.w	r3, r9, #16
 800904c:	f109 0514 	add.w	r5, r9, #20
 8009050:	f104 0e14 	add.w	lr, r4, #20
 8009054:	f100 0b14 	add.w	fp, r0, #20
 8009058:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800905c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	46d9      	mov	r9, fp
 8009064:	f04f 0c00 	mov.w	ip, #0
 8009068:	9b01      	ldr	r3, [sp, #4]
 800906a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800906e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	fa1f f38a 	uxth.w	r3, sl
 8009078:	4619      	mov	r1, r3
 800907a:	b283      	uxth	r3, r0
 800907c:	1acb      	subs	r3, r1, r3
 800907e:	0c00      	lsrs	r0, r0, #16
 8009080:	4463      	add	r3, ip
 8009082:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009086:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800908a:	b29b      	uxth	r3, r3
 800908c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009090:	4576      	cmp	r6, lr
 8009092:	f849 3b04 	str.w	r3, [r9], #4
 8009096:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800909a:	d8e5      	bhi.n	8009068 <__mdiff+0x88>
 800909c:	1b33      	subs	r3, r6, r4
 800909e:	3b15      	subs	r3, #21
 80090a0:	f023 0303 	bic.w	r3, r3, #3
 80090a4:	3415      	adds	r4, #21
 80090a6:	3304      	adds	r3, #4
 80090a8:	42a6      	cmp	r6, r4
 80090aa:	bf38      	it	cc
 80090ac:	2304      	movcc	r3, #4
 80090ae:	441d      	add	r5, r3
 80090b0:	445b      	add	r3, fp
 80090b2:	461e      	mov	r6, r3
 80090b4:	462c      	mov	r4, r5
 80090b6:	4544      	cmp	r4, r8
 80090b8:	d30e      	bcc.n	80090d8 <__mdiff+0xf8>
 80090ba:	f108 0103 	add.w	r1, r8, #3
 80090be:	1b49      	subs	r1, r1, r5
 80090c0:	f021 0103 	bic.w	r1, r1, #3
 80090c4:	3d03      	subs	r5, #3
 80090c6:	45a8      	cmp	r8, r5
 80090c8:	bf38      	it	cc
 80090ca:	2100      	movcc	r1, #0
 80090cc:	440b      	add	r3, r1
 80090ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090d2:	b191      	cbz	r1, 80090fa <__mdiff+0x11a>
 80090d4:	6117      	str	r7, [r2, #16]
 80090d6:	e79d      	b.n	8009014 <__mdiff+0x34>
 80090d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80090dc:	46e6      	mov	lr, ip
 80090de:	0c08      	lsrs	r0, r1, #16
 80090e0:	fa1c fc81 	uxtah	ip, ip, r1
 80090e4:	4471      	add	r1, lr
 80090e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090ea:	b289      	uxth	r1, r1
 80090ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090f0:	f846 1b04 	str.w	r1, [r6], #4
 80090f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090f8:	e7dd      	b.n	80090b6 <__mdiff+0xd6>
 80090fa:	3f01      	subs	r7, #1
 80090fc:	e7e7      	b.n	80090ce <__mdiff+0xee>
 80090fe:	bf00      	nop
 8009100:	0800b395 	.word	0x0800b395
 8009104:	0800b3a6 	.word	0x0800b3a6

08009108 <__ulp>:
 8009108:	b082      	sub	sp, #8
 800910a:	ed8d 0b00 	vstr	d0, [sp]
 800910e:	9a01      	ldr	r2, [sp, #4]
 8009110:	4b0f      	ldr	r3, [pc, #60]	@ (8009150 <__ulp+0x48>)
 8009112:	4013      	ands	r3, r2
 8009114:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009118:	2b00      	cmp	r3, #0
 800911a:	dc08      	bgt.n	800912e <__ulp+0x26>
 800911c:	425b      	negs	r3, r3
 800911e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009122:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009126:	da04      	bge.n	8009132 <__ulp+0x2a>
 8009128:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800912c:	4113      	asrs	r3, r2
 800912e:	2200      	movs	r2, #0
 8009130:	e008      	b.n	8009144 <__ulp+0x3c>
 8009132:	f1a2 0314 	sub.w	r3, r2, #20
 8009136:	2b1e      	cmp	r3, #30
 8009138:	bfda      	itte	le
 800913a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800913e:	40da      	lsrle	r2, r3
 8009140:	2201      	movgt	r2, #1
 8009142:	2300      	movs	r3, #0
 8009144:	4619      	mov	r1, r3
 8009146:	4610      	mov	r0, r2
 8009148:	ec41 0b10 	vmov	d0, r0, r1
 800914c:	b002      	add	sp, #8
 800914e:	4770      	bx	lr
 8009150:	7ff00000 	.word	0x7ff00000

08009154 <__b2d>:
 8009154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009158:	6906      	ldr	r6, [r0, #16]
 800915a:	f100 0814 	add.w	r8, r0, #20
 800915e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009162:	1f37      	subs	r7, r6, #4
 8009164:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009168:	4610      	mov	r0, r2
 800916a:	f7ff fd53 	bl	8008c14 <__hi0bits>
 800916e:	f1c0 0320 	rsb	r3, r0, #32
 8009172:	280a      	cmp	r0, #10
 8009174:	600b      	str	r3, [r1, #0]
 8009176:	491b      	ldr	r1, [pc, #108]	@ (80091e4 <__b2d+0x90>)
 8009178:	dc15      	bgt.n	80091a6 <__b2d+0x52>
 800917a:	f1c0 0c0b 	rsb	ip, r0, #11
 800917e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009182:	45b8      	cmp	r8, r7
 8009184:	ea43 0501 	orr.w	r5, r3, r1
 8009188:	bf34      	ite	cc
 800918a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800918e:	2300      	movcs	r3, #0
 8009190:	3015      	adds	r0, #21
 8009192:	fa02 f000 	lsl.w	r0, r2, r0
 8009196:	fa23 f30c 	lsr.w	r3, r3, ip
 800919a:	4303      	orrs	r3, r0
 800919c:	461c      	mov	r4, r3
 800919e:	ec45 4b10 	vmov	d0, r4, r5
 80091a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a6:	45b8      	cmp	r8, r7
 80091a8:	bf3a      	itte	cc
 80091aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80091ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80091b2:	2300      	movcs	r3, #0
 80091b4:	380b      	subs	r0, #11
 80091b6:	d012      	beq.n	80091de <__b2d+0x8a>
 80091b8:	f1c0 0120 	rsb	r1, r0, #32
 80091bc:	fa23 f401 	lsr.w	r4, r3, r1
 80091c0:	4082      	lsls	r2, r0
 80091c2:	4322      	orrs	r2, r4
 80091c4:	4547      	cmp	r7, r8
 80091c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80091ca:	bf8c      	ite	hi
 80091cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80091d0:	2200      	movls	r2, #0
 80091d2:	4083      	lsls	r3, r0
 80091d4:	40ca      	lsrs	r2, r1
 80091d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80091da:	4313      	orrs	r3, r2
 80091dc:	e7de      	b.n	800919c <__b2d+0x48>
 80091de:	ea42 0501 	orr.w	r5, r2, r1
 80091e2:	e7db      	b.n	800919c <__b2d+0x48>
 80091e4:	3ff00000 	.word	0x3ff00000

080091e8 <__d2b>:
 80091e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091ec:	460f      	mov	r7, r1
 80091ee:	2101      	movs	r1, #1
 80091f0:	ec59 8b10 	vmov	r8, r9, d0
 80091f4:	4616      	mov	r6, r2
 80091f6:	f7ff fc1b 	bl	8008a30 <_Balloc>
 80091fa:	4604      	mov	r4, r0
 80091fc:	b930      	cbnz	r0, 800920c <__d2b+0x24>
 80091fe:	4602      	mov	r2, r0
 8009200:	4b23      	ldr	r3, [pc, #140]	@ (8009290 <__d2b+0xa8>)
 8009202:	4824      	ldr	r0, [pc, #144]	@ (8009294 <__d2b+0xac>)
 8009204:	f240 310f 	movw	r1, #783	@ 0x30f
 8009208:	f001 f996 	bl	800a538 <__assert_func>
 800920c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009214:	b10d      	cbz	r5, 800921a <__d2b+0x32>
 8009216:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800921a:	9301      	str	r3, [sp, #4]
 800921c:	f1b8 0300 	subs.w	r3, r8, #0
 8009220:	d023      	beq.n	800926a <__d2b+0x82>
 8009222:	4668      	mov	r0, sp
 8009224:	9300      	str	r3, [sp, #0]
 8009226:	f7ff fd14 	bl	8008c52 <__lo0bits>
 800922a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800922e:	b1d0      	cbz	r0, 8009266 <__d2b+0x7e>
 8009230:	f1c0 0320 	rsb	r3, r0, #32
 8009234:	fa02 f303 	lsl.w	r3, r2, r3
 8009238:	430b      	orrs	r3, r1
 800923a:	40c2      	lsrs	r2, r0
 800923c:	6163      	str	r3, [r4, #20]
 800923e:	9201      	str	r2, [sp, #4]
 8009240:	9b01      	ldr	r3, [sp, #4]
 8009242:	61a3      	str	r3, [r4, #24]
 8009244:	2b00      	cmp	r3, #0
 8009246:	bf0c      	ite	eq
 8009248:	2201      	moveq	r2, #1
 800924a:	2202      	movne	r2, #2
 800924c:	6122      	str	r2, [r4, #16]
 800924e:	b1a5      	cbz	r5, 800927a <__d2b+0x92>
 8009250:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009254:	4405      	add	r5, r0
 8009256:	603d      	str	r5, [r7, #0]
 8009258:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800925c:	6030      	str	r0, [r6, #0]
 800925e:	4620      	mov	r0, r4
 8009260:	b003      	add	sp, #12
 8009262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009266:	6161      	str	r1, [r4, #20]
 8009268:	e7ea      	b.n	8009240 <__d2b+0x58>
 800926a:	a801      	add	r0, sp, #4
 800926c:	f7ff fcf1 	bl	8008c52 <__lo0bits>
 8009270:	9b01      	ldr	r3, [sp, #4]
 8009272:	6163      	str	r3, [r4, #20]
 8009274:	3020      	adds	r0, #32
 8009276:	2201      	movs	r2, #1
 8009278:	e7e8      	b.n	800924c <__d2b+0x64>
 800927a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800927e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009282:	6038      	str	r0, [r7, #0]
 8009284:	6918      	ldr	r0, [r3, #16]
 8009286:	f7ff fcc5 	bl	8008c14 <__hi0bits>
 800928a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800928e:	e7e5      	b.n	800925c <__d2b+0x74>
 8009290:	0800b395 	.word	0x0800b395
 8009294:	0800b3a6 	.word	0x0800b3a6

08009298 <__ratio>:
 8009298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800929c:	b085      	sub	sp, #20
 800929e:	e9cd 1000 	strd	r1, r0, [sp]
 80092a2:	a902      	add	r1, sp, #8
 80092a4:	f7ff ff56 	bl	8009154 <__b2d>
 80092a8:	9800      	ldr	r0, [sp, #0]
 80092aa:	a903      	add	r1, sp, #12
 80092ac:	ec55 4b10 	vmov	r4, r5, d0
 80092b0:	f7ff ff50 	bl	8009154 <__b2d>
 80092b4:	9b01      	ldr	r3, [sp, #4]
 80092b6:	6919      	ldr	r1, [r3, #16]
 80092b8:	9b00      	ldr	r3, [sp, #0]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	1ac9      	subs	r1, r1, r3
 80092be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80092c2:	1a9b      	subs	r3, r3, r2
 80092c4:	ec5b ab10 	vmov	sl, fp, d0
 80092c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	bfce      	itee	gt
 80092d0:	462a      	movgt	r2, r5
 80092d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80092d6:	465a      	movle	r2, fp
 80092d8:	462f      	mov	r7, r5
 80092da:	46d9      	mov	r9, fp
 80092dc:	bfcc      	ite	gt
 80092de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80092e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80092e6:	464b      	mov	r3, r9
 80092e8:	4652      	mov	r2, sl
 80092ea:	4620      	mov	r0, r4
 80092ec:	4639      	mov	r1, r7
 80092ee:	f7f7 faad 	bl	800084c <__aeabi_ddiv>
 80092f2:	ec41 0b10 	vmov	d0, r0, r1
 80092f6:	b005      	add	sp, #20
 80092f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092fc <__copybits>:
 80092fc:	3901      	subs	r1, #1
 80092fe:	b570      	push	{r4, r5, r6, lr}
 8009300:	1149      	asrs	r1, r1, #5
 8009302:	6914      	ldr	r4, [r2, #16]
 8009304:	3101      	adds	r1, #1
 8009306:	f102 0314 	add.w	r3, r2, #20
 800930a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800930e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009312:	1f05      	subs	r5, r0, #4
 8009314:	42a3      	cmp	r3, r4
 8009316:	d30c      	bcc.n	8009332 <__copybits+0x36>
 8009318:	1aa3      	subs	r3, r4, r2
 800931a:	3b11      	subs	r3, #17
 800931c:	f023 0303 	bic.w	r3, r3, #3
 8009320:	3211      	adds	r2, #17
 8009322:	42a2      	cmp	r2, r4
 8009324:	bf88      	it	hi
 8009326:	2300      	movhi	r3, #0
 8009328:	4418      	add	r0, r3
 800932a:	2300      	movs	r3, #0
 800932c:	4288      	cmp	r0, r1
 800932e:	d305      	bcc.n	800933c <__copybits+0x40>
 8009330:	bd70      	pop	{r4, r5, r6, pc}
 8009332:	f853 6b04 	ldr.w	r6, [r3], #4
 8009336:	f845 6f04 	str.w	r6, [r5, #4]!
 800933a:	e7eb      	b.n	8009314 <__copybits+0x18>
 800933c:	f840 3b04 	str.w	r3, [r0], #4
 8009340:	e7f4      	b.n	800932c <__copybits+0x30>

08009342 <__any_on>:
 8009342:	f100 0214 	add.w	r2, r0, #20
 8009346:	6900      	ldr	r0, [r0, #16]
 8009348:	114b      	asrs	r3, r1, #5
 800934a:	4298      	cmp	r0, r3
 800934c:	b510      	push	{r4, lr}
 800934e:	db11      	blt.n	8009374 <__any_on+0x32>
 8009350:	dd0a      	ble.n	8009368 <__any_on+0x26>
 8009352:	f011 011f 	ands.w	r1, r1, #31
 8009356:	d007      	beq.n	8009368 <__any_on+0x26>
 8009358:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800935c:	fa24 f001 	lsr.w	r0, r4, r1
 8009360:	fa00 f101 	lsl.w	r1, r0, r1
 8009364:	428c      	cmp	r4, r1
 8009366:	d10b      	bne.n	8009380 <__any_on+0x3e>
 8009368:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800936c:	4293      	cmp	r3, r2
 800936e:	d803      	bhi.n	8009378 <__any_on+0x36>
 8009370:	2000      	movs	r0, #0
 8009372:	bd10      	pop	{r4, pc}
 8009374:	4603      	mov	r3, r0
 8009376:	e7f7      	b.n	8009368 <__any_on+0x26>
 8009378:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800937c:	2900      	cmp	r1, #0
 800937e:	d0f5      	beq.n	800936c <__any_on+0x2a>
 8009380:	2001      	movs	r0, #1
 8009382:	e7f6      	b.n	8009372 <__any_on+0x30>

08009384 <sulp>:
 8009384:	b570      	push	{r4, r5, r6, lr}
 8009386:	4604      	mov	r4, r0
 8009388:	460d      	mov	r5, r1
 800938a:	ec45 4b10 	vmov	d0, r4, r5
 800938e:	4616      	mov	r6, r2
 8009390:	f7ff feba 	bl	8009108 <__ulp>
 8009394:	ec51 0b10 	vmov	r0, r1, d0
 8009398:	b17e      	cbz	r6, 80093ba <sulp+0x36>
 800939a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800939e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	dd09      	ble.n	80093ba <sulp+0x36>
 80093a6:	051b      	lsls	r3, r3, #20
 80093a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80093ac:	2400      	movs	r4, #0
 80093ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80093b2:	4622      	mov	r2, r4
 80093b4:	462b      	mov	r3, r5
 80093b6:	f7f7 f91f 	bl	80005f8 <__aeabi_dmul>
 80093ba:	ec41 0b10 	vmov	d0, r0, r1
 80093be:	bd70      	pop	{r4, r5, r6, pc}

080093c0 <_strtod_l>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	b09f      	sub	sp, #124	@ 0x7c
 80093c6:	460c      	mov	r4, r1
 80093c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80093ca:	2200      	movs	r2, #0
 80093cc:	921a      	str	r2, [sp, #104]	@ 0x68
 80093ce:	9005      	str	r0, [sp, #20]
 80093d0:	f04f 0a00 	mov.w	sl, #0
 80093d4:	f04f 0b00 	mov.w	fp, #0
 80093d8:	460a      	mov	r2, r1
 80093da:	9219      	str	r2, [sp, #100]	@ 0x64
 80093dc:	7811      	ldrb	r1, [r2, #0]
 80093de:	292b      	cmp	r1, #43	@ 0x2b
 80093e0:	d04a      	beq.n	8009478 <_strtod_l+0xb8>
 80093e2:	d838      	bhi.n	8009456 <_strtod_l+0x96>
 80093e4:	290d      	cmp	r1, #13
 80093e6:	d832      	bhi.n	800944e <_strtod_l+0x8e>
 80093e8:	2908      	cmp	r1, #8
 80093ea:	d832      	bhi.n	8009452 <_strtod_l+0x92>
 80093ec:	2900      	cmp	r1, #0
 80093ee:	d03b      	beq.n	8009468 <_strtod_l+0xa8>
 80093f0:	2200      	movs	r2, #0
 80093f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80093f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80093f6:	782a      	ldrb	r2, [r5, #0]
 80093f8:	2a30      	cmp	r2, #48	@ 0x30
 80093fa:	f040 80b2 	bne.w	8009562 <_strtod_l+0x1a2>
 80093fe:	786a      	ldrb	r2, [r5, #1]
 8009400:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009404:	2a58      	cmp	r2, #88	@ 0x58
 8009406:	d16e      	bne.n	80094e6 <_strtod_l+0x126>
 8009408:	9302      	str	r3, [sp, #8]
 800940a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800940c:	9301      	str	r3, [sp, #4]
 800940e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009410:	9300      	str	r3, [sp, #0]
 8009412:	4a8f      	ldr	r2, [pc, #572]	@ (8009650 <_strtod_l+0x290>)
 8009414:	9805      	ldr	r0, [sp, #20]
 8009416:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009418:	a919      	add	r1, sp, #100	@ 0x64
 800941a:	f001 f927 	bl	800a66c <__gethex>
 800941e:	f010 060f 	ands.w	r6, r0, #15
 8009422:	4604      	mov	r4, r0
 8009424:	d005      	beq.n	8009432 <_strtod_l+0x72>
 8009426:	2e06      	cmp	r6, #6
 8009428:	d128      	bne.n	800947c <_strtod_l+0xbc>
 800942a:	3501      	adds	r5, #1
 800942c:	2300      	movs	r3, #0
 800942e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009430:	930e      	str	r3, [sp, #56]	@ 0x38
 8009432:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009434:	2b00      	cmp	r3, #0
 8009436:	f040 858e 	bne.w	8009f56 <_strtod_l+0xb96>
 800943a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800943c:	b1cb      	cbz	r3, 8009472 <_strtod_l+0xb2>
 800943e:	4652      	mov	r2, sl
 8009440:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009444:	ec43 2b10 	vmov	d0, r2, r3
 8009448:	b01f      	add	sp, #124	@ 0x7c
 800944a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800944e:	2920      	cmp	r1, #32
 8009450:	d1ce      	bne.n	80093f0 <_strtod_l+0x30>
 8009452:	3201      	adds	r2, #1
 8009454:	e7c1      	b.n	80093da <_strtod_l+0x1a>
 8009456:	292d      	cmp	r1, #45	@ 0x2d
 8009458:	d1ca      	bne.n	80093f0 <_strtod_l+0x30>
 800945a:	2101      	movs	r1, #1
 800945c:	910e      	str	r1, [sp, #56]	@ 0x38
 800945e:	1c51      	adds	r1, r2, #1
 8009460:	9119      	str	r1, [sp, #100]	@ 0x64
 8009462:	7852      	ldrb	r2, [r2, #1]
 8009464:	2a00      	cmp	r2, #0
 8009466:	d1c5      	bne.n	80093f4 <_strtod_l+0x34>
 8009468:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800946a:	9419      	str	r4, [sp, #100]	@ 0x64
 800946c:	2b00      	cmp	r3, #0
 800946e:	f040 8570 	bne.w	8009f52 <_strtod_l+0xb92>
 8009472:	4652      	mov	r2, sl
 8009474:	465b      	mov	r3, fp
 8009476:	e7e5      	b.n	8009444 <_strtod_l+0x84>
 8009478:	2100      	movs	r1, #0
 800947a:	e7ef      	b.n	800945c <_strtod_l+0x9c>
 800947c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800947e:	b13a      	cbz	r2, 8009490 <_strtod_l+0xd0>
 8009480:	2135      	movs	r1, #53	@ 0x35
 8009482:	a81c      	add	r0, sp, #112	@ 0x70
 8009484:	f7ff ff3a 	bl	80092fc <__copybits>
 8009488:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800948a:	9805      	ldr	r0, [sp, #20]
 800948c:	f7ff fb10 	bl	8008ab0 <_Bfree>
 8009490:	3e01      	subs	r6, #1
 8009492:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009494:	2e04      	cmp	r6, #4
 8009496:	d806      	bhi.n	80094a6 <_strtod_l+0xe6>
 8009498:	e8df f006 	tbb	[pc, r6]
 800949c:	201d0314 	.word	0x201d0314
 80094a0:	14          	.byte	0x14
 80094a1:	00          	.byte	0x00
 80094a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80094a6:	05e1      	lsls	r1, r4, #23
 80094a8:	bf48      	it	mi
 80094aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80094ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094b2:	0d1b      	lsrs	r3, r3, #20
 80094b4:	051b      	lsls	r3, r3, #20
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1bb      	bne.n	8009432 <_strtod_l+0x72>
 80094ba:	f7fe fb2b 	bl	8007b14 <__errno>
 80094be:	2322      	movs	r3, #34	@ 0x22
 80094c0:	6003      	str	r3, [r0, #0]
 80094c2:	e7b6      	b.n	8009432 <_strtod_l+0x72>
 80094c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80094c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80094cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80094d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80094d4:	e7e7      	b.n	80094a6 <_strtod_l+0xe6>
 80094d6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009658 <_strtod_l+0x298>
 80094da:	e7e4      	b.n	80094a6 <_strtod_l+0xe6>
 80094dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80094e0:	f04f 3aff 	mov.w	sl, #4294967295
 80094e4:	e7df      	b.n	80094a6 <_strtod_l+0xe6>
 80094e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094e8:	1c5a      	adds	r2, r3, #1
 80094ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80094ec:	785b      	ldrb	r3, [r3, #1]
 80094ee:	2b30      	cmp	r3, #48	@ 0x30
 80094f0:	d0f9      	beq.n	80094e6 <_strtod_l+0x126>
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d09d      	beq.n	8009432 <_strtod_l+0x72>
 80094f6:	2301      	movs	r3, #1
 80094f8:	2700      	movs	r7, #0
 80094fa:	9308      	str	r3, [sp, #32]
 80094fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8009500:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009502:	46b9      	mov	r9, r7
 8009504:	220a      	movs	r2, #10
 8009506:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009508:	7805      	ldrb	r5, [r0, #0]
 800950a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800950e:	b2d9      	uxtb	r1, r3
 8009510:	2909      	cmp	r1, #9
 8009512:	d928      	bls.n	8009566 <_strtod_l+0x1a6>
 8009514:	494f      	ldr	r1, [pc, #316]	@ (8009654 <_strtod_l+0x294>)
 8009516:	2201      	movs	r2, #1
 8009518:	f000 ffd6 	bl	800a4c8 <strncmp>
 800951c:	2800      	cmp	r0, #0
 800951e:	d032      	beq.n	8009586 <_strtod_l+0x1c6>
 8009520:	2000      	movs	r0, #0
 8009522:	462a      	mov	r2, r5
 8009524:	900a      	str	r0, [sp, #40]	@ 0x28
 8009526:	464d      	mov	r5, r9
 8009528:	4603      	mov	r3, r0
 800952a:	2a65      	cmp	r2, #101	@ 0x65
 800952c:	d001      	beq.n	8009532 <_strtod_l+0x172>
 800952e:	2a45      	cmp	r2, #69	@ 0x45
 8009530:	d114      	bne.n	800955c <_strtod_l+0x19c>
 8009532:	b91d      	cbnz	r5, 800953c <_strtod_l+0x17c>
 8009534:	9a08      	ldr	r2, [sp, #32]
 8009536:	4302      	orrs	r2, r0
 8009538:	d096      	beq.n	8009468 <_strtod_l+0xa8>
 800953a:	2500      	movs	r5, #0
 800953c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800953e:	1c62      	adds	r2, r4, #1
 8009540:	9219      	str	r2, [sp, #100]	@ 0x64
 8009542:	7862      	ldrb	r2, [r4, #1]
 8009544:	2a2b      	cmp	r2, #43	@ 0x2b
 8009546:	d07a      	beq.n	800963e <_strtod_l+0x27e>
 8009548:	2a2d      	cmp	r2, #45	@ 0x2d
 800954a:	d07e      	beq.n	800964a <_strtod_l+0x28a>
 800954c:	f04f 0c00 	mov.w	ip, #0
 8009550:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009554:	2909      	cmp	r1, #9
 8009556:	f240 8085 	bls.w	8009664 <_strtod_l+0x2a4>
 800955a:	9419      	str	r4, [sp, #100]	@ 0x64
 800955c:	f04f 0800 	mov.w	r8, #0
 8009560:	e0a5      	b.n	80096ae <_strtod_l+0x2ee>
 8009562:	2300      	movs	r3, #0
 8009564:	e7c8      	b.n	80094f8 <_strtod_l+0x138>
 8009566:	f1b9 0f08 	cmp.w	r9, #8
 800956a:	bfd8      	it	le
 800956c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800956e:	f100 0001 	add.w	r0, r0, #1
 8009572:	bfda      	itte	le
 8009574:	fb02 3301 	mlale	r3, r2, r1, r3
 8009578:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800957a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800957e:	f109 0901 	add.w	r9, r9, #1
 8009582:	9019      	str	r0, [sp, #100]	@ 0x64
 8009584:	e7bf      	b.n	8009506 <_strtod_l+0x146>
 8009586:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009588:	1c5a      	adds	r2, r3, #1
 800958a:	9219      	str	r2, [sp, #100]	@ 0x64
 800958c:	785a      	ldrb	r2, [r3, #1]
 800958e:	f1b9 0f00 	cmp.w	r9, #0
 8009592:	d03b      	beq.n	800960c <_strtod_l+0x24c>
 8009594:	900a      	str	r0, [sp, #40]	@ 0x28
 8009596:	464d      	mov	r5, r9
 8009598:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800959c:	2b09      	cmp	r3, #9
 800959e:	d912      	bls.n	80095c6 <_strtod_l+0x206>
 80095a0:	2301      	movs	r3, #1
 80095a2:	e7c2      	b.n	800952a <_strtod_l+0x16a>
 80095a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095a6:	1c5a      	adds	r2, r3, #1
 80095a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80095aa:	785a      	ldrb	r2, [r3, #1]
 80095ac:	3001      	adds	r0, #1
 80095ae:	2a30      	cmp	r2, #48	@ 0x30
 80095b0:	d0f8      	beq.n	80095a4 <_strtod_l+0x1e4>
 80095b2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80095b6:	2b08      	cmp	r3, #8
 80095b8:	f200 84d2 	bhi.w	8009f60 <_strtod_l+0xba0>
 80095bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095be:	900a      	str	r0, [sp, #40]	@ 0x28
 80095c0:	2000      	movs	r0, #0
 80095c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80095c4:	4605      	mov	r5, r0
 80095c6:	3a30      	subs	r2, #48	@ 0x30
 80095c8:	f100 0301 	add.w	r3, r0, #1
 80095cc:	d018      	beq.n	8009600 <_strtod_l+0x240>
 80095ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095d0:	4419      	add	r1, r3
 80095d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80095d4:	462e      	mov	r6, r5
 80095d6:	f04f 0e0a 	mov.w	lr, #10
 80095da:	1c71      	adds	r1, r6, #1
 80095dc:	eba1 0c05 	sub.w	ip, r1, r5
 80095e0:	4563      	cmp	r3, ip
 80095e2:	dc15      	bgt.n	8009610 <_strtod_l+0x250>
 80095e4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80095e8:	182b      	adds	r3, r5, r0
 80095ea:	2b08      	cmp	r3, #8
 80095ec:	f105 0501 	add.w	r5, r5, #1
 80095f0:	4405      	add	r5, r0
 80095f2:	dc1a      	bgt.n	800962a <_strtod_l+0x26a>
 80095f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095f6:	230a      	movs	r3, #10
 80095f8:	fb03 2301 	mla	r3, r3, r1, r2
 80095fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095fe:	2300      	movs	r3, #0
 8009600:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009602:	1c51      	adds	r1, r2, #1
 8009604:	9119      	str	r1, [sp, #100]	@ 0x64
 8009606:	7852      	ldrb	r2, [r2, #1]
 8009608:	4618      	mov	r0, r3
 800960a:	e7c5      	b.n	8009598 <_strtod_l+0x1d8>
 800960c:	4648      	mov	r0, r9
 800960e:	e7ce      	b.n	80095ae <_strtod_l+0x1ee>
 8009610:	2e08      	cmp	r6, #8
 8009612:	dc05      	bgt.n	8009620 <_strtod_l+0x260>
 8009614:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009616:	fb0e f606 	mul.w	r6, lr, r6
 800961a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800961c:	460e      	mov	r6, r1
 800961e:	e7dc      	b.n	80095da <_strtod_l+0x21a>
 8009620:	2910      	cmp	r1, #16
 8009622:	bfd8      	it	le
 8009624:	fb0e f707 	mulle.w	r7, lr, r7
 8009628:	e7f8      	b.n	800961c <_strtod_l+0x25c>
 800962a:	2b0f      	cmp	r3, #15
 800962c:	bfdc      	itt	le
 800962e:	230a      	movle	r3, #10
 8009630:	fb03 2707 	mlale	r7, r3, r7, r2
 8009634:	e7e3      	b.n	80095fe <_strtod_l+0x23e>
 8009636:	2300      	movs	r3, #0
 8009638:	930a      	str	r3, [sp, #40]	@ 0x28
 800963a:	2301      	movs	r3, #1
 800963c:	e77a      	b.n	8009534 <_strtod_l+0x174>
 800963e:	f04f 0c00 	mov.w	ip, #0
 8009642:	1ca2      	adds	r2, r4, #2
 8009644:	9219      	str	r2, [sp, #100]	@ 0x64
 8009646:	78a2      	ldrb	r2, [r4, #2]
 8009648:	e782      	b.n	8009550 <_strtod_l+0x190>
 800964a:	f04f 0c01 	mov.w	ip, #1
 800964e:	e7f8      	b.n	8009642 <_strtod_l+0x282>
 8009650:	0800b5cc 	.word	0x0800b5cc
 8009654:	0800b3ff 	.word	0x0800b3ff
 8009658:	7ff00000 	.word	0x7ff00000
 800965c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800965e:	1c51      	adds	r1, r2, #1
 8009660:	9119      	str	r1, [sp, #100]	@ 0x64
 8009662:	7852      	ldrb	r2, [r2, #1]
 8009664:	2a30      	cmp	r2, #48	@ 0x30
 8009666:	d0f9      	beq.n	800965c <_strtod_l+0x29c>
 8009668:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800966c:	2908      	cmp	r1, #8
 800966e:	f63f af75 	bhi.w	800955c <_strtod_l+0x19c>
 8009672:	3a30      	subs	r2, #48	@ 0x30
 8009674:	9209      	str	r2, [sp, #36]	@ 0x24
 8009676:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009678:	920f      	str	r2, [sp, #60]	@ 0x3c
 800967a:	f04f 080a 	mov.w	r8, #10
 800967e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009680:	1c56      	adds	r6, r2, #1
 8009682:	9619      	str	r6, [sp, #100]	@ 0x64
 8009684:	7852      	ldrb	r2, [r2, #1]
 8009686:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800968a:	f1be 0f09 	cmp.w	lr, #9
 800968e:	d939      	bls.n	8009704 <_strtod_l+0x344>
 8009690:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009692:	1a76      	subs	r6, r6, r1
 8009694:	2e08      	cmp	r6, #8
 8009696:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800969a:	dc03      	bgt.n	80096a4 <_strtod_l+0x2e4>
 800969c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800969e:	4588      	cmp	r8, r1
 80096a0:	bfa8      	it	ge
 80096a2:	4688      	movge	r8, r1
 80096a4:	f1bc 0f00 	cmp.w	ip, #0
 80096a8:	d001      	beq.n	80096ae <_strtod_l+0x2ee>
 80096aa:	f1c8 0800 	rsb	r8, r8, #0
 80096ae:	2d00      	cmp	r5, #0
 80096b0:	d14e      	bne.n	8009750 <_strtod_l+0x390>
 80096b2:	9908      	ldr	r1, [sp, #32]
 80096b4:	4308      	orrs	r0, r1
 80096b6:	f47f aebc 	bne.w	8009432 <_strtod_l+0x72>
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f47f aed4 	bne.w	8009468 <_strtod_l+0xa8>
 80096c0:	2a69      	cmp	r2, #105	@ 0x69
 80096c2:	d028      	beq.n	8009716 <_strtod_l+0x356>
 80096c4:	dc25      	bgt.n	8009712 <_strtod_l+0x352>
 80096c6:	2a49      	cmp	r2, #73	@ 0x49
 80096c8:	d025      	beq.n	8009716 <_strtod_l+0x356>
 80096ca:	2a4e      	cmp	r2, #78	@ 0x4e
 80096cc:	f47f aecc 	bne.w	8009468 <_strtod_l+0xa8>
 80096d0:	499a      	ldr	r1, [pc, #616]	@ (800993c <_strtod_l+0x57c>)
 80096d2:	a819      	add	r0, sp, #100	@ 0x64
 80096d4:	f001 f9ec 	bl	800aab0 <__match>
 80096d8:	2800      	cmp	r0, #0
 80096da:	f43f aec5 	beq.w	8009468 <_strtod_l+0xa8>
 80096de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	2b28      	cmp	r3, #40	@ 0x28
 80096e4:	d12e      	bne.n	8009744 <_strtod_l+0x384>
 80096e6:	4996      	ldr	r1, [pc, #600]	@ (8009940 <_strtod_l+0x580>)
 80096e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80096ea:	a819      	add	r0, sp, #100	@ 0x64
 80096ec:	f001 f9f4 	bl	800aad8 <__hexnan>
 80096f0:	2805      	cmp	r0, #5
 80096f2:	d127      	bne.n	8009744 <_strtod_l+0x384>
 80096f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80096fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80096fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009702:	e696      	b.n	8009432 <_strtod_l+0x72>
 8009704:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009706:	fb08 2101 	mla	r1, r8, r1, r2
 800970a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800970e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009710:	e7b5      	b.n	800967e <_strtod_l+0x2be>
 8009712:	2a6e      	cmp	r2, #110	@ 0x6e
 8009714:	e7da      	b.n	80096cc <_strtod_l+0x30c>
 8009716:	498b      	ldr	r1, [pc, #556]	@ (8009944 <_strtod_l+0x584>)
 8009718:	a819      	add	r0, sp, #100	@ 0x64
 800971a:	f001 f9c9 	bl	800aab0 <__match>
 800971e:	2800      	cmp	r0, #0
 8009720:	f43f aea2 	beq.w	8009468 <_strtod_l+0xa8>
 8009724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009726:	4988      	ldr	r1, [pc, #544]	@ (8009948 <_strtod_l+0x588>)
 8009728:	3b01      	subs	r3, #1
 800972a:	a819      	add	r0, sp, #100	@ 0x64
 800972c:	9319      	str	r3, [sp, #100]	@ 0x64
 800972e:	f001 f9bf 	bl	800aab0 <__match>
 8009732:	b910      	cbnz	r0, 800973a <_strtod_l+0x37a>
 8009734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009736:	3301      	adds	r3, #1
 8009738:	9319      	str	r3, [sp, #100]	@ 0x64
 800973a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009958 <_strtod_l+0x598>
 800973e:	f04f 0a00 	mov.w	sl, #0
 8009742:	e676      	b.n	8009432 <_strtod_l+0x72>
 8009744:	4881      	ldr	r0, [pc, #516]	@ (800994c <_strtod_l+0x58c>)
 8009746:	f000 feef 	bl	800a528 <nan>
 800974a:	ec5b ab10 	vmov	sl, fp, d0
 800974e:	e670      	b.n	8009432 <_strtod_l+0x72>
 8009750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009752:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009754:	eba8 0303 	sub.w	r3, r8, r3
 8009758:	f1b9 0f00 	cmp.w	r9, #0
 800975c:	bf08      	it	eq
 800975e:	46a9      	moveq	r9, r5
 8009760:	2d10      	cmp	r5, #16
 8009762:	9309      	str	r3, [sp, #36]	@ 0x24
 8009764:	462c      	mov	r4, r5
 8009766:	bfa8      	it	ge
 8009768:	2410      	movge	r4, #16
 800976a:	f7f6 fecb 	bl	8000504 <__aeabi_ui2d>
 800976e:	2d09      	cmp	r5, #9
 8009770:	4682      	mov	sl, r0
 8009772:	468b      	mov	fp, r1
 8009774:	dc13      	bgt.n	800979e <_strtod_l+0x3de>
 8009776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009778:	2b00      	cmp	r3, #0
 800977a:	f43f ae5a 	beq.w	8009432 <_strtod_l+0x72>
 800977e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009780:	dd78      	ble.n	8009874 <_strtod_l+0x4b4>
 8009782:	2b16      	cmp	r3, #22
 8009784:	dc5f      	bgt.n	8009846 <_strtod_l+0x486>
 8009786:	4972      	ldr	r1, [pc, #456]	@ (8009950 <_strtod_l+0x590>)
 8009788:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800978c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009790:	4652      	mov	r2, sl
 8009792:	465b      	mov	r3, fp
 8009794:	f7f6 ff30 	bl	80005f8 <__aeabi_dmul>
 8009798:	4682      	mov	sl, r0
 800979a:	468b      	mov	fp, r1
 800979c:	e649      	b.n	8009432 <_strtod_l+0x72>
 800979e:	4b6c      	ldr	r3, [pc, #432]	@ (8009950 <_strtod_l+0x590>)
 80097a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80097a8:	f7f6 ff26 	bl	80005f8 <__aeabi_dmul>
 80097ac:	4682      	mov	sl, r0
 80097ae:	4638      	mov	r0, r7
 80097b0:	468b      	mov	fp, r1
 80097b2:	f7f6 fea7 	bl	8000504 <__aeabi_ui2d>
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	4650      	mov	r0, sl
 80097bc:	4659      	mov	r1, fp
 80097be:	f7f6 fd65 	bl	800028c <__adddf3>
 80097c2:	2d0f      	cmp	r5, #15
 80097c4:	4682      	mov	sl, r0
 80097c6:	468b      	mov	fp, r1
 80097c8:	ddd5      	ble.n	8009776 <_strtod_l+0x3b6>
 80097ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097cc:	1b2c      	subs	r4, r5, r4
 80097ce:	441c      	add	r4, r3
 80097d0:	2c00      	cmp	r4, #0
 80097d2:	f340 8093 	ble.w	80098fc <_strtod_l+0x53c>
 80097d6:	f014 030f 	ands.w	r3, r4, #15
 80097da:	d00a      	beq.n	80097f2 <_strtod_l+0x432>
 80097dc:	495c      	ldr	r1, [pc, #368]	@ (8009950 <_strtod_l+0x590>)
 80097de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097e2:	4652      	mov	r2, sl
 80097e4:	465b      	mov	r3, fp
 80097e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097ea:	f7f6 ff05 	bl	80005f8 <__aeabi_dmul>
 80097ee:	4682      	mov	sl, r0
 80097f0:	468b      	mov	fp, r1
 80097f2:	f034 040f 	bics.w	r4, r4, #15
 80097f6:	d073      	beq.n	80098e0 <_strtod_l+0x520>
 80097f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80097fc:	dd49      	ble.n	8009892 <_strtod_l+0x4d2>
 80097fe:	2400      	movs	r4, #0
 8009800:	46a0      	mov	r8, r4
 8009802:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009804:	46a1      	mov	r9, r4
 8009806:	9a05      	ldr	r2, [sp, #20]
 8009808:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009958 <_strtod_l+0x598>
 800980c:	2322      	movs	r3, #34	@ 0x22
 800980e:	6013      	str	r3, [r2, #0]
 8009810:	f04f 0a00 	mov.w	sl, #0
 8009814:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009816:	2b00      	cmp	r3, #0
 8009818:	f43f ae0b 	beq.w	8009432 <_strtod_l+0x72>
 800981c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800981e:	9805      	ldr	r0, [sp, #20]
 8009820:	f7ff f946 	bl	8008ab0 <_Bfree>
 8009824:	9805      	ldr	r0, [sp, #20]
 8009826:	4649      	mov	r1, r9
 8009828:	f7ff f942 	bl	8008ab0 <_Bfree>
 800982c:	9805      	ldr	r0, [sp, #20]
 800982e:	4641      	mov	r1, r8
 8009830:	f7ff f93e 	bl	8008ab0 <_Bfree>
 8009834:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009836:	9805      	ldr	r0, [sp, #20]
 8009838:	f7ff f93a 	bl	8008ab0 <_Bfree>
 800983c:	9805      	ldr	r0, [sp, #20]
 800983e:	4621      	mov	r1, r4
 8009840:	f7ff f936 	bl	8008ab0 <_Bfree>
 8009844:	e5f5      	b.n	8009432 <_strtod_l+0x72>
 8009846:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009848:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800984c:	4293      	cmp	r3, r2
 800984e:	dbbc      	blt.n	80097ca <_strtod_l+0x40a>
 8009850:	4c3f      	ldr	r4, [pc, #252]	@ (8009950 <_strtod_l+0x590>)
 8009852:	f1c5 050f 	rsb	r5, r5, #15
 8009856:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800985a:	4652      	mov	r2, sl
 800985c:	465b      	mov	r3, fp
 800985e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009862:	f7f6 fec9 	bl	80005f8 <__aeabi_dmul>
 8009866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009868:	1b5d      	subs	r5, r3, r5
 800986a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800986e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009872:	e78f      	b.n	8009794 <_strtod_l+0x3d4>
 8009874:	3316      	adds	r3, #22
 8009876:	dba8      	blt.n	80097ca <_strtod_l+0x40a>
 8009878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800987a:	eba3 0808 	sub.w	r8, r3, r8
 800987e:	4b34      	ldr	r3, [pc, #208]	@ (8009950 <_strtod_l+0x590>)
 8009880:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009884:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009888:	4650      	mov	r0, sl
 800988a:	4659      	mov	r1, fp
 800988c:	f7f6 ffde 	bl	800084c <__aeabi_ddiv>
 8009890:	e782      	b.n	8009798 <_strtod_l+0x3d8>
 8009892:	2300      	movs	r3, #0
 8009894:	4f2f      	ldr	r7, [pc, #188]	@ (8009954 <_strtod_l+0x594>)
 8009896:	1124      	asrs	r4, r4, #4
 8009898:	4650      	mov	r0, sl
 800989a:	4659      	mov	r1, fp
 800989c:	461e      	mov	r6, r3
 800989e:	2c01      	cmp	r4, #1
 80098a0:	dc21      	bgt.n	80098e6 <_strtod_l+0x526>
 80098a2:	b10b      	cbz	r3, 80098a8 <_strtod_l+0x4e8>
 80098a4:	4682      	mov	sl, r0
 80098a6:	468b      	mov	fp, r1
 80098a8:	492a      	ldr	r1, [pc, #168]	@ (8009954 <_strtod_l+0x594>)
 80098aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80098ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80098b2:	4652      	mov	r2, sl
 80098b4:	465b      	mov	r3, fp
 80098b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ba:	f7f6 fe9d 	bl	80005f8 <__aeabi_dmul>
 80098be:	4b26      	ldr	r3, [pc, #152]	@ (8009958 <_strtod_l+0x598>)
 80098c0:	460a      	mov	r2, r1
 80098c2:	400b      	ands	r3, r1
 80098c4:	4925      	ldr	r1, [pc, #148]	@ (800995c <_strtod_l+0x59c>)
 80098c6:	428b      	cmp	r3, r1
 80098c8:	4682      	mov	sl, r0
 80098ca:	d898      	bhi.n	80097fe <_strtod_l+0x43e>
 80098cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80098d0:	428b      	cmp	r3, r1
 80098d2:	bf86      	itte	hi
 80098d4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009960 <_strtod_l+0x5a0>
 80098d8:	f04f 3aff 	movhi.w	sl, #4294967295
 80098dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80098e0:	2300      	movs	r3, #0
 80098e2:	9308      	str	r3, [sp, #32]
 80098e4:	e076      	b.n	80099d4 <_strtod_l+0x614>
 80098e6:	07e2      	lsls	r2, r4, #31
 80098e8:	d504      	bpl.n	80098f4 <_strtod_l+0x534>
 80098ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098ee:	f7f6 fe83 	bl	80005f8 <__aeabi_dmul>
 80098f2:	2301      	movs	r3, #1
 80098f4:	3601      	adds	r6, #1
 80098f6:	1064      	asrs	r4, r4, #1
 80098f8:	3708      	adds	r7, #8
 80098fa:	e7d0      	b.n	800989e <_strtod_l+0x4de>
 80098fc:	d0f0      	beq.n	80098e0 <_strtod_l+0x520>
 80098fe:	4264      	negs	r4, r4
 8009900:	f014 020f 	ands.w	r2, r4, #15
 8009904:	d00a      	beq.n	800991c <_strtod_l+0x55c>
 8009906:	4b12      	ldr	r3, [pc, #72]	@ (8009950 <_strtod_l+0x590>)
 8009908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800990c:	4650      	mov	r0, sl
 800990e:	4659      	mov	r1, fp
 8009910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009914:	f7f6 ff9a 	bl	800084c <__aeabi_ddiv>
 8009918:	4682      	mov	sl, r0
 800991a:	468b      	mov	fp, r1
 800991c:	1124      	asrs	r4, r4, #4
 800991e:	d0df      	beq.n	80098e0 <_strtod_l+0x520>
 8009920:	2c1f      	cmp	r4, #31
 8009922:	dd1f      	ble.n	8009964 <_strtod_l+0x5a4>
 8009924:	2400      	movs	r4, #0
 8009926:	46a0      	mov	r8, r4
 8009928:	940b      	str	r4, [sp, #44]	@ 0x2c
 800992a:	46a1      	mov	r9, r4
 800992c:	9a05      	ldr	r2, [sp, #20]
 800992e:	2322      	movs	r3, #34	@ 0x22
 8009930:	f04f 0a00 	mov.w	sl, #0
 8009934:	f04f 0b00 	mov.w	fp, #0
 8009938:	6013      	str	r3, [r2, #0]
 800993a:	e76b      	b.n	8009814 <_strtod_l+0x454>
 800993c:	0800b2ed 	.word	0x0800b2ed
 8009940:	0800b5b8 	.word	0x0800b5b8
 8009944:	0800b2e5 	.word	0x0800b2e5
 8009948:	0800b31c 	.word	0x0800b31c
 800994c:	0800b455 	.word	0x0800b455
 8009950:	0800b4f0 	.word	0x0800b4f0
 8009954:	0800b4c8 	.word	0x0800b4c8
 8009958:	7ff00000 	.word	0x7ff00000
 800995c:	7ca00000 	.word	0x7ca00000
 8009960:	7fefffff 	.word	0x7fefffff
 8009964:	f014 0310 	ands.w	r3, r4, #16
 8009968:	bf18      	it	ne
 800996a:	236a      	movne	r3, #106	@ 0x6a
 800996c:	4ea9      	ldr	r6, [pc, #676]	@ (8009c14 <_strtod_l+0x854>)
 800996e:	9308      	str	r3, [sp, #32]
 8009970:	4650      	mov	r0, sl
 8009972:	4659      	mov	r1, fp
 8009974:	2300      	movs	r3, #0
 8009976:	07e7      	lsls	r7, r4, #31
 8009978:	d504      	bpl.n	8009984 <_strtod_l+0x5c4>
 800997a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800997e:	f7f6 fe3b 	bl	80005f8 <__aeabi_dmul>
 8009982:	2301      	movs	r3, #1
 8009984:	1064      	asrs	r4, r4, #1
 8009986:	f106 0608 	add.w	r6, r6, #8
 800998a:	d1f4      	bne.n	8009976 <_strtod_l+0x5b6>
 800998c:	b10b      	cbz	r3, 8009992 <_strtod_l+0x5d2>
 800998e:	4682      	mov	sl, r0
 8009990:	468b      	mov	fp, r1
 8009992:	9b08      	ldr	r3, [sp, #32]
 8009994:	b1b3      	cbz	r3, 80099c4 <_strtod_l+0x604>
 8009996:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800999a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800999e:	2b00      	cmp	r3, #0
 80099a0:	4659      	mov	r1, fp
 80099a2:	dd0f      	ble.n	80099c4 <_strtod_l+0x604>
 80099a4:	2b1f      	cmp	r3, #31
 80099a6:	dd56      	ble.n	8009a56 <_strtod_l+0x696>
 80099a8:	2b34      	cmp	r3, #52	@ 0x34
 80099aa:	bfde      	ittt	le
 80099ac:	f04f 33ff 	movle.w	r3, #4294967295
 80099b0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80099b4:	4093      	lslle	r3, r2
 80099b6:	f04f 0a00 	mov.w	sl, #0
 80099ba:	bfcc      	ite	gt
 80099bc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80099c0:	ea03 0b01 	andle.w	fp, r3, r1
 80099c4:	2200      	movs	r2, #0
 80099c6:	2300      	movs	r3, #0
 80099c8:	4650      	mov	r0, sl
 80099ca:	4659      	mov	r1, fp
 80099cc:	f7f7 f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d1a7      	bne.n	8009924 <_strtod_l+0x564>
 80099d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d6:	9300      	str	r3, [sp, #0]
 80099d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80099da:	9805      	ldr	r0, [sp, #20]
 80099dc:	462b      	mov	r3, r5
 80099de:	464a      	mov	r2, r9
 80099e0:	f7ff f8ce 	bl	8008b80 <__s2b>
 80099e4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f43f af09 	beq.w	80097fe <_strtod_l+0x43e>
 80099ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099f0:	2a00      	cmp	r2, #0
 80099f2:	eba3 0308 	sub.w	r3, r3, r8
 80099f6:	bfa8      	it	ge
 80099f8:	2300      	movge	r3, #0
 80099fa:	9312      	str	r3, [sp, #72]	@ 0x48
 80099fc:	2400      	movs	r4, #0
 80099fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009a02:	9316      	str	r3, [sp, #88]	@ 0x58
 8009a04:	46a0      	mov	r8, r4
 8009a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a08:	9805      	ldr	r0, [sp, #20]
 8009a0a:	6859      	ldr	r1, [r3, #4]
 8009a0c:	f7ff f810 	bl	8008a30 <_Balloc>
 8009a10:	4681      	mov	r9, r0
 8009a12:	2800      	cmp	r0, #0
 8009a14:	f43f aef7 	beq.w	8009806 <_strtod_l+0x446>
 8009a18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a1a:	691a      	ldr	r2, [r3, #16]
 8009a1c:	3202      	adds	r2, #2
 8009a1e:	f103 010c 	add.w	r1, r3, #12
 8009a22:	0092      	lsls	r2, r2, #2
 8009a24:	300c      	adds	r0, #12
 8009a26:	f000 fd71 	bl	800a50c <memcpy>
 8009a2a:	ec4b ab10 	vmov	d0, sl, fp
 8009a2e:	9805      	ldr	r0, [sp, #20]
 8009a30:	aa1c      	add	r2, sp, #112	@ 0x70
 8009a32:	a91b      	add	r1, sp, #108	@ 0x6c
 8009a34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009a38:	f7ff fbd6 	bl	80091e8 <__d2b>
 8009a3c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	f43f aee1 	beq.w	8009806 <_strtod_l+0x446>
 8009a44:	9805      	ldr	r0, [sp, #20]
 8009a46:	2101      	movs	r1, #1
 8009a48:	f7ff f930 	bl	8008cac <__i2b>
 8009a4c:	4680      	mov	r8, r0
 8009a4e:	b948      	cbnz	r0, 8009a64 <_strtod_l+0x6a4>
 8009a50:	f04f 0800 	mov.w	r8, #0
 8009a54:	e6d7      	b.n	8009806 <_strtod_l+0x446>
 8009a56:	f04f 32ff 	mov.w	r2, #4294967295
 8009a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5e:	ea03 0a0a 	and.w	sl, r3, sl
 8009a62:	e7af      	b.n	80099c4 <_strtod_l+0x604>
 8009a64:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a66:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a68:	2d00      	cmp	r5, #0
 8009a6a:	bfab      	itete	ge
 8009a6c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a6e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a70:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a74:	bfac      	ite	ge
 8009a76:	18ef      	addge	r7, r5, r3
 8009a78:	1b5e      	sublt	r6, r3, r5
 8009a7a:	9b08      	ldr	r3, [sp, #32]
 8009a7c:	1aed      	subs	r5, r5, r3
 8009a7e:	4415      	add	r5, r2
 8009a80:	4b65      	ldr	r3, [pc, #404]	@ (8009c18 <_strtod_l+0x858>)
 8009a82:	3d01      	subs	r5, #1
 8009a84:	429d      	cmp	r5, r3
 8009a86:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a8a:	da50      	bge.n	8009b2e <_strtod_l+0x76e>
 8009a8c:	1b5b      	subs	r3, r3, r5
 8009a8e:	2b1f      	cmp	r3, #31
 8009a90:	eba2 0203 	sub.w	r2, r2, r3
 8009a94:	f04f 0101 	mov.w	r1, #1
 8009a98:	dc3d      	bgt.n	8009b16 <_strtod_l+0x756>
 8009a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aa4:	18bd      	adds	r5, r7, r2
 8009aa6:	9b08      	ldr	r3, [sp, #32]
 8009aa8:	42af      	cmp	r7, r5
 8009aaa:	4416      	add	r6, r2
 8009aac:	441e      	add	r6, r3
 8009aae:	463b      	mov	r3, r7
 8009ab0:	bfa8      	it	ge
 8009ab2:	462b      	movge	r3, r5
 8009ab4:	42b3      	cmp	r3, r6
 8009ab6:	bfa8      	it	ge
 8009ab8:	4633      	movge	r3, r6
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	bfc2      	ittt	gt
 8009abe:	1aed      	subgt	r5, r5, r3
 8009ac0:	1af6      	subgt	r6, r6, r3
 8009ac2:	1aff      	subgt	r7, r7, r3
 8009ac4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	dd16      	ble.n	8009af8 <_strtod_l+0x738>
 8009aca:	4641      	mov	r1, r8
 8009acc:	9805      	ldr	r0, [sp, #20]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	f7ff f9a4 	bl	8008e1c <__pow5mult>
 8009ad4:	4680      	mov	r8, r0
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	d0ba      	beq.n	8009a50 <_strtod_l+0x690>
 8009ada:	4601      	mov	r1, r0
 8009adc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ade:	9805      	ldr	r0, [sp, #20]
 8009ae0:	f7ff f8fa 	bl	8008cd8 <__multiply>
 8009ae4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f43f ae8d 	beq.w	8009806 <_strtod_l+0x446>
 8009aec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aee:	9805      	ldr	r0, [sp, #20]
 8009af0:	f7fe ffde 	bl	8008ab0 <_Bfree>
 8009af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009af6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009af8:	2d00      	cmp	r5, #0
 8009afa:	dc1d      	bgt.n	8009b38 <_strtod_l+0x778>
 8009afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	dd23      	ble.n	8009b4a <_strtod_l+0x78a>
 8009b02:	4649      	mov	r1, r9
 8009b04:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009b06:	9805      	ldr	r0, [sp, #20]
 8009b08:	f7ff f988 	bl	8008e1c <__pow5mult>
 8009b0c:	4681      	mov	r9, r0
 8009b0e:	b9e0      	cbnz	r0, 8009b4a <_strtod_l+0x78a>
 8009b10:	f04f 0900 	mov.w	r9, #0
 8009b14:	e677      	b.n	8009806 <_strtod_l+0x446>
 8009b16:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009b1a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009b1e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009b22:	35e2      	adds	r5, #226	@ 0xe2
 8009b24:	fa01 f305 	lsl.w	r3, r1, r5
 8009b28:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b2a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009b2c:	e7ba      	b.n	8009aa4 <_strtod_l+0x6e4>
 8009b2e:	2300      	movs	r3, #0
 8009b30:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b32:	2301      	movs	r3, #1
 8009b34:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b36:	e7b5      	b.n	8009aa4 <_strtod_l+0x6e4>
 8009b38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b3a:	9805      	ldr	r0, [sp, #20]
 8009b3c:	462a      	mov	r2, r5
 8009b3e:	f7ff f9c7 	bl	8008ed0 <__lshift>
 8009b42:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b44:	2800      	cmp	r0, #0
 8009b46:	d1d9      	bne.n	8009afc <_strtod_l+0x73c>
 8009b48:	e65d      	b.n	8009806 <_strtod_l+0x446>
 8009b4a:	2e00      	cmp	r6, #0
 8009b4c:	dd07      	ble.n	8009b5e <_strtod_l+0x79e>
 8009b4e:	4649      	mov	r1, r9
 8009b50:	9805      	ldr	r0, [sp, #20]
 8009b52:	4632      	mov	r2, r6
 8009b54:	f7ff f9bc 	bl	8008ed0 <__lshift>
 8009b58:	4681      	mov	r9, r0
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	d0d8      	beq.n	8009b10 <_strtod_l+0x750>
 8009b5e:	2f00      	cmp	r7, #0
 8009b60:	dd08      	ble.n	8009b74 <_strtod_l+0x7b4>
 8009b62:	4641      	mov	r1, r8
 8009b64:	9805      	ldr	r0, [sp, #20]
 8009b66:	463a      	mov	r2, r7
 8009b68:	f7ff f9b2 	bl	8008ed0 <__lshift>
 8009b6c:	4680      	mov	r8, r0
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	f43f ae49 	beq.w	8009806 <_strtod_l+0x446>
 8009b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b76:	9805      	ldr	r0, [sp, #20]
 8009b78:	464a      	mov	r2, r9
 8009b7a:	f7ff fa31 	bl	8008fe0 <__mdiff>
 8009b7e:	4604      	mov	r4, r0
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f43f ae40 	beq.w	8009806 <_strtod_l+0x446>
 8009b86:	68c3      	ldr	r3, [r0, #12]
 8009b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	60c3      	str	r3, [r0, #12]
 8009b8e:	4641      	mov	r1, r8
 8009b90:	f7ff fa0a 	bl	8008fa8 <__mcmp>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	da45      	bge.n	8009c24 <_strtod_l+0x864>
 8009b98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b9a:	ea53 030a 	orrs.w	r3, r3, sl
 8009b9e:	d16b      	bne.n	8009c78 <_strtod_l+0x8b8>
 8009ba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d167      	bne.n	8009c78 <_strtod_l+0x8b8>
 8009ba8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bac:	0d1b      	lsrs	r3, r3, #20
 8009bae:	051b      	lsls	r3, r3, #20
 8009bb0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009bb4:	d960      	bls.n	8009c78 <_strtod_l+0x8b8>
 8009bb6:	6963      	ldr	r3, [r4, #20]
 8009bb8:	b913      	cbnz	r3, 8009bc0 <_strtod_l+0x800>
 8009bba:	6923      	ldr	r3, [r4, #16]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	dd5b      	ble.n	8009c78 <_strtod_l+0x8b8>
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	9805      	ldr	r0, [sp, #20]
 8009bc6:	f7ff f983 	bl	8008ed0 <__lshift>
 8009bca:	4641      	mov	r1, r8
 8009bcc:	4604      	mov	r4, r0
 8009bce:	f7ff f9eb 	bl	8008fa8 <__mcmp>
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	dd50      	ble.n	8009c78 <_strtod_l+0x8b8>
 8009bd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bda:	9a08      	ldr	r2, [sp, #32]
 8009bdc:	0d1b      	lsrs	r3, r3, #20
 8009bde:	051b      	lsls	r3, r3, #20
 8009be0:	2a00      	cmp	r2, #0
 8009be2:	d06a      	beq.n	8009cba <_strtod_l+0x8fa>
 8009be4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009be8:	d867      	bhi.n	8009cba <_strtod_l+0x8fa>
 8009bea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009bee:	f67f ae9d 	bls.w	800992c <_strtod_l+0x56c>
 8009bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8009c1c <_strtod_l+0x85c>)
 8009bf4:	4650      	mov	r0, sl
 8009bf6:	4659      	mov	r1, fp
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f7f6 fcfd 	bl	80005f8 <__aeabi_dmul>
 8009bfe:	4b08      	ldr	r3, [pc, #32]	@ (8009c20 <_strtod_l+0x860>)
 8009c00:	400b      	ands	r3, r1
 8009c02:	4682      	mov	sl, r0
 8009c04:	468b      	mov	fp, r1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	f47f ae08 	bne.w	800981c <_strtod_l+0x45c>
 8009c0c:	9a05      	ldr	r2, [sp, #20]
 8009c0e:	2322      	movs	r3, #34	@ 0x22
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	e603      	b.n	800981c <_strtod_l+0x45c>
 8009c14:	0800b5e0 	.word	0x0800b5e0
 8009c18:	fffffc02 	.word	0xfffffc02
 8009c1c:	39500000 	.word	0x39500000
 8009c20:	7ff00000 	.word	0x7ff00000
 8009c24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009c28:	d165      	bne.n	8009cf6 <_strtod_l+0x936>
 8009c2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009c2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c30:	b35a      	cbz	r2, 8009c8a <_strtod_l+0x8ca>
 8009c32:	4a9f      	ldr	r2, [pc, #636]	@ (8009eb0 <_strtod_l+0xaf0>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d12b      	bne.n	8009c90 <_strtod_l+0x8d0>
 8009c38:	9b08      	ldr	r3, [sp, #32]
 8009c3a:	4651      	mov	r1, sl
 8009c3c:	b303      	cbz	r3, 8009c80 <_strtod_l+0x8c0>
 8009c3e:	4b9d      	ldr	r3, [pc, #628]	@ (8009eb4 <_strtod_l+0xaf4>)
 8009c40:	465a      	mov	r2, fp
 8009c42:	4013      	ands	r3, r2
 8009c44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c48:	f04f 32ff 	mov.w	r2, #4294967295
 8009c4c:	d81b      	bhi.n	8009c86 <_strtod_l+0x8c6>
 8009c4e:	0d1b      	lsrs	r3, r3, #20
 8009c50:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c54:	fa02 f303 	lsl.w	r3, r2, r3
 8009c58:	4299      	cmp	r1, r3
 8009c5a:	d119      	bne.n	8009c90 <_strtod_l+0x8d0>
 8009c5c:	4b96      	ldr	r3, [pc, #600]	@ (8009eb8 <_strtod_l+0xaf8>)
 8009c5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d102      	bne.n	8009c6a <_strtod_l+0x8aa>
 8009c64:	3101      	adds	r1, #1
 8009c66:	f43f adce 	beq.w	8009806 <_strtod_l+0x446>
 8009c6a:	4b92      	ldr	r3, [pc, #584]	@ (8009eb4 <_strtod_l+0xaf4>)
 8009c6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c6e:	401a      	ands	r2, r3
 8009c70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c74:	f04f 0a00 	mov.w	sl, #0
 8009c78:	9b08      	ldr	r3, [sp, #32]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1b9      	bne.n	8009bf2 <_strtod_l+0x832>
 8009c7e:	e5cd      	b.n	800981c <_strtod_l+0x45c>
 8009c80:	f04f 33ff 	mov.w	r3, #4294967295
 8009c84:	e7e8      	b.n	8009c58 <_strtod_l+0x898>
 8009c86:	4613      	mov	r3, r2
 8009c88:	e7e6      	b.n	8009c58 <_strtod_l+0x898>
 8009c8a:	ea53 030a 	orrs.w	r3, r3, sl
 8009c8e:	d0a2      	beq.n	8009bd6 <_strtod_l+0x816>
 8009c90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c92:	b1db      	cbz	r3, 8009ccc <_strtod_l+0x90c>
 8009c94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c96:	4213      	tst	r3, r2
 8009c98:	d0ee      	beq.n	8009c78 <_strtod_l+0x8b8>
 8009c9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c9c:	9a08      	ldr	r2, [sp, #32]
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	4659      	mov	r1, fp
 8009ca2:	b1bb      	cbz	r3, 8009cd4 <_strtod_l+0x914>
 8009ca4:	f7ff fb6e 	bl	8009384 <sulp>
 8009ca8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cac:	ec53 2b10 	vmov	r2, r3, d0
 8009cb0:	f7f6 faec 	bl	800028c <__adddf3>
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	468b      	mov	fp, r1
 8009cb8:	e7de      	b.n	8009c78 <_strtod_l+0x8b8>
 8009cba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009cbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009cc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009cc6:	f04f 3aff 	mov.w	sl, #4294967295
 8009cca:	e7d5      	b.n	8009c78 <_strtod_l+0x8b8>
 8009ccc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009cce:	ea13 0f0a 	tst.w	r3, sl
 8009cd2:	e7e1      	b.n	8009c98 <_strtod_l+0x8d8>
 8009cd4:	f7ff fb56 	bl	8009384 <sulp>
 8009cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cdc:	ec53 2b10 	vmov	r2, r3, d0
 8009ce0:	f7f6 fad2 	bl	8000288 <__aeabi_dsub>
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	4682      	mov	sl, r0
 8009cea:	468b      	mov	fp, r1
 8009cec:	f7f6 feec 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	d0c1      	beq.n	8009c78 <_strtod_l+0x8b8>
 8009cf4:	e61a      	b.n	800992c <_strtod_l+0x56c>
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f7ff facd 	bl	8009298 <__ratio>
 8009cfe:	ec57 6b10 	vmov	r6, r7, d0
 8009d02:	2200      	movs	r2, #0
 8009d04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d08:	4630      	mov	r0, r6
 8009d0a:	4639      	mov	r1, r7
 8009d0c:	f7f6 fef0 	bl	8000af0 <__aeabi_dcmple>
 8009d10:	2800      	cmp	r0, #0
 8009d12:	d06f      	beq.n	8009df4 <_strtod_l+0xa34>
 8009d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d17a      	bne.n	8009e10 <_strtod_l+0xa50>
 8009d1a:	f1ba 0f00 	cmp.w	sl, #0
 8009d1e:	d158      	bne.n	8009dd2 <_strtod_l+0xa12>
 8009d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d15a      	bne.n	8009de0 <_strtod_l+0xa20>
 8009d2a:	4b64      	ldr	r3, [pc, #400]	@ (8009ebc <_strtod_l+0xafc>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	4630      	mov	r0, r6
 8009d30:	4639      	mov	r1, r7
 8009d32:	f7f6 fed3 	bl	8000adc <__aeabi_dcmplt>
 8009d36:	2800      	cmp	r0, #0
 8009d38:	d159      	bne.n	8009dee <_strtod_l+0xa2e>
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	4639      	mov	r1, r7
 8009d3e:	4b60      	ldr	r3, [pc, #384]	@ (8009ec0 <_strtod_l+0xb00>)
 8009d40:	2200      	movs	r2, #0
 8009d42:	f7f6 fc59 	bl	80005f8 <__aeabi_dmul>
 8009d46:	4606      	mov	r6, r0
 8009d48:	460f      	mov	r7, r1
 8009d4a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d4e:	9606      	str	r6, [sp, #24]
 8009d50:	9307      	str	r3, [sp, #28]
 8009d52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d56:	4d57      	ldr	r5, [pc, #348]	@ (8009eb4 <_strtod_l+0xaf4>)
 8009d58:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d5e:	401d      	ands	r5, r3
 8009d60:	4b58      	ldr	r3, [pc, #352]	@ (8009ec4 <_strtod_l+0xb04>)
 8009d62:	429d      	cmp	r5, r3
 8009d64:	f040 80b2 	bne.w	8009ecc <_strtod_l+0xb0c>
 8009d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d6a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d6e:	ec4b ab10 	vmov	d0, sl, fp
 8009d72:	f7ff f9c9 	bl	8009108 <__ulp>
 8009d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d7a:	ec51 0b10 	vmov	r0, r1, d0
 8009d7e:	f7f6 fc3b 	bl	80005f8 <__aeabi_dmul>
 8009d82:	4652      	mov	r2, sl
 8009d84:	465b      	mov	r3, fp
 8009d86:	f7f6 fa81 	bl	800028c <__adddf3>
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	4949      	ldr	r1, [pc, #292]	@ (8009eb4 <_strtod_l+0xaf4>)
 8009d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8009ec8 <_strtod_l+0xb08>)
 8009d90:	4019      	ands	r1, r3
 8009d92:	4291      	cmp	r1, r2
 8009d94:	4682      	mov	sl, r0
 8009d96:	d942      	bls.n	8009e1e <_strtod_l+0xa5e>
 8009d98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d9a:	4b47      	ldr	r3, [pc, #284]	@ (8009eb8 <_strtod_l+0xaf8>)
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d103      	bne.n	8009da8 <_strtod_l+0x9e8>
 8009da0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009da2:	3301      	adds	r3, #1
 8009da4:	f43f ad2f 	beq.w	8009806 <_strtod_l+0x446>
 8009da8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009eb8 <_strtod_l+0xaf8>
 8009dac:	f04f 3aff 	mov.w	sl, #4294967295
 8009db0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009db2:	9805      	ldr	r0, [sp, #20]
 8009db4:	f7fe fe7c 	bl	8008ab0 <_Bfree>
 8009db8:	9805      	ldr	r0, [sp, #20]
 8009dba:	4649      	mov	r1, r9
 8009dbc:	f7fe fe78 	bl	8008ab0 <_Bfree>
 8009dc0:	9805      	ldr	r0, [sp, #20]
 8009dc2:	4641      	mov	r1, r8
 8009dc4:	f7fe fe74 	bl	8008ab0 <_Bfree>
 8009dc8:	9805      	ldr	r0, [sp, #20]
 8009dca:	4621      	mov	r1, r4
 8009dcc:	f7fe fe70 	bl	8008ab0 <_Bfree>
 8009dd0:	e619      	b.n	8009a06 <_strtod_l+0x646>
 8009dd2:	f1ba 0f01 	cmp.w	sl, #1
 8009dd6:	d103      	bne.n	8009de0 <_strtod_l+0xa20>
 8009dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f43f ada6 	beq.w	800992c <_strtod_l+0x56c>
 8009de0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009e90 <_strtod_l+0xad0>
 8009de4:	4f35      	ldr	r7, [pc, #212]	@ (8009ebc <_strtod_l+0xafc>)
 8009de6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009dea:	2600      	movs	r6, #0
 8009dec:	e7b1      	b.n	8009d52 <_strtod_l+0x992>
 8009dee:	4f34      	ldr	r7, [pc, #208]	@ (8009ec0 <_strtod_l+0xb00>)
 8009df0:	2600      	movs	r6, #0
 8009df2:	e7aa      	b.n	8009d4a <_strtod_l+0x98a>
 8009df4:	4b32      	ldr	r3, [pc, #200]	@ (8009ec0 <_strtod_l+0xb00>)
 8009df6:	4630      	mov	r0, r6
 8009df8:	4639      	mov	r1, r7
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f7f6 fbfc 	bl	80005f8 <__aeabi_dmul>
 8009e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e02:	4606      	mov	r6, r0
 8009e04:	460f      	mov	r7, r1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d09f      	beq.n	8009d4a <_strtod_l+0x98a>
 8009e0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009e0e:	e7a0      	b.n	8009d52 <_strtod_l+0x992>
 8009e10:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e98 <_strtod_l+0xad8>
 8009e14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e18:	ec57 6b17 	vmov	r6, r7, d7
 8009e1c:	e799      	b.n	8009d52 <_strtod_l+0x992>
 8009e1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009e22:	9b08      	ldr	r3, [sp, #32]
 8009e24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1c1      	bne.n	8009db0 <_strtod_l+0x9f0>
 8009e2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e30:	0d1b      	lsrs	r3, r3, #20
 8009e32:	051b      	lsls	r3, r3, #20
 8009e34:	429d      	cmp	r5, r3
 8009e36:	d1bb      	bne.n	8009db0 <_strtod_l+0x9f0>
 8009e38:	4630      	mov	r0, r6
 8009e3a:	4639      	mov	r1, r7
 8009e3c:	f7f6 ff3c 	bl	8000cb8 <__aeabi_d2lz>
 8009e40:	f7f6 fbac 	bl	800059c <__aeabi_l2d>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4630      	mov	r0, r6
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	f7f6 fa1c 	bl	8000288 <__aeabi_dsub>
 8009e50:	460b      	mov	r3, r1
 8009e52:	4602      	mov	r2, r0
 8009e54:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e58:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e5e:	ea46 060a 	orr.w	r6, r6, sl
 8009e62:	431e      	orrs	r6, r3
 8009e64:	d06f      	beq.n	8009f46 <_strtod_l+0xb86>
 8009e66:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ea0 <_strtod_l+0xae0>)
 8009e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6c:	f7f6 fe36 	bl	8000adc <__aeabi_dcmplt>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	f47f acd3 	bne.w	800981c <_strtod_l+0x45c>
 8009e76:	a30c      	add	r3, pc, #48	@ (adr r3, 8009ea8 <_strtod_l+0xae8>)
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e80:	f7f6 fe4a 	bl	8000b18 <__aeabi_dcmpgt>
 8009e84:	2800      	cmp	r0, #0
 8009e86:	d093      	beq.n	8009db0 <_strtod_l+0x9f0>
 8009e88:	e4c8      	b.n	800981c <_strtod_l+0x45c>
 8009e8a:	bf00      	nop
 8009e8c:	f3af 8000 	nop.w
 8009e90:	00000000 	.word	0x00000000
 8009e94:	bff00000 	.word	0xbff00000
 8009e98:	00000000 	.word	0x00000000
 8009e9c:	3ff00000 	.word	0x3ff00000
 8009ea0:	94a03595 	.word	0x94a03595
 8009ea4:	3fdfffff 	.word	0x3fdfffff
 8009ea8:	35afe535 	.word	0x35afe535
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	000fffff 	.word	0x000fffff
 8009eb4:	7ff00000 	.word	0x7ff00000
 8009eb8:	7fefffff 	.word	0x7fefffff
 8009ebc:	3ff00000 	.word	0x3ff00000
 8009ec0:	3fe00000 	.word	0x3fe00000
 8009ec4:	7fe00000 	.word	0x7fe00000
 8009ec8:	7c9fffff 	.word	0x7c9fffff
 8009ecc:	9b08      	ldr	r3, [sp, #32]
 8009ece:	b323      	cbz	r3, 8009f1a <_strtod_l+0xb5a>
 8009ed0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009ed4:	d821      	bhi.n	8009f1a <_strtod_l+0xb5a>
 8009ed6:	a328      	add	r3, pc, #160	@ (adr r3, 8009f78 <_strtod_l+0xbb8>)
 8009ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009edc:	4630      	mov	r0, r6
 8009ede:	4639      	mov	r1, r7
 8009ee0:	f7f6 fe06 	bl	8000af0 <__aeabi_dcmple>
 8009ee4:	b1a0      	cbz	r0, 8009f10 <_strtod_l+0xb50>
 8009ee6:	4639      	mov	r1, r7
 8009ee8:	4630      	mov	r0, r6
 8009eea:	f7f6 fe5d 	bl	8000ba8 <__aeabi_d2uiz>
 8009eee:	2801      	cmp	r0, #1
 8009ef0:	bf38      	it	cc
 8009ef2:	2001      	movcc	r0, #1
 8009ef4:	f7f6 fb06 	bl	8000504 <__aeabi_ui2d>
 8009ef8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009efa:	4606      	mov	r6, r0
 8009efc:	460f      	mov	r7, r1
 8009efe:	b9fb      	cbnz	r3, 8009f40 <_strtod_l+0xb80>
 8009f00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009f04:	9014      	str	r0, [sp, #80]	@ 0x50
 8009f06:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f08:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009f0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009f10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f12:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009f16:	1b5b      	subs	r3, r3, r5
 8009f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f1a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009f1e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009f22:	f7ff f8f1 	bl	8009108 <__ulp>
 8009f26:	4650      	mov	r0, sl
 8009f28:	ec53 2b10 	vmov	r2, r3, d0
 8009f2c:	4659      	mov	r1, fp
 8009f2e:	f7f6 fb63 	bl	80005f8 <__aeabi_dmul>
 8009f32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f36:	f7f6 f9a9 	bl	800028c <__adddf3>
 8009f3a:	4682      	mov	sl, r0
 8009f3c:	468b      	mov	fp, r1
 8009f3e:	e770      	b.n	8009e22 <_strtod_l+0xa62>
 8009f40:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009f44:	e7e0      	b.n	8009f08 <_strtod_l+0xb48>
 8009f46:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f80 <_strtod_l+0xbc0>)
 8009f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4c:	f7f6 fdc6 	bl	8000adc <__aeabi_dcmplt>
 8009f50:	e798      	b.n	8009e84 <_strtod_l+0xac4>
 8009f52:	2300      	movs	r3, #0
 8009f54:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f56:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009f58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f5a:	6013      	str	r3, [r2, #0]
 8009f5c:	f7ff ba6d 	b.w	800943a <_strtod_l+0x7a>
 8009f60:	2a65      	cmp	r2, #101	@ 0x65
 8009f62:	f43f ab68 	beq.w	8009636 <_strtod_l+0x276>
 8009f66:	2a45      	cmp	r2, #69	@ 0x45
 8009f68:	f43f ab65 	beq.w	8009636 <_strtod_l+0x276>
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	f7ff bba0 	b.w	80096b2 <_strtod_l+0x2f2>
 8009f72:	bf00      	nop
 8009f74:	f3af 8000 	nop.w
 8009f78:	ffc00000 	.word	0xffc00000
 8009f7c:	41dfffff 	.word	0x41dfffff
 8009f80:	94a03595 	.word	0x94a03595
 8009f84:	3fcfffff 	.word	0x3fcfffff

08009f88 <_strtod_r>:
 8009f88:	4b01      	ldr	r3, [pc, #4]	@ (8009f90 <_strtod_r+0x8>)
 8009f8a:	f7ff ba19 	b.w	80093c0 <_strtod_l>
 8009f8e:	bf00      	nop
 8009f90:	2000007c 	.word	0x2000007c

08009f94 <_strtol_l.isra.0>:
 8009f94:	2b24      	cmp	r3, #36	@ 0x24
 8009f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f9a:	4686      	mov	lr, r0
 8009f9c:	4690      	mov	r8, r2
 8009f9e:	d801      	bhi.n	8009fa4 <_strtol_l.isra.0+0x10>
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d106      	bne.n	8009fb2 <_strtol_l.isra.0+0x1e>
 8009fa4:	f7fd fdb6 	bl	8007b14 <__errno>
 8009fa8:	2316      	movs	r3, #22
 8009faa:	6003      	str	r3, [r0, #0]
 8009fac:	2000      	movs	r0, #0
 8009fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb2:	4834      	ldr	r0, [pc, #208]	@ (800a084 <_strtol_l.isra.0+0xf0>)
 8009fb4:	460d      	mov	r5, r1
 8009fb6:	462a      	mov	r2, r5
 8009fb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fbc:	5d06      	ldrb	r6, [r0, r4]
 8009fbe:	f016 0608 	ands.w	r6, r6, #8
 8009fc2:	d1f8      	bne.n	8009fb6 <_strtol_l.isra.0+0x22>
 8009fc4:	2c2d      	cmp	r4, #45	@ 0x2d
 8009fc6:	d110      	bne.n	8009fea <_strtol_l.isra.0+0x56>
 8009fc8:	782c      	ldrb	r4, [r5, #0]
 8009fca:	2601      	movs	r6, #1
 8009fcc:	1c95      	adds	r5, r2, #2
 8009fce:	f033 0210 	bics.w	r2, r3, #16
 8009fd2:	d115      	bne.n	800a000 <_strtol_l.isra.0+0x6c>
 8009fd4:	2c30      	cmp	r4, #48	@ 0x30
 8009fd6:	d10d      	bne.n	8009ff4 <_strtol_l.isra.0+0x60>
 8009fd8:	782a      	ldrb	r2, [r5, #0]
 8009fda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009fde:	2a58      	cmp	r2, #88	@ 0x58
 8009fe0:	d108      	bne.n	8009ff4 <_strtol_l.isra.0+0x60>
 8009fe2:	786c      	ldrb	r4, [r5, #1]
 8009fe4:	3502      	adds	r5, #2
 8009fe6:	2310      	movs	r3, #16
 8009fe8:	e00a      	b.n	800a000 <_strtol_l.isra.0+0x6c>
 8009fea:	2c2b      	cmp	r4, #43	@ 0x2b
 8009fec:	bf04      	itt	eq
 8009fee:	782c      	ldrbeq	r4, [r5, #0]
 8009ff0:	1c95      	addeq	r5, r2, #2
 8009ff2:	e7ec      	b.n	8009fce <_strtol_l.isra.0+0x3a>
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d1f6      	bne.n	8009fe6 <_strtol_l.isra.0+0x52>
 8009ff8:	2c30      	cmp	r4, #48	@ 0x30
 8009ffa:	bf14      	ite	ne
 8009ffc:	230a      	movne	r3, #10
 8009ffe:	2308      	moveq	r3, #8
 800a000:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a004:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a008:	2200      	movs	r2, #0
 800a00a:	fbbc f9f3 	udiv	r9, ip, r3
 800a00e:	4610      	mov	r0, r2
 800a010:	fb03 ca19 	mls	sl, r3, r9, ip
 800a014:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a018:	2f09      	cmp	r7, #9
 800a01a:	d80f      	bhi.n	800a03c <_strtol_l.isra.0+0xa8>
 800a01c:	463c      	mov	r4, r7
 800a01e:	42a3      	cmp	r3, r4
 800a020:	dd1b      	ble.n	800a05a <_strtol_l.isra.0+0xc6>
 800a022:	1c57      	adds	r7, r2, #1
 800a024:	d007      	beq.n	800a036 <_strtol_l.isra.0+0xa2>
 800a026:	4581      	cmp	r9, r0
 800a028:	d314      	bcc.n	800a054 <_strtol_l.isra.0+0xc0>
 800a02a:	d101      	bne.n	800a030 <_strtol_l.isra.0+0x9c>
 800a02c:	45a2      	cmp	sl, r4
 800a02e:	db11      	blt.n	800a054 <_strtol_l.isra.0+0xc0>
 800a030:	fb00 4003 	mla	r0, r0, r3, r4
 800a034:	2201      	movs	r2, #1
 800a036:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a03a:	e7eb      	b.n	800a014 <_strtol_l.isra.0+0x80>
 800a03c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a040:	2f19      	cmp	r7, #25
 800a042:	d801      	bhi.n	800a048 <_strtol_l.isra.0+0xb4>
 800a044:	3c37      	subs	r4, #55	@ 0x37
 800a046:	e7ea      	b.n	800a01e <_strtol_l.isra.0+0x8a>
 800a048:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a04c:	2f19      	cmp	r7, #25
 800a04e:	d804      	bhi.n	800a05a <_strtol_l.isra.0+0xc6>
 800a050:	3c57      	subs	r4, #87	@ 0x57
 800a052:	e7e4      	b.n	800a01e <_strtol_l.isra.0+0x8a>
 800a054:	f04f 32ff 	mov.w	r2, #4294967295
 800a058:	e7ed      	b.n	800a036 <_strtol_l.isra.0+0xa2>
 800a05a:	1c53      	adds	r3, r2, #1
 800a05c:	d108      	bne.n	800a070 <_strtol_l.isra.0+0xdc>
 800a05e:	2322      	movs	r3, #34	@ 0x22
 800a060:	f8ce 3000 	str.w	r3, [lr]
 800a064:	4660      	mov	r0, ip
 800a066:	f1b8 0f00 	cmp.w	r8, #0
 800a06a:	d0a0      	beq.n	8009fae <_strtol_l.isra.0+0x1a>
 800a06c:	1e69      	subs	r1, r5, #1
 800a06e:	e006      	b.n	800a07e <_strtol_l.isra.0+0xea>
 800a070:	b106      	cbz	r6, 800a074 <_strtol_l.isra.0+0xe0>
 800a072:	4240      	negs	r0, r0
 800a074:	f1b8 0f00 	cmp.w	r8, #0
 800a078:	d099      	beq.n	8009fae <_strtol_l.isra.0+0x1a>
 800a07a:	2a00      	cmp	r2, #0
 800a07c:	d1f6      	bne.n	800a06c <_strtol_l.isra.0+0xd8>
 800a07e:	f8c8 1000 	str.w	r1, [r8]
 800a082:	e794      	b.n	8009fae <_strtol_l.isra.0+0x1a>
 800a084:	0800b609 	.word	0x0800b609

0800a088 <_strtol_r>:
 800a088:	f7ff bf84 	b.w	8009f94 <_strtol_l.isra.0>

0800a08c <__ssputs_r>:
 800a08c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a090:	688e      	ldr	r6, [r1, #8]
 800a092:	461f      	mov	r7, r3
 800a094:	42be      	cmp	r6, r7
 800a096:	680b      	ldr	r3, [r1, #0]
 800a098:	4682      	mov	sl, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	4690      	mov	r8, r2
 800a09e:	d82d      	bhi.n	800a0fc <__ssputs_r+0x70>
 800a0a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0a8:	d026      	beq.n	800a0f8 <__ssputs_r+0x6c>
 800a0aa:	6965      	ldr	r5, [r4, #20]
 800a0ac:	6909      	ldr	r1, [r1, #16]
 800a0ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0b2:	eba3 0901 	sub.w	r9, r3, r1
 800a0b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0ba:	1c7b      	adds	r3, r7, #1
 800a0bc:	444b      	add	r3, r9
 800a0be:	106d      	asrs	r5, r5, #1
 800a0c0:	429d      	cmp	r5, r3
 800a0c2:	bf38      	it	cc
 800a0c4:	461d      	movcc	r5, r3
 800a0c6:	0553      	lsls	r3, r2, #21
 800a0c8:	d527      	bpl.n	800a11a <__ssputs_r+0x8e>
 800a0ca:	4629      	mov	r1, r5
 800a0cc:	f7fe fc24 	bl	8008918 <_malloc_r>
 800a0d0:	4606      	mov	r6, r0
 800a0d2:	b360      	cbz	r0, 800a12e <__ssputs_r+0xa2>
 800a0d4:	6921      	ldr	r1, [r4, #16]
 800a0d6:	464a      	mov	r2, r9
 800a0d8:	f000 fa18 	bl	800a50c <memcpy>
 800a0dc:	89a3      	ldrh	r3, [r4, #12]
 800a0de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e6:	81a3      	strh	r3, [r4, #12]
 800a0e8:	6126      	str	r6, [r4, #16]
 800a0ea:	6165      	str	r5, [r4, #20]
 800a0ec:	444e      	add	r6, r9
 800a0ee:	eba5 0509 	sub.w	r5, r5, r9
 800a0f2:	6026      	str	r6, [r4, #0]
 800a0f4:	60a5      	str	r5, [r4, #8]
 800a0f6:	463e      	mov	r6, r7
 800a0f8:	42be      	cmp	r6, r7
 800a0fa:	d900      	bls.n	800a0fe <__ssputs_r+0x72>
 800a0fc:	463e      	mov	r6, r7
 800a0fe:	6820      	ldr	r0, [r4, #0]
 800a100:	4632      	mov	r2, r6
 800a102:	4641      	mov	r1, r8
 800a104:	f000 f9c6 	bl	800a494 <memmove>
 800a108:	68a3      	ldr	r3, [r4, #8]
 800a10a:	1b9b      	subs	r3, r3, r6
 800a10c:	60a3      	str	r3, [r4, #8]
 800a10e:	6823      	ldr	r3, [r4, #0]
 800a110:	4433      	add	r3, r6
 800a112:	6023      	str	r3, [r4, #0]
 800a114:	2000      	movs	r0, #0
 800a116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a11a:	462a      	mov	r2, r5
 800a11c:	f000 fd89 	bl	800ac32 <_realloc_r>
 800a120:	4606      	mov	r6, r0
 800a122:	2800      	cmp	r0, #0
 800a124:	d1e0      	bne.n	800a0e8 <__ssputs_r+0x5c>
 800a126:	6921      	ldr	r1, [r4, #16]
 800a128:	4650      	mov	r0, sl
 800a12a:	f7fe fb81 	bl	8008830 <_free_r>
 800a12e:	230c      	movs	r3, #12
 800a130:	f8ca 3000 	str.w	r3, [sl]
 800a134:	89a3      	ldrh	r3, [r4, #12]
 800a136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a13a:	81a3      	strh	r3, [r4, #12]
 800a13c:	f04f 30ff 	mov.w	r0, #4294967295
 800a140:	e7e9      	b.n	800a116 <__ssputs_r+0x8a>
	...

0800a144 <_svfiprintf_r>:
 800a144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a148:	4698      	mov	r8, r3
 800a14a:	898b      	ldrh	r3, [r1, #12]
 800a14c:	061b      	lsls	r3, r3, #24
 800a14e:	b09d      	sub	sp, #116	@ 0x74
 800a150:	4607      	mov	r7, r0
 800a152:	460d      	mov	r5, r1
 800a154:	4614      	mov	r4, r2
 800a156:	d510      	bpl.n	800a17a <_svfiprintf_r+0x36>
 800a158:	690b      	ldr	r3, [r1, #16]
 800a15a:	b973      	cbnz	r3, 800a17a <_svfiprintf_r+0x36>
 800a15c:	2140      	movs	r1, #64	@ 0x40
 800a15e:	f7fe fbdb 	bl	8008918 <_malloc_r>
 800a162:	6028      	str	r0, [r5, #0]
 800a164:	6128      	str	r0, [r5, #16]
 800a166:	b930      	cbnz	r0, 800a176 <_svfiprintf_r+0x32>
 800a168:	230c      	movs	r3, #12
 800a16a:	603b      	str	r3, [r7, #0]
 800a16c:	f04f 30ff 	mov.w	r0, #4294967295
 800a170:	b01d      	add	sp, #116	@ 0x74
 800a172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a176:	2340      	movs	r3, #64	@ 0x40
 800a178:	616b      	str	r3, [r5, #20]
 800a17a:	2300      	movs	r3, #0
 800a17c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a17e:	2320      	movs	r3, #32
 800a180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a184:	f8cd 800c 	str.w	r8, [sp, #12]
 800a188:	2330      	movs	r3, #48	@ 0x30
 800a18a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a328 <_svfiprintf_r+0x1e4>
 800a18e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a192:	f04f 0901 	mov.w	r9, #1
 800a196:	4623      	mov	r3, r4
 800a198:	469a      	mov	sl, r3
 800a19a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a19e:	b10a      	cbz	r2, 800a1a4 <_svfiprintf_r+0x60>
 800a1a0:	2a25      	cmp	r2, #37	@ 0x25
 800a1a2:	d1f9      	bne.n	800a198 <_svfiprintf_r+0x54>
 800a1a4:	ebba 0b04 	subs.w	fp, sl, r4
 800a1a8:	d00b      	beq.n	800a1c2 <_svfiprintf_r+0x7e>
 800a1aa:	465b      	mov	r3, fp
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4629      	mov	r1, r5
 800a1b0:	4638      	mov	r0, r7
 800a1b2:	f7ff ff6b 	bl	800a08c <__ssputs_r>
 800a1b6:	3001      	adds	r0, #1
 800a1b8:	f000 80a7 	beq.w	800a30a <_svfiprintf_r+0x1c6>
 800a1bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1be:	445a      	add	r2, fp
 800a1c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	f000 809f 	beq.w	800a30a <_svfiprintf_r+0x1c6>
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1d6:	f10a 0a01 	add.w	sl, sl, #1
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	9307      	str	r3, [sp, #28]
 800a1de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e4:	4654      	mov	r4, sl
 800a1e6:	2205      	movs	r2, #5
 800a1e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ec:	484e      	ldr	r0, [pc, #312]	@ (800a328 <_svfiprintf_r+0x1e4>)
 800a1ee:	f7f5 ffef 	bl	80001d0 <memchr>
 800a1f2:	9a04      	ldr	r2, [sp, #16]
 800a1f4:	b9d8      	cbnz	r0, 800a22e <_svfiprintf_r+0xea>
 800a1f6:	06d0      	lsls	r0, r2, #27
 800a1f8:	bf44      	itt	mi
 800a1fa:	2320      	movmi	r3, #32
 800a1fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a200:	0711      	lsls	r1, r2, #28
 800a202:	bf44      	itt	mi
 800a204:	232b      	movmi	r3, #43	@ 0x2b
 800a206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a20a:	f89a 3000 	ldrb.w	r3, [sl]
 800a20e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a210:	d015      	beq.n	800a23e <_svfiprintf_r+0xfa>
 800a212:	9a07      	ldr	r2, [sp, #28]
 800a214:	4654      	mov	r4, sl
 800a216:	2000      	movs	r0, #0
 800a218:	f04f 0c0a 	mov.w	ip, #10
 800a21c:	4621      	mov	r1, r4
 800a21e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a222:	3b30      	subs	r3, #48	@ 0x30
 800a224:	2b09      	cmp	r3, #9
 800a226:	d94b      	bls.n	800a2c0 <_svfiprintf_r+0x17c>
 800a228:	b1b0      	cbz	r0, 800a258 <_svfiprintf_r+0x114>
 800a22a:	9207      	str	r2, [sp, #28]
 800a22c:	e014      	b.n	800a258 <_svfiprintf_r+0x114>
 800a22e:	eba0 0308 	sub.w	r3, r0, r8
 800a232:	fa09 f303 	lsl.w	r3, r9, r3
 800a236:	4313      	orrs	r3, r2
 800a238:	9304      	str	r3, [sp, #16]
 800a23a:	46a2      	mov	sl, r4
 800a23c:	e7d2      	b.n	800a1e4 <_svfiprintf_r+0xa0>
 800a23e:	9b03      	ldr	r3, [sp, #12]
 800a240:	1d19      	adds	r1, r3, #4
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	9103      	str	r1, [sp, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	bfbb      	ittet	lt
 800a24a:	425b      	neglt	r3, r3
 800a24c:	f042 0202 	orrlt.w	r2, r2, #2
 800a250:	9307      	strge	r3, [sp, #28]
 800a252:	9307      	strlt	r3, [sp, #28]
 800a254:	bfb8      	it	lt
 800a256:	9204      	strlt	r2, [sp, #16]
 800a258:	7823      	ldrb	r3, [r4, #0]
 800a25a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a25c:	d10a      	bne.n	800a274 <_svfiprintf_r+0x130>
 800a25e:	7863      	ldrb	r3, [r4, #1]
 800a260:	2b2a      	cmp	r3, #42	@ 0x2a
 800a262:	d132      	bne.n	800a2ca <_svfiprintf_r+0x186>
 800a264:	9b03      	ldr	r3, [sp, #12]
 800a266:	1d1a      	adds	r2, r3, #4
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	9203      	str	r2, [sp, #12]
 800a26c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a270:	3402      	adds	r4, #2
 800a272:	9305      	str	r3, [sp, #20]
 800a274:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a338 <_svfiprintf_r+0x1f4>
 800a278:	7821      	ldrb	r1, [r4, #0]
 800a27a:	2203      	movs	r2, #3
 800a27c:	4650      	mov	r0, sl
 800a27e:	f7f5 ffa7 	bl	80001d0 <memchr>
 800a282:	b138      	cbz	r0, 800a294 <_svfiprintf_r+0x150>
 800a284:	9b04      	ldr	r3, [sp, #16]
 800a286:	eba0 000a 	sub.w	r0, r0, sl
 800a28a:	2240      	movs	r2, #64	@ 0x40
 800a28c:	4082      	lsls	r2, r0
 800a28e:	4313      	orrs	r3, r2
 800a290:	3401      	adds	r4, #1
 800a292:	9304      	str	r3, [sp, #16]
 800a294:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a298:	4824      	ldr	r0, [pc, #144]	@ (800a32c <_svfiprintf_r+0x1e8>)
 800a29a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a29e:	2206      	movs	r2, #6
 800a2a0:	f7f5 ff96 	bl	80001d0 <memchr>
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	d036      	beq.n	800a316 <_svfiprintf_r+0x1d2>
 800a2a8:	4b21      	ldr	r3, [pc, #132]	@ (800a330 <_svfiprintf_r+0x1ec>)
 800a2aa:	bb1b      	cbnz	r3, 800a2f4 <_svfiprintf_r+0x1b0>
 800a2ac:	9b03      	ldr	r3, [sp, #12]
 800a2ae:	3307      	adds	r3, #7
 800a2b0:	f023 0307 	bic.w	r3, r3, #7
 800a2b4:	3308      	adds	r3, #8
 800a2b6:	9303      	str	r3, [sp, #12]
 800a2b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2ba:	4433      	add	r3, r6
 800a2bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2be:	e76a      	b.n	800a196 <_svfiprintf_r+0x52>
 800a2c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	2001      	movs	r0, #1
 800a2c8:	e7a8      	b.n	800a21c <_svfiprintf_r+0xd8>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	3401      	adds	r4, #1
 800a2ce:	9305      	str	r3, [sp, #20]
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	f04f 0c0a 	mov.w	ip, #10
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2dc:	3a30      	subs	r2, #48	@ 0x30
 800a2de:	2a09      	cmp	r2, #9
 800a2e0:	d903      	bls.n	800a2ea <_svfiprintf_r+0x1a6>
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d0c6      	beq.n	800a274 <_svfiprintf_r+0x130>
 800a2e6:	9105      	str	r1, [sp, #20]
 800a2e8:	e7c4      	b.n	800a274 <_svfiprintf_r+0x130>
 800a2ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e7f0      	b.n	800a2d6 <_svfiprintf_r+0x192>
 800a2f4:	ab03      	add	r3, sp, #12
 800a2f6:	9300      	str	r3, [sp, #0]
 800a2f8:	462a      	mov	r2, r5
 800a2fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a334 <_svfiprintf_r+0x1f0>)
 800a2fc:	a904      	add	r1, sp, #16
 800a2fe:	4638      	mov	r0, r7
 800a300:	f7fc fc94 	bl	8006c2c <_printf_float>
 800a304:	1c42      	adds	r2, r0, #1
 800a306:	4606      	mov	r6, r0
 800a308:	d1d6      	bne.n	800a2b8 <_svfiprintf_r+0x174>
 800a30a:	89ab      	ldrh	r3, [r5, #12]
 800a30c:	065b      	lsls	r3, r3, #25
 800a30e:	f53f af2d 	bmi.w	800a16c <_svfiprintf_r+0x28>
 800a312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a314:	e72c      	b.n	800a170 <_svfiprintf_r+0x2c>
 800a316:	ab03      	add	r3, sp, #12
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	462a      	mov	r2, r5
 800a31c:	4b05      	ldr	r3, [pc, #20]	@ (800a334 <_svfiprintf_r+0x1f0>)
 800a31e:	a904      	add	r1, sp, #16
 800a320:	4638      	mov	r0, r7
 800a322:	f7fc ff1b 	bl	800715c <_printf_i>
 800a326:	e7ed      	b.n	800a304 <_svfiprintf_r+0x1c0>
 800a328:	0800b401 	.word	0x0800b401
 800a32c:	0800b40b 	.word	0x0800b40b
 800a330:	08006c2d 	.word	0x08006c2d
 800a334:	0800a08d 	.word	0x0800a08d
 800a338:	0800b407 	.word	0x0800b407

0800a33c <__sflush_r>:
 800a33c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a344:	0716      	lsls	r6, r2, #28
 800a346:	4605      	mov	r5, r0
 800a348:	460c      	mov	r4, r1
 800a34a:	d454      	bmi.n	800a3f6 <__sflush_r+0xba>
 800a34c:	684b      	ldr	r3, [r1, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	dc02      	bgt.n	800a358 <__sflush_r+0x1c>
 800a352:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a354:	2b00      	cmp	r3, #0
 800a356:	dd48      	ble.n	800a3ea <__sflush_r+0xae>
 800a358:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	d045      	beq.n	800a3ea <__sflush_r+0xae>
 800a35e:	2300      	movs	r3, #0
 800a360:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a364:	682f      	ldr	r7, [r5, #0]
 800a366:	6a21      	ldr	r1, [r4, #32]
 800a368:	602b      	str	r3, [r5, #0]
 800a36a:	d030      	beq.n	800a3ce <__sflush_r+0x92>
 800a36c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a36e:	89a3      	ldrh	r3, [r4, #12]
 800a370:	0759      	lsls	r1, r3, #29
 800a372:	d505      	bpl.n	800a380 <__sflush_r+0x44>
 800a374:	6863      	ldr	r3, [r4, #4]
 800a376:	1ad2      	subs	r2, r2, r3
 800a378:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a37a:	b10b      	cbz	r3, 800a380 <__sflush_r+0x44>
 800a37c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a37e:	1ad2      	subs	r2, r2, r3
 800a380:	2300      	movs	r3, #0
 800a382:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a384:	6a21      	ldr	r1, [r4, #32]
 800a386:	4628      	mov	r0, r5
 800a388:	47b0      	blx	r6
 800a38a:	1c43      	adds	r3, r0, #1
 800a38c:	89a3      	ldrh	r3, [r4, #12]
 800a38e:	d106      	bne.n	800a39e <__sflush_r+0x62>
 800a390:	6829      	ldr	r1, [r5, #0]
 800a392:	291d      	cmp	r1, #29
 800a394:	d82b      	bhi.n	800a3ee <__sflush_r+0xb2>
 800a396:	4a2a      	ldr	r2, [pc, #168]	@ (800a440 <__sflush_r+0x104>)
 800a398:	40ca      	lsrs	r2, r1
 800a39a:	07d6      	lsls	r6, r2, #31
 800a39c:	d527      	bpl.n	800a3ee <__sflush_r+0xb2>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	6062      	str	r2, [r4, #4]
 800a3a2:	04d9      	lsls	r1, r3, #19
 800a3a4:	6922      	ldr	r2, [r4, #16]
 800a3a6:	6022      	str	r2, [r4, #0]
 800a3a8:	d504      	bpl.n	800a3b4 <__sflush_r+0x78>
 800a3aa:	1c42      	adds	r2, r0, #1
 800a3ac:	d101      	bne.n	800a3b2 <__sflush_r+0x76>
 800a3ae:	682b      	ldr	r3, [r5, #0]
 800a3b0:	b903      	cbnz	r3, 800a3b4 <__sflush_r+0x78>
 800a3b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a3b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3b6:	602f      	str	r7, [r5, #0]
 800a3b8:	b1b9      	cbz	r1, 800a3ea <__sflush_r+0xae>
 800a3ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3be:	4299      	cmp	r1, r3
 800a3c0:	d002      	beq.n	800a3c8 <__sflush_r+0x8c>
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	f7fe fa34 	bl	8008830 <_free_r>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3cc:	e00d      	b.n	800a3ea <__sflush_r+0xae>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	47b0      	blx	r6
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	1c50      	adds	r0, r2, #1
 800a3d8:	d1c9      	bne.n	800a36e <__sflush_r+0x32>
 800a3da:	682b      	ldr	r3, [r5, #0]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d0c6      	beq.n	800a36e <__sflush_r+0x32>
 800a3e0:	2b1d      	cmp	r3, #29
 800a3e2:	d001      	beq.n	800a3e8 <__sflush_r+0xac>
 800a3e4:	2b16      	cmp	r3, #22
 800a3e6:	d11e      	bne.n	800a426 <__sflush_r+0xea>
 800a3e8:	602f      	str	r7, [r5, #0]
 800a3ea:	2000      	movs	r0, #0
 800a3ec:	e022      	b.n	800a434 <__sflush_r+0xf8>
 800a3ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3f2:	b21b      	sxth	r3, r3
 800a3f4:	e01b      	b.n	800a42e <__sflush_r+0xf2>
 800a3f6:	690f      	ldr	r7, [r1, #16]
 800a3f8:	2f00      	cmp	r7, #0
 800a3fa:	d0f6      	beq.n	800a3ea <__sflush_r+0xae>
 800a3fc:	0793      	lsls	r3, r2, #30
 800a3fe:	680e      	ldr	r6, [r1, #0]
 800a400:	bf08      	it	eq
 800a402:	694b      	ldreq	r3, [r1, #20]
 800a404:	600f      	str	r7, [r1, #0]
 800a406:	bf18      	it	ne
 800a408:	2300      	movne	r3, #0
 800a40a:	eba6 0807 	sub.w	r8, r6, r7
 800a40e:	608b      	str	r3, [r1, #8]
 800a410:	f1b8 0f00 	cmp.w	r8, #0
 800a414:	dde9      	ble.n	800a3ea <__sflush_r+0xae>
 800a416:	6a21      	ldr	r1, [r4, #32]
 800a418:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a41a:	4643      	mov	r3, r8
 800a41c:	463a      	mov	r2, r7
 800a41e:	4628      	mov	r0, r5
 800a420:	47b0      	blx	r6
 800a422:	2800      	cmp	r0, #0
 800a424:	dc08      	bgt.n	800a438 <__sflush_r+0xfc>
 800a426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a42a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a42e:	81a3      	strh	r3, [r4, #12]
 800a430:	f04f 30ff 	mov.w	r0, #4294967295
 800a434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a438:	4407      	add	r7, r0
 800a43a:	eba8 0800 	sub.w	r8, r8, r0
 800a43e:	e7e7      	b.n	800a410 <__sflush_r+0xd4>
 800a440:	20400001 	.word	0x20400001

0800a444 <_fflush_r>:
 800a444:	b538      	push	{r3, r4, r5, lr}
 800a446:	690b      	ldr	r3, [r1, #16]
 800a448:	4605      	mov	r5, r0
 800a44a:	460c      	mov	r4, r1
 800a44c:	b913      	cbnz	r3, 800a454 <_fflush_r+0x10>
 800a44e:	2500      	movs	r5, #0
 800a450:	4628      	mov	r0, r5
 800a452:	bd38      	pop	{r3, r4, r5, pc}
 800a454:	b118      	cbz	r0, 800a45e <_fflush_r+0x1a>
 800a456:	6a03      	ldr	r3, [r0, #32]
 800a458:	b90b      	cbnz	r3, 800a45e <_fflush_r+0x1a>
 800a45a:	f7fd fa37 	bl	80078cc <__sinit>
 800a45e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d0f3      	beq.n	800a44e <_fflush_r+0xa>
 800a466:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a468:	07d0      	lsls	r0, r2, #31
 800a46a:	d404      	bmi.n	800a476 <_fflush_r+0x32>
 800a46c:	0599      	lsls	r1, r3, #22
 800a46e:	d402      	bmi.n	800a476 <_fflush_r+0x32>
 800a470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a472:	f7fd fb7a 	bl	8007b6a <__retarget_lock_acquire_recursive>
 800a476:	4628      	mov	r0, r5
 800a478:	4621      	mov	r1, r4
 800a47a:	f7ff ff5f 	bl	800a33c <__sflush_r>
 800a47e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a480:	07da      	lsls	r2, r3, #31
 800a482:	4605      	mov	r5, r0
 800a484:	d4e4      	bmi.n	800a450 <_fflush_r+0xc>
 800a486:	89a3      	ldrh	r3, [r4, #12]
 800a488:	059b      	lsls	r3, r3, #22
 800a48a:	d4e1      	bmi.n	800a450 <_fflush_r+0xc>
 800a48c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a48e:	f7fd fb6d 	bl	8007b6c <__retarget_lock_release_recursive>
 800a492:	e7dd      	b.n	800a450 <_fflush_r+0xc>

0800a494 <memmove>:
 800a494:	4288      	cmp	r0, r1
 800a496:	b510      	push	{r4, lr}
 800a498:	eb01 0402 	add.w	r4, r1, r2
 800a49c:	d902      	bls.n	800a4a4 <memmove+0x10>
 800a49e:	4284      	cmp	r4, r0
 800a4a0:	4623      	mov	r3, r4
 800a4a2:	d807      	bhi.n	800a4b4 <memmove+0x20>
 800a4a4:	1e43      	subs	r3, r0, #1
 800a4a6:	42a1      	cmp	r1, r4
 800a4a8:	d008      	beq.n	800a4bc <memmove+0x28>
 800a4aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4b2:	e7f8      	b.n	800a4a6 <memmove+0x12>
 800a4b4:	4402      	add	r2, r0
 800a4b6:	4601      	mov	r1, r0
 800a4b8:	428a      	cmp	r2, r1
 800a4ba:	d100      	bne.n	800a4be <memmove+0x2a>
 800a4bc:	bd10      	pop	{r4, pc}
 800a4be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4c6:	e7f7      	b.n	800a4b8 <memmove+0x24>

0800a4c8 <strncmp>:
 800a4c8:	b510      	push	{r4, lr}
 800a4ca:	b16a      	cbz	r2, 800a4e8 <strncmp+0x20>
 800a4cc:	3901      	subs	r1, #1
 800a4ce:	1884      	adds	r4, r0, r2
 800a4d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d103      	bne.n	800a4e4 <strncmp+0x1c>
 800a4dc:	42a0      	cmp	r0, r4
 800a4de:	d001      	beq.n	800a4e4 <strncmp+0x1c>
 800a4e0:	2a00      	cmp	r2, #0
 800a4e2:	d1f5      	bne.n	800a4d0 <strncmp+0x8>
 800a4e4:	1ad0      	subs	r0, r2, r3
 800a4e6:	bd10      	pop	{r4, pc}
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	e7fc      	b.n	800a4e6 <strncmp+0x1e>

0800a4ec <_sbrk_r>:
 800a4ec:	b538      	push	{r3, r4, r5, lr}
 800a4ee:	4d06      	ldr	r5, [pc, #24]	@ (800a508 <_sbrk_r+0x1c>)
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	4608      	mov	r0, r1
 800a4f6:	602b      	str	r3, [r5, #0]
 800a4f8:	f7f7 fc02 	bl	8001d00 <_sbrk>
 800a4fc:	1c43      	adds	r3, r0, #1
 800a4fe:	d102      	bne.n	800a506 <_sbrk_r+0x1a>
 800a500:	682b      	ldr	r3, [r5, #0]
 800a502:	b103      	cbz	r3, 800a506 <_sbrk_r+0x1a>
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	bd38      	pop	{r3, r4, r5, pc}
 800a508:	200004c8 	.word	0x200004c8

0800a50c <memcpy>:
 800a50c:	440a      	add	r2, r1
 800a50e:	4291      	cmp	r1, r2
 800a510:	f100 33ff 	add.w	r3, r0, #4294967295
 800a514:	d100      	bne.n	800a518 <memcpy+0xc>
 800a516:	4770      	bx	lr
 800a518:	b510      	push	{r4, lr}
 800a51a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a51e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a522:	4291      	cmp	r1, r2
 800a524:	d1f9      	bne.n	800a51a <memcpy+0xe>
 800a526:	bd10      	pop	{r4, pc}

0800a528 <nan>:
 800a528:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a530 <nan+0x8>
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop
 800a530:	00000000 	.word	0x00000000
 800a534:	7ff80000 	.word	0x7ff80000

0800a538 <__assert_func>:
 800a538:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a53a:	4614      	mov	r4, r2
 800a53c:	461a      	mov	r2, r3
 800a53e:	4b09      	ldr	r3, [pc, #36]	@ (800a564 <__assert_func+0x2c>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4605      	mov	r5, r0
 800a544:	68d8      	ldr	r0, [r3, #12]
 800a546:	b14c      	cbz	r4, 800a55c <__assert_func+0x24>
 800a548:	4b07      	ldr	r3, [pc, #28]	@ (800a568 <__assert_func+0x30>)
 800a54a:	9100      	str	r1, [sp, #0]
 800a54c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a550:	4906      	ldr	r1, [pc, #24]	@ (800a56c <__assert_func+0x34>)
 800a552:	462b      	mov	r3, r5
 800a554:	f000 fba8 	bl	800aca8 <fiprintf>
 800a558:	f000 fbb8 	bl	800accc <abort>
 800a55c:	4b04      	ldr	r3, [pc, #16]	@ (800a570 <__assert_func+0x38>)
 800a55e:	461c      	mov	r4, r3
 800a560:	e7f3      	b.n	800a54a <__assert_func+0x12>
 800a562:	bf00      	nop
 800a564:	2000002c 	.word	0x2000002c
 800a568:	0800b41a 	.word	0x0800b41a
 800a56c:	0800b427 	.word	0x0800b427
 800a570:	0800b455 	.word	0x0800b455

0800a574 <_calloc_r>:
 800a574:	b570      	push	{r4, r5, r6, lr}
 800a576:	fba1 5402 	umull	r5, r4, r1, r2
 800a57a:	b934      	cbnz	r4, 800a58a <_calloc_r+0x16>
 800a57c:	4629      	mov	r1, r5
 800a57e:	f7fe f9cb 	bl	8008918 <_malloc_r>
 800a582:	4606      	mov	r6, r0
 800a584:	b928      	cbnz	r0, 800a592 <_calloc_r+0x1e>
 800a586:	4630      	mov	r0, r6
 800a588:	bd70      	pop	{r4, r5, r6, pc}
 800a58a:	220c      	movs	r2, #12
 800a58c:	6002      	str	r2, [r0, #0]
 800a58e:	2600      	movs	r6, #0
 800a590:	e7f9      	b.n	800a586 <_calloc_r+0x12>
 800a592:	462a      	mov	r2, r5
 800a594:	4621      	mov	r1, r4
 800a596:	f7fd fa6a 	bl	8007a6e <memset>
 800a59a:	e7f4      	b.n	800a586 <_calloc_r+0x12>

0800a59c <rshift>:
 800a59c:	6903      	ldr	r3, [r0, #16]
 800a59e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a5a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a5aa:	f100 0414 	add.w	r4, r0, #20
 800a5ae:	dd45      	ble.n	800a63c <rshift+0xa0>
 800a5b0:	f011 011f 	ands.w	r1, r1, #31
 800a5b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a5b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a5bc:	d10c      	bne.n	800a5d8 <rshift+0x3c>
 800a5be:	f100 0710 	add.w	r7, r0, #16
 800a5c2:	4629      	mov	r1, r5
 800a5c4:	42b1      	cmp	r1, r6
 800a5c6:	d334      	bcc.n	800a632 <rshift+0x96>
 800a5c8:	1a9b      	subs	r3, r3, r2
 800a5ca:	009b      	lsls	r3, r3, #2
 800a5cc:	1eea      	subs	r2, r5, #3
 800a5ce:	4296      	cmp	r6, r2
 800a5d0:	bf38      	it	cc
 800a5d2:	2300      	movcc	r3, #0
 800a5d4:	4423      	add	r3, r4
 800a5d6:	e015      	b.n	800a604 <rshift+0x68>
 800a5d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a5dc:	f1c1 0820 	rsb	r8, r1, #32
 800a5e0:	40cf      	lsrs	r7, r1
 800a5e2:	f105 0e04 	add.w	lr, r5, #4
 800a5e6:	46a1      	mov	r9, r4
 800a5e8:	4576      	cmp	r6, lr
 800a5ea:	46f4      	mov	ip, lr
 800a5ec:	d815      	bhi.n	800a61a <rshift+0x7e>
 800a5ee:	1a9a      	subs	r2, r3, r2
 800a5f0:	0092      	lsls	r2, r2, #2
 800a5f2:	3a04      	subs	r2, #4
 800a5f4:	3501      	adds	r5, #1
 800a5f6:	42ae      	cmp	r6, r5
 800a5f8:	bf38      	it	cc
 800a5fa:	2200      	movcc	r2, #0
 800a5fc:	18a3      	adds	r3, r4, r2
 800a5fe:	50a7      	str	r7, [r4, r2]
 800a600:	b107      	cbz	r7, 800a604 <rshift+0x68>
 800a602:	3304      	adds	r3, #4
 800a604:	1b1a      	subs	r2, r3, r4
 800a606:	42a3      	cmp	r3, r4
 800a608:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a60c:	bf08      	it	eq
 800a60e:	2300      	moveq	r3, #0
 800a610:	6102      	str	r2, [r0, #16]
 800a612:	bf08      	it	eq
 800a614:	6143      	streq	r3, [r0, #20]
 800a616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a61a:	f8dc c000 	ldr.w	ip, [ip]
 800a61e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a622:	ea4c 0707 	orr.w	r7, ip, r7
 800a626:	f849 7b04 	str.w	r7, [r9], #4
 800a62a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a62e:	40cf      	lsrs	r7, r1
 800a630:	e7da      	b.n	800a5e8 <rshift+0x4c>
 800a632:	f851 cb04 	ldr.w	ip, [r1], #4
 800a636:	f847 cf04 	str.w	ip, [r7, #4]!
 800a63a:	e7c3      	b.n	800a5c4 <rshift+0x28>
 800a63c:	4623      	mov	r3, r4
 800a63e:	e7e1      	b.n	800a604 <rshift+0x68>

0800a640 <__hexdig_fun>:
 800a640:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a644:	2b09      	cmp	r3, #9
 800a646:	d802      	bhi.n	800a64e <__hexdig_fun+0xe>
 800a648:	3820      	subs	r0, #32
 800a64a:	b2c0      	uxtb	r0, r0
 800a64c:	4770      	bx	lr
 800a64e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a652:	2b05      	cmp	r3, #5
 800a654:	d801      	bhi.n	800a65a <__hexdig_fun+0x1a>
 800a656:	3847      	subs	r0, #71	@ 0x47
 800a658:	e7f7      	b.n	800a64a <__hexdig_fun+0xa>
 800a65a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a65e:	2b05      	cmp	r3, #5
 800a660:	d801      	bhi.n	800a666 <__hexdig_fun+0x26>
 800a662:	3827      	subs	r0, #39	@ 0x27
 800a664:	e7f1      	b.n	800a64a <__hexdig_fun+0xa>
 800a666:	2000      	movs	r0, #0
 800a668:	4770      	bx	lr
	...

0800a66c <__gethex>:
 800a66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a670:	b085      	sub	sp, #20
 800a672:	468a      	mov	sl, r1
 800a674:	9302      	str	r3, [sp, #8]
 800a676:	680b      	ldr	r3, [r1, #0]
 800a678:	9001      	str	r0, [sp, #4]
 800a67a:	4690      	mov	r8, r2
 800a67c:	1c9c      	adds	r4, r3, #2
 800a67e:	46a1      	mov	r9, r4
 800a680:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a684:	2830      	cmp	r0, #48	@ 0x30
 800a686:	d0fa      	beq.n	800a67e <__gethex+0x12>
 800a688:	eba9 0303 	sub.w	r3, r9, r3
 800a68c:	f1a3 0b02 	sub.w	fp, r3, #2
 800a690:	f7ff ffd6 	bl	800a640 <__hexdig_fun>
 800a694:	4605      	mov	r5, r0
 800a696:	2800      	cmp	r0, #0
 800a698:	d168      	bne.n	800a76c <__gethex+0x100>
 800a69a:	49a0      	ldr	r1, [pc, #640]	@ (800a91c <__gethex+0x2b0>)
 800a69c:	2201      	movs	r2, #1
 800a69e:	4648      	mov	r0, r9
 800a6a0:	f7ff ff12 	bl	800a4c8 <strncmp>
 800a6a4:	4607      	mov	r7, r0
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d167      	bne.n	800a77a <__gethex+0x10e>
 800a6aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a6ae:	4626      	mov	r6, r4
 800a6b0:	f7ff ffc6 	bl	800a640 <__hexdig_fun>
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	d062      	beq.n	800a77e <__gethex+0x112>
 800a6b8:	4623      	mov	r3, r4
 800a6ba:	7818      	ldrb	r0, [r3, #0]
 800a6bc:	2830      	cmp	r0, #48	@ 0x30
 800a6be:	4699      	mov	r9, r3
 800a6c0:	f103 0301 	add.w	r3, r3, #1
 800a6c4:	d0f9      	beq.n	800a6ba <__gethex+0x4e>
 800a6c6:	f7ff ffbb 	bl	800a640 <__hexdig_fun>
 800a6ca:	fab0 f580 	clz	r5, r0
 800a6ce:	096d      	lsrs	r5, r5, #5
 800a6d0:	f04f 0b01 	mov.w	fp, #1
 800a6d4:	464a      	mov	r2, r9
 800a6d6:	4616      	mov	r6, r2
 800a6d8:	3201      	adds	r2, #1
 800a6da:	7830      	ldrb	r0, [r6, #0]
 800a6dc:	f7ff ffb0 	bl	800a640 <__hexdig_fun>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	d1f8      	bne.n	800a6d6 <__gethex+0x6a>
 800a6e4:	498d      	ldr	r1, [pc, #564]	@ (800a91c <__gethex+0x2b0>)
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f7ff feed 	bl	800a4c8 <strncmp>
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	d13f      	bne.n	800a772 <__gethex+0x106>
 800a6f2:	b944      	cbnz	r4, 800a706 <__gethex+0x9a>
 800a6f4:	1c74      	adds	r4, r6, #1
 800a6f6:	4622      	mov	r2, r4
 800a6f8:	4616      	mov	r6, r2
 800a6fa:	3201      	adds	r2, #1
 800a6fc:	7830      	ldrb	r0, [r6, #0]
 800a6fe:	f7ff ff9f 	bl	800a640 <__hexdig_fun>
 800a702:	2800      	cmp	r0, #0
 800a704:	d1f8      	bne.n	800a6f8 <__gethex+0x8c>
 800a706:	1ba4      	subs	r4, r4, r6
 800a708:	00a7      	lsls	r7, r4, #2
 800a70a:	7833      	ldrb	r3, [r6, #0]
 800a70c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a710:	2b50      	cmp	r3, #80	@ 0x50
 800a712:	d13e      	bne.n	800a792 <__gethex+0x126>
 800a714:	7873      	ldrb	r3, [r6, #1]
 800a716:	2b2b      	cmp	r3, #43	@ 0x2b
 800a718:	d033      	beq.n	800a782 <__gethex+0x116>
 800a71a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a71c:	d034      	beq.n	800a788 <__gethex+0x11c>
 800a71e:	1c71      	adds	r1, r6, #1
 800a720:	2400      	movs	r4, #0
 800a722:	7808      	ldrb	r0, [r1, #0]
 800a724:	f7ff ff8c 	bl	800a640 <__hexdig_fun>
 800a728:	1e43      	subs	r3, r0, #1
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	2b18      	cmp	r3, #24
 800a72e:	d830      	bhi.n	800a792 <__gethex+0x126>
 800a730:	f1a0 0210 	sub.w	r2, r0, #16
 800a734:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a738:	f7ff ff82 	bl	800a640 <__hexdig_fun>
 800a73c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a740:	fa5f fc8c 	uxtb.w	ip, ip
 800a744:	f1bc 0f18 	cmp.w	ip, #24
 800a748:	f04f 030a 	mov.w	r3, #10
 800a74c:	d91e      	bls.n	800a78c <__gethex+0x120>
 800a74e:	b104      	cbz	r4, 800a752 <__gethex+0xe6>
 800a750:	4252      	negs	r2, r2
 800a752:	4417      	add	r7, r2
 800a754:	f8ca 1000 	str.w	r1, [sl]
 800a758:	b1ed      	cbz	r5, 800a796 <__gethex+0x12a>
 800a75a:	f1bb 0f00 	cmp.w	fp, #0
 800a75e:	bf0c      	ite	eq
 800a760:	2506      	moveq	r5, #6
 800a762:	2500      	movne	r5, #0
 800a764:	4628      	mov	r0, r5
 800a766:	b005      	add	sp, #20
 800a768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a76c:	2500      	movs	r5, #0
 800a76e:	462c      	mov	r4, r5
 800a770:	e7b0      	b.n	800a6d4 <__gethex+0x68>
 800a772:	2c00      	cmp	r4, #0
 800a774:	d1c7      	bne.n	800a706 <__gethex+0x9a>
 800a776:	4627      	mov	r7, r4
 800a778:	e7c7      	b.n	800a70a <__gethex+0x9e>
 800a77a:	464e      	mov	r6, r9
 800a77c:	462f      	mov	r7, r5
 800a77e:	2501      	movs	r5, #1
 800a780:	e7c3      	b.n	800a70a <__gethex+0x9e>
 800a782:	2400      	movs	r4, #0
 800a784:	1cb1      	adds	r1, r6, #2
 800a786:	e7cc      	b.n	800a722 <__gethex+0xb6>
 800a788:	2401      	movs	r4, #1
 800a78a:	e7fb      	b.n	800a784 <__gethex+0x118>
 800a78c:	fb03 0002 	mla	r0, r3, r2, r0
 800a790:	e7ce      	b.n	800a730 <__gethex+0xc4>
 800a792:	4631      	mov	r1, r6
 800a794:	e7de      	b.n	800a754 <__gethex+0xe8>
 800a796:	eba6 0309 	sub.w	r3, r6, r9
 800a79a:	3b01      	subs	r3, #1
 800a79c:	4629      	mov	r1, r5
 800a79e:	2b07      	cmp	r3, #7
 800a7a0:	dc0a      	bgt.n	800a7b8 <__gethex+0x14c>
 800a7a2:	9801      	ldr	r0, [sp, #4]
 800a7a4:	f7fe f944 	bl	8008a30 <_Balloc>
 800a7a8:	4604      	mov	r4, r0
 800a7aa:	b940      	cbnz	r0, 800a7be <__gethex+0x152>
 800a7ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a920 <__gethex+0x2b4>)
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	21e4      	movs	r1, #228	@ 0xe4
 800a7b2:	485c      	ldr	r0, [pc, #368]	@ (800a924 <__gethex+0x2b8>)
 800a7b4:	f7ff fec0 	bl	800a538 <__assert_func>
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	105b      	asrs	r3, r3, #1
 800a7bc:	e7ef      	b.n	800a79e <__gethex+0x132>
 800a7be:	f100 0a14 	add.w	sl, r0, #20
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	4655      	mov	r5, sl
 800a7c6:	469b      	mov	fp, r3
 800a7c8:	45b1      	cmp	r9, r6
 800a7ca:	d337      	bcc.n	800a83c <__gethex+0x1d0>
 800a7cc:	f845 bb04 	str.w	fp, [r5], #4
 800a7d0:	eba5 050a 	sub.w	r5, r5, sl
 800a7d4:	10ad      	asrs	r5, r5, #2
 800a7d6:	6125      	str	r5, [r4, #16]
 800a7d8:	4658      	mov	r0, fp
 800a7da:	f7fe fa1b 	bl	8008c14 <__hi0bits>
 800a7de:	016d      	lsls	r5, r5, #5
 800a7e0:	f8d8 6000 	ldr.w	r6, [r8]
 800a7e4:	1a2d      	subs	r5, r5, r0
 800a7e6:	42b5      	cmp	r5, r6
 800a7e8:	dd54      	ble.n	800a894 <__gethex+0x228>
 800a7ea:	1bad      	subs	r5, r5, r6
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f7fe fda7 	bl	8009342 <__any_on>
 800a7f4:	4681      	mov	r9, r0
 800a7f6:	b178      	cbz	r0, 800a818 <__gethex+0x1ac>
 800a7f8:	1e6b      	subs	r3, r5, #1
 800a7fa:	1159      	asrs	r1, r3, #5
 800a7fc:	f003 021f 	and.w	r2, r3, #31
 800a800:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a804:	f04f 0901 	mov.w	r9, #1
 800a808:	fa09 f202 	lsl.w	r2, r9, r2
 800a80c:	420a      	tst	r2, r1
 800a80e:	d003      	beq.n	800a818 <__gethex+0x1ac>
 800a810:	454b      	cmp	r3, r9
 800a812:	dc36      	bgt.n	800a882 <__gethex+0x216>
 800a814:	f04f 0902 	mov.w	r9, #2
 800a818:	4629      	mov	r1, r5
 800a81a:	4620      	mov	r0, r4
 800a81c:	f7ff febe 	bl	800a59c <rshift>
 800a820:	442f      	add	r7, r5
 800a822:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a826:	42bb      	cmp	r3, r7
 800a828:	da42      	bge.n	800a8b0 <__gethex+0x244>
 800a82a:	9801      	ldr	r0, [sp, #4]
 800a82c:	4621      	mov	r1, r4
 800a82e:	f7fe f93f 	bl	8008ab0 <_Bfree>
 800a832:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a834:	2300      	movs	r3, #0
 800a836:	6013      	str	r3, [r2, #0]
 800a838:	25a3      	movs	r5, #163	@ 0xa3
 800a83a:	e793      	b.n	800a764 <__gethex+0xf8>
 800a83c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a840:	2a2e      	cmp	r2, #46	@ 0x2e
 800a842:	d012      	beq.n	800a86a <__gethex+0x1fe>
 800a844:	2b20      	cmp	r3, #32
 800a846:	d104      	bne.n	800a852 <__gethex+0x1e6>
 800a848:	f845 bb04 	str.w	fp, [r5], #4
 800a84c:	f04f 0b00 	mov.w	fp, #0
 800a850:	465b      	mov	r3, fp
 800a852:	7830      	ldrb	r0, [r6, #0]
 800a854:	9303      	str	r3, [sp, #12]
 800a856:	f7ff fef3 	bl	800a640 <__hexdig_fun>
 800a85a:	9b03      	ldr	r3, [sp, #12]
 800a85c:	f000 000f 	and.w	r0, r0, #15
 800a860:	4098      	lsls	r0, r3
 800a862:	ea4b 0b00 	orr.w	fp, fp, r0
 800a866:	3304      	adds	r3, #4
 800a868:	e7ae      	b.n	800a7c8 <__gethex+0x15c>
 800a86a:	45b1      	cmp	r9, r6
 800a86c:	d8ea      	bhi.n	800a844 <__gethex+0x1d8>
 800a86e:	492b      	ldr	r1, [pc, #172]	@ (800a91c <__gethex+0x2b0>)
 800a870:	9303      	str	r3, [sp, #12]
 800a872:	2201      	movs	r2, #1
 800a874:	4630      	mov	r0, r6
 800a876:	f7ff fe27 	bl	800a4c8 <strncmp>
 800a87a:	9b03      	ldr	r3, [sp, #12]
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d1e1      	bne.n	800a844 <__gethex+0x1d8>
 800a880:	e7a2      	b.n	800a7c8 <__gethex+0x15c>
 800a882:	1ea9      	subs	r1, r5, #2
 800a884:	4620      	mov	r0, r4
 800a886:	f7fe fd5c 	bl	8009342 <__any_on>
 800a88a:	2800      	cmp	r0, #0
 800a88c:	d0c2      	beq.n	800a814 <__gethex+0x1a8>
 800a88e:	f04f 0903 	mov.w	r9, #3
 800a892:	e7c1      	b.n	800a818 <__gethex+0x1ac>
 800a894:	da09      	bge.n	800a8aa <__gethex+0x23e>
 800a896:	1b75      	subs	r5, r6, r5
 800a898:	4621      	mov	r1, r4
 800a89a:	9801      	ldr	r0, [sp, #4]
 800a89c:	462a      	mov	r2, r5
 800a89e:	f7fe fb17 	bl	8008ed0 <__lshift>
 800a8a2:	1b7f      	subs	r7, r7, r5
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	f100 0a14 	add.w	sl, r0, #20
 800a8aa:	f04f 0900 	mov.w	r9, #0
 800a8ae:	e7b8      	b.n	800a822 <__gethex+0x1b6>
 800a8b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a8b4:	42bd      	cmp	r5, r7
 800a8b6:	dd6f      	ble.n	800a998 <__gethex+0x32c>
 800a8b8:	1bed      	subs	r5, r5, r7
 800a8ba:	42ae      	cmp	r6, r5
 800a8bc:	dc34      	bgt.n	800a928 <__gethex+0x2bc>
 800a8be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8c2:	2b02      	cmp	r3, #2
 800a8c4:	d022      	beq.n	800a90c <__gethex+0x2a0>
 800a8c6:	2b03      	cmp	r3, #3
 800a8c8:	d024      	beq.n	800a914 <__gethex+0x2a8>
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d115      	bne.n	800a8fa <__gethex+0x28e>
 800a8ce:	42ae      	cmp	r6, r5
 800a8d0:	d113      	bne.n	800a8fa <__gethex+0x28e>
 800a8d2:	2e01      	cmp	r6, #1
 800a8d4:	d10b      	bne.n	800a8ee <__gethex+0x282>
 800a8d6:	9a02      	ldr	r2, [sp, #8]
 800a8d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	2301      	movs	r3, #1
 800a8e0:	6123      	str	r3, [r4, #16]
 800a8e2:	f8ca 3000 	str.w	r3, [sl]
 800a8e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8e8:	2562      	movs	r5, #98	@ 0x62
 800a8ea:	601c      	str	r4, [r3, #0]
 800a8ec:	e73a      	b.n	800a764 <__gethex+0xf8>
 800a8ee:	1e71      	subs	r1, r6, #1
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	f7fe fd26 	bl	8009342 <__any_on>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d1ed      	bne.n	800a8d6 <__gethex+0x26a>
 800a8fa:	9801      	ldr	r0, [sp, #4]
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	f7fe f8d7 	bl	8008ab0 <_Bfree>
 800a902:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a904:	2300      	movs	r3, #0
 800a906:	6013      	str	r3, [r2, #0]
 800a908:	2550      	movs	r5, #80	@ 0x50
 800a90a:	e72b      	b.n	800a764 <__gethex+0xf8>
 800a90c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d1f3      	bne.n	800a8fa <__gethex+0x28e>
 800a912:	e7e0      	b.n	800a8d6 <__gethex+0x26a>
 800a914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1dd      	bne.n	800a8d6 <__gethex+0x26a>
 800a91a:	e7ee      	b.n	800a8fa <__gethex+0x28e>
 800a91c:	0800b3ff 	.word	0x0800b3ff
 800a920:	0800b395 	.word	0x0800b395
 800a924:	0800b456 	.word	0x0800b456
 800a928:	1e6f      	subs	r7, r5, #1
 800a92a:	f1b9 0f00 	cmp.w	r9, #0
 800a92e:	d130      	bne.n	800a992 <__gethex+0x326>
 800a930:	b127      	cbz	r7, 800a93c <__gethex+0x2d0>
 800a932:	4639      	mov	r1, r7
 800a934:	4620      	mov	r0, r4
 800a936:	f7fe fd04 	bl	8009342 <__any_on>
 800a93a:	4681      	mov	r9, r0
 800a93c:	117a      	asrs	r2, r7, #5
 800a93e:	2301      	movs	r3, #1
 800a940:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a944:	f007 071f 	and.w	r7, r7, #31
 800a948:	40bb      	lsls	r3, r7
 800a94a:	4213      	tst	r3, r2
 800a94c:	4629      	mov	r1, r5
 800a94e:	4620      	mov	r0, r4
 800a950:	bf18      	it	ne
 800a952:	f049 0902 	orrne.w	r9, r9, #2
 800a956:	f7ff fe21 	bl	800a59c <rshift>
 800a95a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a95e:	1b76      	subs	r6, r6, r5
 800a960:	2502      	movs	r5, #2
 800a962:	f1b9 0f00 	cmp.w	r9, #0
 800a966:	d047      	beq.n	800a9f8 <__gethex+0x38c>
 800a968:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a96c:	2b02      	cmp	r3, #2
 800a96e:	d015      	beq.n	800a99c <__gethex+0x330>
 800a970:	2b03      	cmp	r3, #3
 800a972:	d017      	beq.n	800a9a4 <__gethex+0x338>
 800a974:	2b01      	cmp	r3, #1
 800a976:	d109      	bne.n	800a98c <__gethex+0x320>
 800a978:	f019 0f02 	tst.w	r9, #2
 800a97c:	d006      	beq.n	800a98c <__gethex+0x320>
 800a97e:	f8da 3000 	ldr.w	r3, [sl]
 800a982:	ea49 0903 	orr.w	r9, r9, r3
 800a986:	f019 0f01 	tst.w	r9, #1
 800a98a:	d10e      	bne.n	800a9aa <__gethex+0x33e>
 800a98c:	f045 0510 	orr.w	r5, r5, #16
 800a990:	e032      	b.n	800a9f8 <__gethex+0x38c>
 800a992:	f04f 0901 	mov.w	r9, #1
 800a996:	e7d1      	b.n	800a93c <__gethex+0x2d0>
 800a998:	2501      	movs	r5, #1
 800a99a:	e7e2      	b.n	800a962 <__gethex+0x2f6>
 800a99c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a99e:	f1c3 0301 	rsb	r3, r3, #1
 800a9a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a9a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d0f0      	beq.n	800a98c <__gethex+0x320>
 800a9aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a9ae:	f104 0314 	add.w	r3, r4, #20
 800a9b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a9b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a9ba:	f04f 0c00 	mov.w	ip, #0
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9c4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a9c8:	d01b      	beq.n	800aa02 <__gethex+0x396>
 800a9ca:	3201      	adds	r2, #1
 800a9cc:	6002      	str	r2, [r0, #0]
 800a9ce:	2d02      	cmp	r5, #2
 800a9d0:	f104 0314 	add.w	r3, r4, #20
 800a9d4:	d13c      	bne.n	800aa50 <__gethex+0x3e4>
 800a9d6:	f8d8 2000 	ldr.w	r2, [r8]
 800a9da:	3a01      	subs	r2, #1
 800a9dc:	42b2      	cmp	r2, r6
 800a9de:	d109      	bne.n	800a9f4 <__gethex+0x388>
 800a9e0:	1171      	asrs	r1, r6, #5
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a9e8:	f006 061f 	and.w	r6, r6, #31
 800a9ec:	fa02 f606 	lsl.w	r6, r2, r6
 800a9f0:	421e      	tst	r6, r3
 800a9f2:	d13a      	bne.n	800aa6a <__gethex+0x3fe>
 800a9f4:	f045 0520 	orr.w	r5, r5, #32
 800a9f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9fa:	601c      	str	r4, [r3, #0]
 800a9fc:	9b02      	ldr	r3, [sp, #8]
 800a9fe:	601f      	str	r7, [r3, #0]
 800aa00:	e6b0      	b.n	800a764 <__gethex+0xf8>
 800aa02:	4299      	cmp	r1, r3
 800aa04:	f843 cc04 	str.w	ip, [r3, #-4]
 800aa08:	d8d9      	bhi.n	800a9be <__gethex+0x352>
 800aa0a:	68a3      	ldr	r3, [r4, #8]
 800aa0c:	459b      	cmp	fp, r3
 800aa0e:	db17      	blt.n	800aa40 <__gethex+0x3d4>
 800aa10:	6861      	ldr	r1, [r4, #4]
 800aa12:	9801      	ldr	r0, [sp, #4]
 800aa14:	3101      	adds	r1, #1
 800aa16:	f7fe f80b 	bl	8008a30 <_Balloc>
 800aa1a:	4681      	mov	r9, r0
 800aa1c:	b918      	cbnz	r0, 800aa26 <__gethex+0x3ba>
 800aa1e:	4b1a      	ldr	r3, [pc, #104]	@ (800aa88 <__gethex+0x41c>)
 800aa20:	4602      	mov	r2, r0
 800aa22:	2184      	movs	r1, #132	@ 0x84
 800aa24:	e6c5      	b.n	800a7b2 <__gethex+0x146>
 800aa26:	6922      	ldr	r2, [r4, #16]
 800aa28:	3202      	adds	r2, #2
 800aa2a:	f104 010c 	add.w	r1, r4, #12
 800aa2e:	0092      	lsls	r2, r2, #2
 800aa30:	300c      	adds	r0, #12
 800aa32:	f7ff fd6b 	bl	800a50c <memcpy>
 800aa36:	4621      	mov	r1, r4
 800aa38:	9801      	ldr	r0, [sp, #4]
 800aa3a:	f7fe f839 	bl	8008ab0 <_Bfree>
 800aa3e:	464c      	mov	r4, r9
 800aa40:	6923      	ldr	r3, [r4, #16]
 800aa42:	1c5a      	adds	r2, r3, #1
 800aa44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aa48:	6122      	str	r2, [r4, #16]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	615a      	str	r2, [r3, #20]
 800aa4e:	e7be      	b.n	800a9ce <__gethex+0x362>
 800aa50:	6922      	ldr	r2, [r4, #16]
 800aa52:	455a      	cmp	r2, fp
 800aa54:	dd0b      	ble.n	800aa6e <__gethex+0x402>
 800aa56:	2101      	movs	r1, #1
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f7ff fd9f 	bl	800a59c <rshift>
 800aa5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aa62:	3701      	adds	r7, #1
 800aa64:	42bb      	cmp	r3, r7
 800aa66:	f6ff aee0 	blt.w	800a82a <__gethex+0x1be>
 800aa6a:	2501      	movs	r5, #1
 800aa6c:	e7c2      	b.n	800a9f4 <__gethex+0x388>
 800aa6e:	f016 061f 	ands.w	r6, r6, #31
 800aa72:	d0fa      	beq.n	800aa6a <__gethex+0x3fe>
 800aa74:	4453      	add	r3, sl
 800aa76:	f1c6 0620 	rsb	r6, r6, #32
 800aa7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aa7e:	f7fe f8c9 	bl	8008c14 <__hi0bits>
 800aa82:	42b0      	cmp	r0, r6
 800aa84:	dbe7      	blt.n	800aa56 <__gethex+0x3ea>
 800aa86:	e7f0      	b.n	800aa6a <__gethex+0x3fe>
 800aa88:	0800b395 	.word	0x0800b395

0800aa8c <L_shift>:
 800aa8c:	f1c2 0208 	rsb	r2, r2, #8
 800aa90:	0092      	lsls	r2, r2, #2
 800aa92:	b570      	push	{r4, r5, r6, lr}
 800aa94:	f1c2 0620 	rsb	r6, r2, #32
 800aa98:	6843      	ldr	r3, [r0, #4]
 800aa9a:	6804      	ldr	r4, [r0, #0]
 800aa9c:	fa03 f506 	lsl.w	r5, r3, r6
 800aaa0:	432c      	orrs	r4, r5
 800aaa2:	40d3      	lsrs	r3, r2
 800aaa4:	6004      	str	r4, [r0, #0]
 800aaa6:	f840 3f04 	str.w	r3, [r0, #4]!
 800aaaa:	4288      	cmp	r0, r1
 800aaac:	d3f4      	bcc.n	800aa98 <L_shift+0xc>
 800aaae:	bd70      	pop	{r4, r5, r6, pc}

0800aab0 <__match>:
 800aab0:	b530      	push	{r4, r5, lr}
 800aab2:	6803      	ldr	r3, [r0, #0]
 800aab4:	3301      	adds	r3, #1
 800aab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aaba:	b914      	cbnz	r4, 800aac2 <__match+0x12>
 800aabc:	6003      	str	r3, [r0, #0]
 800aabe:	2001      	movs	r0, #1
 800aac0:	bd30      	pop	{r4, r5, pc}
 800aac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aac6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800aaca:	2d19      	cmp	r5, #25
 800aacc:	bf98      	it	ls
 800aace:	3220      	addls	r2, #32
 800aad0:	42a2      	cmp	r2, r4
 800aad2:	d0f0      	beq.n	800aab6 <__match+0x6>
 800aad4:	2000      	movs	r0, #0
 800aad6:	e7f3      	b.n	800aac0 <__match+0x10>

0800aad8 <__hexnan>:
 800aad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aadc:	680b      	ldr	r3, [r1, #0]
 800aade:	6801      	ldr	r1, [r0, #0]
 800aae0:	115e      	asrs	r6, r3, #5
 800aae2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aae6:	f013 031f 	ands.w	r3, r3, #31
 800aaea:	b087      	sub	sp, #28
 800aaec:	bf18      	it	ne
 800aaee:	3604      	addne	r6, #4
 800aaf0:	2500      	movs	r5, #0
 800aaf2:	1f37      	subs	r7, r6, #4
 800aaf4:	4682      	mov	sl, r0
 800aaf6:	4690      	mov	r8, r2
 800aaf8:	9301      	str	r3, [sp, #4]
 800aafa:	f846 5c04 	str.w	r5, [r6, #-4]
 800aafe:	46b9      	mov	r9, r7
 800ab00:	463c      	mov	r4, r7
 800ab02:	9502      	str	r5, [sp, #8]
 800ab04:	46ab      	mov	fp, r5
 800ab06:	784a      	ldrb	r2, [r1, #1]
 800ab08:	1c4b      	adds	r3, r1, #1
 800ab0a:	9303      	str	r3, [sp, #12]
 800ab0c:	b342      	cbz	r2, 800ab60 <__hexnan+0x88>
 800ab0e:	4610      	mov	r0, r2
 800ab10:	9105      	str	r1, [sp, #20]
 800ab12:	9204      	str	r2, [sp, #16]
 800ab14:	f7ff fd94 	bl	800a640 <__hexdig_fun>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d151      	bne.n	800abc0 <__hexnan+0xe8>
 800ab1c:	9a04      	ldr	r2, [sp, #16]
 800ab1e:	9905      	ldr	r1, [sp, #20]
 800ab20:	2a20      	cmp	r2, #32
 800ab22:	d818      	bhi.n	800ab56 <__hexnan+0x7e>
 800ab24:	9b02      	ldr	r3, [sp, #8]
 800ab26:	459b      	cmp	fp, r3
 800ab28:	dd13      	ble.n	800ab52 <__hexnan+0x7a>
 800ab2a:	454c      	cmp	r4, r9
 800ab2c:	d206      	bcs.n	800ab3c <__hexnan+0x64>
 800ab2e:	2d07      	cmp	r5, #7
 800ab30:	dc04      	bgt.n	800ab3c <__hexnan+0x64>
 800ab32:	462a      	mov	r2, r5
 800ab34:	4649      	mov	r1, r9
 800ab36:	4620      	mov	r0, r4
 800ab38:	f7ff ffa8 	bl	800aa8c <L_shift>
 800ab3c:	4544      	cmp	r4, r8
 800ab3e:	d952      	bls.n	800abe6 <__hexnan+0x10e>
 800ab40:	2300      	movs	r3, #0
 800ab42:	f1a4 0904 	sub.w	r9, r4, #4
 800ab46:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab4a:	f8cd b008 	str.w	fp, [sp, #8]
 800ab4e:	464c      	mov	r4, r9
 800ab50:	461d      	mov	r5, r3
 800ab52:	9903      	ldr	r1, [sp, #12]
 800ab54:	e7d7      	b.n	800ab06 <__hexnan+0x2e>
 800ab56:	2a29      	cmp	r2, #41	@ 0x29
 800ab58:	d157      	bne.n	800ac0a <__hexnan+0x132>
 800ab5a:	3102      	adds	r1, #2
 800ab5c:	f8ca 1000 	str.w	r1, [sl]
 800ab60:	f1bb 0f00 	cmp.w	fp, #0
 800ab64:	d051      	beq.n	800ac0a <__hexnan+0x132>
 800ab66:	454c      	cmp	r4, r9
 800ab68:	d206      	bcs.n	800ab78 <__hexnan+0xa0>
 800ab6a:	2d07      	cmp	r5, #7
 800ab6c:	dc04      	bgt.n	800ab78 <__hexnan+0xa0>
 800ab6e:	462a      	mov	r2, r5
 800ab70:	4649      	mov	r1, r9
 800ab72:	4620      	mov	r0, r4
 800ab74:	f7ff ff8a 	bl	800aa8c <L_shift>
 800ab78:	4544      	cmp	r4, r8
 800ab7a:	d936      	bls.n	800abea <__hexnan+0x112>
 800ab7c:	f1a8 0204 	sub.w	r2, r8, #4
 800ab80:	4623      	mov	r3, r4
 800ab82:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab86:	f842 1f04 	str.w	r1, [r2, #4]!
 800ab8a:	429f      	cmp	r7, r3
 800ab8c:	d2f9      	bcs.n	800ab82 <__hexnan+0xaa>
 800ab8e:	1b3b      	subs	r3, r7, r4
 800ab90:	f023 0303 	bic.w	r3, r3, #3
 800ab94:	3304      	adds	r3, #4
 800ab96:	3401      	adds	r4, #1
 800ab98:	3e03      	subs	r6, #3
 800ab9a:	42b4      	cmp	r4, r6
 800ab9c:	bf88      	it	hi
 800ab9e:	2304      	movhi	r3, #4
 800aba0:	4443      	add	r3, r8
 800aba2:	2200      	movs	r2, #0
 800aba4:	f843 2b04 	str.w	r2, [r3], #4
 800aba8:	429f      	cmp	r7, r3
 800abaa:	d2fb      	bcs.n	800aba4 <__hexnan+0xcc>
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	b91b      	cbnz	r3, 800abb8 <__hexnan+0xe0>
 800abb0:	4547      	cmp	r7, r8
 800abb2:	d128      	bne.n	800ac06 <__hexnan+0x12e>
 800abb4:	2301      	movs	r3, #1
 800abb6:	603b      	str	r3, [r7, #0]
 800abb8:	2005      	movs	r0, #5
 800abba:	b007      	add	sp, #28
 800abbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc0:	3501      	adds	r5, #1
 800abc2:	2d08      	cmp	r5, #8
 800abc4:	f10b 0b01 	add.w	fp, fp, #1
 800abc8:	dd06      	ble.n	800abd8 <__hexnan+0x100>
 800abca:	4544      	cmp	r4, r8
 800abcc:	d9c1      	bls.n	800ab52 <__hexnan+0x7a>
 800abce:	2300      	movs	r3, #0
 800abd0:	f844 3c04 	str.w	r3, [r4, #-4]
 800abd4:	2501      	movs	r5, #1
 800abd6:	3c04      	subs	r4, #4
 800abd8:	6822      	ldr	r2, [r4, #0]
 800abda:	f000 000f 	and.w	r0, r0, #15
 800abde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800abe2:	6020      	str	r0, [r4, #0]
 800abe4:	e7b5      	b.n	800ab52 <__hexnan+0x7a>
 800abe6:	2508      	movs	r5, #8
 800abe8:	e7b3      	b.n	800ab52 <__hexnan+0x7a>
 800abea:	9b01      	ldr	r3, [sp, #4]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d0dd      	beq.n	800abac <__hexnan+0xd4>
 800abf0:	f1c3 0320 	rsb	r3, r3, #32
 800abf4:	f04f 32ff 	mov.w	r2, #4294967295
 800abf8:	40da      	lsrs	r2, r3
 800abfa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800abfe:	4013      	ands	r3, r2
 800ac00:	f846 3c04 	str.w	r3, [r6, #-4]
 800ac04:	e7d2      	b.n	800abac <__hexnan+0xd4>
 800ac06:	3f04      	subs	r7, #4
 800ac08:	e7d0      	b.n	800abac <__hexnan+0xd4>
 800ac0a:	2004      	movs	r0, #4
 800ac0c:	e7d5      	b.n	800abba <__hexnan+0xe2>

0800ac0e <__ascii_mbtowc>:
 800ac0e:	b082      	sub	sp, #8
 800ac10:	b901      	cbnz	r1, 800ac14 <__ascii_mbtowc+0x6>
 800ac12:	a901      	add	r1, sp, #4
 800ac14:	b142      	cbz	r2, 800ac28 <__ascii_mbtowc+0x1a>
 800ac16:	b14b      	cbz	r3, 800ac2c <__ascii_mbtowc+0x1e>
 800ac18:	7813      	ldrb	r3, [r2, #0]
 800ac1a:	600b      	str	r3, [r1, #0]
 800ac1c:	7812      	ldrb	r2, [r2, #0]
 800ac1e:	1e10      	subs	r0, r2, #0
 800ac20:	bf18      	it	ne
 800ac22:	2001      	movne	r0, #1
 800ac24:	b002      	add	sp, #8
 800ac26:	4770      	bx	lr
 800ac28:	4610      	mov	r0, r2
 800ac2a:	e7fb      	b.n	800ac24 <__ascii_mbtowc+0x16>
 800ac2c:	f06f 0001 	mvn.w	r0, #1
 800ac30:	e7f8      	b.n	800ac24 <__ascii_mbtowc+0x16>

0800ac32 <_realloc_r>:
 800ac32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac36:	4607      	mov	r7, r0
 800ac38:	4614      	mov	r4, r2
 800ac3a:	460d      	mov	r5, r1
 800ac3c:	b921      	cbnz	r1, 800ac48 <_realloc_r+0x16>
 800ac3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac42:	4611      	mov	r1, r2
 800ac44:	f7fd be68 	b.w	8008918 <_malloc_r>
 800ac48:	b92a      	cbnz	r2, 800ac56 <_realloc_r+0x24>
 800ac4a:	f7fd fdf1 	bl	8008830 <_free_r>
 800ac4e:	4625      	mov	r5, r4
 800ac50:	4628      	mov	r0, r5
 800ac52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac56:	f000 f840 	bl	800acda <_malloc_usable_size_r>
 800ac5a:	4284      	cmp	r4, r0
 800ac5c:	4606      	mov	r6, r0
 800ac5e:	d802      	bhi.n	800ac66 <_realloc_r+0x34>
 800ac60:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac64:	d8f4      	bhi.n	800ac50 <_realloc_r+0x1e>
 800ac66:	4621      	mov	r1, r4
 800ac68:	4638      	mov	r0, r7
 800ac6a:	f7fd fe55 	bl	8008918 <_malloc_r>
 800ac6e:	4680      	mov	r8, r0
 800ac70:	b908      	cbnz	r0, 800ac76 <_realloc_r+0x44>
 800ac72:	4645      	mov	r5, r8
 800ac74:	e7ec      	b.n	800ac50 <_realloc_r+0x1e>
 800ac76:	42b4      	cmp	r4, r6
 800ac78:	4622      	mov	r2, r4
 800ac7a:	4629      	mov	r1, r5
 800ac7c:	bf28      	it	cs
 800ac7e:	4632      	movcs	r2, r6
 800ac80:	f7ff fc44 	bl	800a50c <memcpy>
 800ac84:	4629      	mov	r1, r5
 800ac86:	4638      	mov	r0, r7
 800ac88:	f7fd fdd2 	bl	8008830 <_free_r>
 800ac8c:	e7f1      	b.n	800ac72 <_realloc_r+0x40>

0800ac8e <__ascii_wctomb>:
 800ac8e:	4603      	mov	r3, r0
 800ac90:	4608      	mov	r0, r1
 800ac92:	b141      	cbz	r1, 800aca6 <__ascii_wctomb+0x18>
 800ac94:	2aff      	cmp	r2, #255	@ 0xff
 800ac96:	d904      	bls.n	800aca2 <__ascii_wctomb+0x14>
 800ac98:	228a      	movs	r2, #138	@ 0x8a
 800ac9a:	601a      	str	r2, [r3, #0]
 800ac9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aca0:	4770      	bx	lr
 800aca2:	700a      	strb	r2, [r1, #0]
 800aca4:	2001      	movs	r0, #1
 800aca6:	4770      	bx	lr

0800aca8 <fiprintf>:
 800aca8:	b40e      	push	{r1, r2, r3}
 800acaa:	b503      	push	{r0, r1, lr}
 800acac:	4601      	mov	r1, r0
 800acae:	ab03      	add	r3, sp, #12
 800acb0:	4805      	ldr	r0, [pc, #20]	@ (800acc8 <fiprintf+0x20>)
 800acb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb6:	6800      	ldr	r0, [r0, #0]
 800acb8:	9301      	str	r3, [sp, #4]
 800acba:	f000 f83f 	bl	800ad3c <_vfiprintf_r>
 800acbe:	b002      	add	sp, #8
 800acc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800acc4:	b003      	add	sp, #12
 800acc6:	4770      	bx	lr
 800acc8:	2000002c 	.word	0x2000002c

0800accc <abort>:
 800accc:	b508      	push	{r3, lr}
 800acce:	2006      	movs	r0, #6
 800acd0:	f000 fa08 	bl	800b0e4 <raise>
 800acd4:	2001      	movs	r0, #1
 800acd6:	f7f6 ff9b 	bl	8001c10 <_exit>

0800acda <_malloc_usable_size_r>:
 800acda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acde:	1f18      	subs	r0, r3, #4
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	bfbc      	itt	lt
 800ace4:	580b      	ldrlt	r3, [r1, r0]
 800ace6:	18c0      	addlt	r0, r0, r3
 800ace8:	4770      	bx	lr

0800acea <__sfputc_r>:
 800acea:	6893      	ldr	r3, [r2, #8]
 800acec:	3b01      	subs	r3, #1
 800acee:	2b00      	cmp	r3, #0
 800acf0:	b410      	push	{r4}
 800acf2:	6093      	str	r3, [r2, #8]
 800acf4:	da08      	bge.n	800ad08 <__sfputc_r+0x1e>
 800acf6:	6994      	ldr	r4, [r2, #24]
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	db01      	blt.n	800ad00 <__sfputc_r+0x16>
 800acfc:	290a      	cmp	r1, #10
 800acfe:	d103      	bne.n	800ad08 <__sfputc_r+0x1e>
 800ad00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad04:	f000 b932 	b.w	800af6c <__swbuf_r>
 800ad08:	6813      	ldr	r3, [r2, #0]
 800ad0a:	1c58      	adds	r0, r3, #1
 800ad0c:	6010      	str	r0, [r2, #0]
 800ad0e:	7019      	strb	r1, [r3, #0]
 800ad10:	4608      	mov	r0, r1
 800ad12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad16:	4770      	bx	lr

0800ad18 <__sfputs_r>:
 800ad18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad1a:	4606      	mov	r6, r0
 800ad1c:	460f      	mov	r7, r1
 800ad1e:	4614      	mov	r4, r2
 800ad20:	18d5      	adds	r5, r2, r3
 800ad22:	42ac      	cmp	r4, r5
 800ad24:	d101      	bne.n	800ad2a <__sfputs_r+0x12>
 800ad26:	2000      	movs	r0, #0
 800ad28:	e007      	b.n	800ad3a <__sfputs_r+0x22>
 800ad2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad2e:	463a      	mov	r2, r7
 800ad30:	4630      	mov	r0, r6
 800ad32:	f7ff ffda 	bl	800acea <__sfputc_r>
 800ad36:	1c43      	adds	r3, r0, #1
 800ad38:	d1f3      	bne.n	800ad22 <__sfputs_r+0xa>
 800ad3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad3c <_vfiprintf_r>:
 800ad3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad40:	460d      	mov	r5, r1
 800ad42:	b09d      	sub	sp, #116	@ 0x74
 800ad44:	4614      	mov	r4, r2
 800ad46:	4698      	mov	r8, r3
 800ad48:	4606      	mov	r6, r0
 800ad4a:	b118      	cbz	r0, 800ad54 <_vfiprintf_r+0x18>
 800ad4c:	6a03      	ldr	r3, [r0, #32]
 800ad4e:	b90b      	cbnz	r3, 800ad54 <_vfiprintf_r+0x18>
 800ad50:	f7fc fdbc 	bl	80078cc <__sinit>
 800ad54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad56:	07d9      	lsls	r1, r3, #31
 800ad58:	d405      	bmi.n	800ad66 <_vfiprintf_r+0x2a>
 800ad5a:	89ab      	ldrh	r3, [r5, #12]
 800ad5c:	059a      	lsls	r2, r3, #22
 800ad5e:	d402      	bmi.n	800ad66 <_vfiprintf_r+0x2a>
 800ad60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad62:	f7fc ff02 	bl	8007b6a <__retarget_lock_acquire_recursive>
 800ad66:	89ab      	ldrh	r3, [r5, #12]
 800ad68:	071b      	lsls	r3, r3, #28
 800ad6a:	d501      	bpl.n	800ad70 <_vfiprintf_r+0x34>
 800ad6c:	692b      	ldr	r3, [r5, #16]
 800ad6e:	b99b      	cbnz	r3, 800ad98 <_vfiprintf_r+0x5c>
 800ad70:	4629      	mov	r1, r5
 800ad72:	4630      	mov	r0, r6
 800ad74:	f000 f938 	bl	800afe8 <__swsetup_r>
 800ad78:	b170      	cbz	r0, 800ad98 <_vfiprintf_r+0x5c>
 800ad7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad7c:	07dc      	lsls	r4, r3, #31
 800ad7e:	d504      	bpl.n	800ad8a <_vfiprintf_r+0x4e>
 800ad80:	f04f 30ff 	mov.w	r0, #4294967295
 800ad84:	b01d      	add	sp, #116	@ 0x74
 800ad86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad8a:	89ab      	ldrh	r3, [r5, #12]
 800ad8c:	0598      	lsls	r0, r3, #22
 800ad8e:	d4f7      	bmi.n	800ad80 <_vfiprintf_r+0x44>
 800ad90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad92:	f7fc feeb 	bl	8007b6c <__retarget_lock_release_recursive>
 800ad96:	e7f3      	b.n	800ad80 <_vfiprintf_r+0x44>
 800ad98:	2300      	movs	r3, #0
 800ad9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad9c:	2320      	movs	r3, #32
 800ad9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ada2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ada6:	2330      	movs	r3, #48	@ 0x30
 800ada8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af58 <_vfiprintf_r+0x21c>
 800adac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800adb0:	f04f 0901 	mov.w	r9, #1
 800adb4:	4623      	mov	r3, r4
 800adb6:	469a      	mov	sl, r3
 800adb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adbc:	b10a      	cbz	r2, 800adc2 <_vfiprintf_r+0x86>
 800adbe:	2a25      	cmp	r2, #37	@ 0x25
 800adc0:	d1f9      	bne.n	800adb6 <_vfiprintf_r+0x7a>
 800adc2:	ebba 0b04 	subs.w	fp, sl, r4
 800adc6:	d00b      	beq.n	800ade0 <_vfiprintf_r+0xa4>
 800adc8:	465b      	mov	r3, fp
 800adca:	4622      	mov	r2, r4
 800adcc:	4629      	mov	r1, r5
 800adce:	4630      	mov	r0, r6
 800add0:	f7ff ffa2 	bl	800ad18 <__sfputs_r>
 800add4:	3001      	adds	r0, #1
 800add6:	f000 80a7 	beq.w	800af28 <_vfiprintf_r+0x1ec>
 800adda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800addc:	445a      	add	r2, fp
 800adde:	9209      	str	r2, [sp, #36]	@ 0x24
 800ade0:	f89a 3000 	ldrb.w	r3, [sl]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	f000 809f 	beq.w	800af28 <_vfiprintf_r+0x1ec>
 800adea:	2300      	movs	r3, #0
 800adec:	f04f 32ff 	mov.w	r2, #4294967295
 800adf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adf4:	f10a 0a01 	add.w	sl, sl, #1
 800adf8:	9304      	str	r3, [sp, #16]
 800adfa:	9307      	str	r3, [sp, #28]
 800adfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae00:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae02:	4654      	mov	r4, sl
 800ae04:	2205      	movs	r2, #5
 800ae06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae0a:	4853      	ldr	r0, [pc, #332]	@ (800af58 <_vfiprintf_r+0x21c>)
 800ae0c:	f7f5 f9e0 	bl	80001d0 <memchr>
 800ae10:	9a04      	ldr	r2, [sp, #16]
 800ae12:	b9d8      	cbnz	r0, 800ae4c <_vfiprintf_r+0x110>
 800ae14:	06d1      	lsls	r1, r2, #27
 800ae16:	bf44      	itt	mi
 800ae18:	2320      	movmi	r3, #32
 800ae1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae1e:	0713      	lsls	r3, r2, #28
 800ae20:	bf44      	itt	mi
 800ae22:	232b      	movmi	r3, #43	@ 0x2b
 800ae24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae28:	f89a 3000 	ldrb.w	r3, [sl]
 800ae2c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae2e:	d015      	beq.n	800ae5c <_vfiprintf_r+0x120>
 800ae30:	9a07      	ldr	r2, [sp, #28]
 800ae32:	4654      	mov	r4, sl
 800ae34:	2000      	movs	r0, #0
 800ae36:	f04f 0c0a 	mov.w	ip, #10
 800ae3a:	4621      	mov	r1, r4
 800ae3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae40:	3b30      	subs	r3, #48	@ 0x30
 800ae42:	2b09      	cmp	r3, #9
 800ae44:	d94b      	bls.n	800aede <_vfiprintf_r+0x1a2>
 800ae46:	b1b0      	cbz	r0, 800ae76 <_vfiprintf_r+0x13a>
 800ae48:	9207      	str	r2, [sp, #28]
 800ae4a:	e014      	b.n	800ae76 <_vfiprintf_r+0x13a>
 800ae4c:	eba0 0308 	sub.w	r3, r0, r8
 800ae50:	fa09 f303 	lsl.w	r3, r9, r3
 800ae54:	4313      	orrs	r3, r2
 800ae56:	9304      	str	r3, [sp, #16]
 800ae58:	46a2      	mov	sl, r4
 800ae5a:	e7d2      	b.n	800ae02 <_vfiprintf_r+0xc6>
 800ae5c:	9b03      	ldr	r3, [sp, #12]
 800ae5e:	1d19      	adds	r1, r3, #4
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	9103      	str	r1, [sp, #12]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	bfbb      	ittet	lt
 800ae68:	425b      	neglt	r3, r3
 800ae6a:	f042 0202 	orrlt.w	r2, r2, #2
 800ae6e:	9307      	strge	r3, [sp, #28]
 800ae70:	9307      	strlt	r3, [sp, #28]
 800ae72:	bfb8      	it	lt
 800ae74:	9204      	strlt	r2, [sp, #16]
 800ae76:	7823      	ldrb	r3, [r4, #0]
 800ae78:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae7a:	d10a      	bne.n	800ae92 <_vfiprintf_r+0x156>
 800ae7c:	7863      	ldrb	r3, [r4, #1]
 800ae7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae80:	d132      	bne.n	800aee8 <_vfiprintf_r+0x1ac>
 800ae82:	9b03      	ldr	r3, [sp, #12]
 800ae84:	1d1a      	adds	r2, r3, #4
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	9203      	str	r2, [sp, #12]
 800ae8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae8e:	3402      	adds	r4, #2
 800ae90:	9305      	str	r3, [sp, #20]
 800ae92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af68 <_vfiprintf_r+0x22c>
 800ae96:	7821      	ldrb	r1, [r4, #0]
 800ae98:	2203      	movs	r2, #3
 800ae9a:	4650      	mov	r0, sl
 800ae9c:	f7f5 f998 	bl	80001d0 <memchr>
 800aea0:	b138      	cbz	r0, 800aeb2 <_vfiprintf_r+0x176>
 800aea2:	9b04      	ldr	r3, [sp, #16]
 800aea4:	eba0 000a 	sub.w	r0, r0, sl
 800aea8:	2240      	movs	r2, #64	@ 0x40
 800aeaa:	4082      	lsls	r2, r0
 800aeac:	4313      	orrs	r3, r2
 800aeae:	3401      	adds	r4, #1
 800aeb0:	9304      	str	r3, [sp, #16]
 800aeb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeb6:	4829      	ldr	r0, [pc, #164]	@ (800af5c <_vfiprintf_r+0x220>)
 800aeb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aebc:	2206      	movs	r2, #6
 800aebe:	f7f5 f987 	bl	80001d0 <memchr>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	d03f      	beq.n	800af46 <_vfiprintf_r+0x20a>
 800aec6:	4b26      	ldr	r3, [pc, #152]	@ (800af60 <_vfiprintf_r+0x224>)
 800aec8:	bb1b      	cbnz	r3, 800af12 <_vfiprintf_r+0x1d6>
 800aeca:	9b03      	ldr	r3, [sp, #12]
 800aecc:	3307      	adds	r3, #7
 800aece:	f023 0307 	bic.w	r3, r3, #7
 800aed2:	3308      	adds	r3, #8
 800aed4:	9303      	str	r3, [sp, #12]
 800aed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aed8:	443b      	add	r3, r7
 800aeda:	9309      	str	r3, [sp, #36]	@ 0x24
 800aedc:	e76a      	b.n	800adb4 <_vfiprintf_r+0x78>
 800aede:	fb0c 3202 	mla	r2, ip, r2, r3
 800aee2:	460c      	mov	r4, r1
 800aee4:	2001      	movs	r0, #1
 800aee6:	e7a8      	b.n	800ae3a <_vfiprintf_r+0xfe>
 800aee8:	2300      	movs	r3, #0
 800aeea:	3401      	adds	r4, #1
 800aeec:	9305      	str	r3, [sp, #20]
 800aeee:	4619      	mov	r1, r3
 800aef0:	f04f 0c0a 	mov.w	ip, #10
 800aef4:	4620      	mov	r0, r4
 800aef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aefa:	3a30      	subs	r2, #48	@ 0x30
 800aefc:	2a09      	cmp	r2, #9
 800aefe:	d903      	bls.n	800af08 <_vfiprintf_r+0x1cc>
 800af00:	2b00      	cmp	r3, #0
 800af02:	d0c6      	beq.n	800ae92 <_vfiprintf_r+0x156>
 800af04:	9105      	str	r1, [sp, #20]
 800af06:	e7c4      	b.n	800ae92 <_vfiprintf_r+0x156>
 800af08:	fb0c 2101 	mla	r1, ip, r1, r2
 800af0c:	4604      	mov	r4, r0
 800af0e:	2301      	movs	r3, #1
 800af10:	e7f0      	b.n	800aef4 <_vfiprintf_r+0x1b8>
 800af12:	ab03      	add	r3, sp, #12
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	462a      	mov	r2, r5
 800af18:	4b12      	ldr	r3, [pc, #72]	@ (800af64 <_vfiprintf_r+0x228>)
 800af1a:	a904      	add	r1, sp, #16
 800af1c:	4630      	mov	r0, r6
 800af1e:	f7fb fe85 	bl	8006c2c <_printf_float>
 800af22:	4607      	mov	r7, r0
 800af24:	1c78      	adds	r0, r7, #1
 800af26:	d1d6      	bne.n	800aed6 <_vfiprintf_r+0x19a>
 800af28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af2a:	07d9      	lsls	r1, r3, #31
 800af2c:	d405      	bmi.n	800af3a <_vfiprintf_r+0x1fe>
 800af2e:	89ab      	ldrh	r3, [r5, #12]
 800af30:	059a      	lsls	r2, r3, #22
 800af32:	d402      	bmi.n	800af3a <_vfiprintf_r+0x1fe>
 800af34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af36:	f7fc fe19 	bl	8007b6c <__retarget_lock_release_recursive>
 800af3a:	89ab      	ldrh	r3, [r5, #12]
 800af3c:	065b      	lsls	r3, r3, #25
 800af3e:	f53f af1f 	bmi.w	800ad80 <_vfiprintf_r+0x44>
 800af42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af44:	e71e      	b.n	800ad84 <_vfiprintf_r+0x48>
 800af46:	ab03      	add	r3, sp, #12
 800af48:	9300      	str	r3, [sp, #0]
 800af4a:	462a      	mov	r2, r5
 800af4c:	4b05      	ldr	r3, [pc, #20]	@ (800af64 <_vfiprintf_r+0x228>)
 800af4e:	a904      	add	r1, sp, #16
 800af50:	4630      	mov	r0, r6
 800af52:	f7fc f903 	bl	800715c <_printf_i>
 800af56:	e7e4      	b.n	800af22 <_vfiprintf_r+0x1e6>
 800af58:	0800b401 	.word	0x0800b401
 800af5c:	0800b40b 	.word	0x0800b40b
 800af60:	08006c2d 	.word	0x08006c2d
 800af64:	0800ad19 	.word	0x0800ad19
 800af68:	0800b407 	.word	0x0800b407

0800af6c <__swbuf_r>:
 800af6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af6e:	460e      	mov	r6, r1
 800af70:	4614      	mov	r4, r2
 800af72:	4605      	mov	r5, r0
 800af74:	b118      	cbz	r0, 800af7e <__swbuf_r+0x12>
 800af76:	6a03      	ldr	r3, [r0, #32]
 800af78:	b90b      	cbnz	r3, 800af7e <__swbuf_r+0x12>
 800af7a:	f7fc fca7 	bl	80078cc <__sinit>
 800af7e:	69a3      	ldr	r3, [r4, #24]
 800af80:	60a3      	str	r3, [r4, #8]
 800af82:	89a3      	ldrh	r3, [r4, #12]
 800af84:	071a      	lsls	r2, r3, #28
 800af86:	d501      	bpl.n	800af8c <__swbuf_r+0x20>
 800af88:	6923      	ldr	r3, [r4, #16]
 800af8a:	b943      	cbnz	r3, 800af9e <__swbuf_r+0x32>
 800af8c:	4621      	mov	r1, r4
 800af8e:	4628      	mov	r0, r5
 800af90:	f000 f82a 	bl	800afe8 <__swsetup_r>
 800af94:	b118      	cbz	r0, 800af9e <__swbuf_r+0x32>
 800af96:	f04f 37ff 	mov.w	r7, #4294967295
 800af9a:	4638      	mov	r0, r7
 800af9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af9e:	6823      	ldr	r3, [r4, #0]
 800afa0:	6922      	ldr	r2, [r4, #16]
 800afa2:	1a98      	subs	r0, r3, r2
 800afa4:	6963      	ldr	r3, [r4, #20]
 800afa6:	b2f6      	uxtb	r6, r6
 800afa8:	4283      	cmp	r3, r0
 800afaa:	4637      	mov	r7, r6
 800afac:	dc05      	bgt.n	800afba <__swbuf_r+0x4e>
 800afae:	4621      	mov	r1, r4
 800afb0:	4628      	mov	r0, r5
 800afb2:	f7ff fa47 	bl	800a444 <_fflush_r>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	d1ed      	bne.n	800af96 <__swbuf_r+0x2a>
 800afba:	68a3      	ldr	r3, [r4, #8]
 800afbc:	3b01      	subs	r3, #1
 800afbe:	60a3      	str	r3, [r4, #8]
 800afc0:	6823      	ldr	r3, [r4, #0]
 800afc2:	1c5a      	adds	r2, r3, #1
 800afc4:	6022      	str	r2, [r4, #0]
 800afc6:	701e      	strb	r6, [r3, #0]
 800afc8:	6962      	ldr	r2, [r4, #20]
 800afca:	1c43      	adds	r3, r0, #1
 800afcc:	429a      	cmp	r2, r3
 800afce:	d004      	beq.n	800afda <__swbuf_r+0x6e>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	07db      	lsls	r3, r3, #31
 800afd4:	d5e1      	bpl.n	800af9a <__swbuf_r+0x2e>
 800afd6:	2e0a      	cmp	r6, #10
 800afd8:	d1df      	bne.n	800af9a <__swbuf_r+0x2e>
 800afda:	4621      	mov	r1, r4
 800afdc:	4628      	mov	r0, r5
 800afde:	f7ff fa31 	bl	800a444 <_fflush_r>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	d0d9      	beq.n	800af9a <__swbuf_r+0x2e>
 800afe6:	e7d6      	b.n	800af96 <__swbuf_r+0x2a>

0800afe8 <__swsetup_r>:
 800afe8:	b538      	push	{r3, r4, r5, lr}
 800afea:	4b29      	ldr	r3, [pc, #164]	@ (800b090 <__swsetup_r+0xa8>)
 800afec:	4605      	mov	r5, r0
 800afee:	6818      	ldr	r0, [r3, #0]
 800aff0:	460c      	mov	r4, r1
 800aff2:	b118      	cbz	r0, 800affc <__swsetup_r+0x14>
 800aff4:	6a03      	ldr	r3, [r0, #32]
 800aff6:	b90b      	cbnz	r3, 800affc <__swsetup_r+0x14>
 800aff8:	f7fc fc68 	bl	80078cc <__sinit>
 800affc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b000:	0719      	lsls	r1, r3, #28
 800b002:	d422      	bmi.n	800b04a <__swsetup_r+0x62>
 800b004:	06da      	lsls	r2, r3, #27
 800b006:	d407      	bmi.n	800b018 <__swsetup_r+0x30>
 800b008:	2209      	movs	r2, #9
 800b00a:	602a      	str	r2, [r5, #0]
 800b00c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b010:	81a3      	strh	r3, [r4, #12]
 800b012:	f04f 30ff 	mov.w	r0, #4294967295
 800b016:	e033      	b.n	800b080 <__swsetup_r+0x98>
 800b018:	0758      	lsls	r0, r3, #29
 800b01a:	d512      	bpl.n	800b042 <__swsetup_r+0x5a>
 800b01c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b01e:	b141      	cbz	r1, 800b032 <__swsetup_r+0x4a>
 800b020:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b024:	4299      	cmp	r1, r3
 800b026:	d002      	beq.n	800b02e <__swsetup_r+0x46>
 800b028:	4628      	mov	r0, r5
 800b02a:	f7fd fc01 	bl	8008830 <_free_r>
 800b02e:	2300      	movs	r3, #0
 800b030:	6363      	str	r3, [r4, #52]	@ 0x34
 800b032:	89a3      	ldrh	r3, [r4, #12]
 800b034:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b038:	81a3      	strh	r3, [r4, #12]
 800b03a:	2300      	movs	r3, #0
 800b03c:	6063      	str	r3, [r4, #4]
 800b03e:	6923      	ldr	r3, [r4, #16]
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	89a3      	ldrh	r3, [r4, #12]
 800b044:	f043 0308 	orr.w	r3, r3, #8
 800b048:	81a3      	strh	r3, [r4, #12]
 800b04a:	6923      	ldr	r3, [r4, #16]
 800b04c:	b94b      	cbnz	r3, 800b062 <__swsetup_r+0x7a>
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b058:	d003      	beq.n	800b062 <__swsetup_r+0x7a>
 800b05a:	4621      	mov	r1, r4
 800b05c:	4628      	mov	r0, r5
 800b05e:	f000 f883 	bl	800b168 <__smakebuf_r>
 800b062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b066:	f013 0201 	ands.w	r2, r3, #1
 800b06a:	d00a      	beq.n	800b082 <__swsetup_r+0x9a>
 800b06c:	2200      	movs	r2, #0
 800b06e:	60a2      	str	r2, [r4, #8]
 800b070:	6962      	ldr	r2, [r4, #20]
 800b072:	4252      	negs	r2, r2
 800b074:	61a2      	str	r2, [r4, #24]
 800b076:	6922      	ldr	r2, [r4, #16]
 800b078:	b942      	cbnz	r2, 800b08c <__swsetup_r+0xa4>
 800b07a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b07e:	d1c5      	bne.n	800b00c <__swsetup_r+0x24>
 800b080:	bd38      	pop	{r3, r4, r5, pc}
 800b082:	0799      	lsls	r1, r3, #30
 800b084:	bf58      	it	pl
 800b086:	6962      	ldrpl	r2, [r4, #20]
 800b088:	60a2      	str	r2, [r4, #8]
 800b08a:	e7f4      	b.n	800b076 <__swsetup_r+0x8e>
 800b08c:	2000      	movs	r0, #0
 800b08e:	e7f7      	b.n	800b080 <__swsetup_r+0x98>
 800b090:	2000002c 	.word	0x2000002c

0800b094 <_raise_r>:
 800b094:	291f      	cmp	r1, #31
 800b096:	b538      	push	{r3, r4, r5, lr}
 800b098:	4605      	mov	r5, r0
 800b09a:	460c      	mov	r4, r1
 800b09c:	d904      	bls.n	800b0a8 <_raise_r+0x14>
 800b09e:	2316      	movs	r3, #22
 800b0a0:	6003      	str	r3, [r0, #0]
 800b0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a6:	bd38      	pop	{r3, r4, r5, pc}
 800b0a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b0aa:	b112      	cbz	r2, 800b0b2 <_raise_r+0x1e>
 800b0ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b0b0:	b94b      	cbnz	r3, 800b0c6 <_raise_r+0x32>
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f000 f830 	bl	800b118 <_getpid_r>
 800b0b8:	4622      	mov	r2, r4
 800b0ba:	4601      	mov	r1, r0
 800b0bc:	4628      	mov	r0, r5
 800b0be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0c2:	f000 b817 	b.w	800b0f4 <_kill_r>
 800b0c6:	2b01      	cmp	r3, #1
 800b0c8:	d00a      	beq.n	800b0e0 <_raise_r+0x4c>
 800b0ca:	1c59      	adds	r1, r3, #1
 800b0cc:	d103      	bne.n	800b0d6 <_raise_r+0x42>
 800b0ce:	2316      	movs	r3, #22
 800b0d0:	6003      	str	r3, [r0, #0]
 800b0d2:	2001      	movs	r0, #1
 800b0d4:	e7e7      	b.n	800b0a6 <_raise_r+0x12>
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b0dc:	4620      	mov	r0, r4
 800b0de:	4798      	blx	r3
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	e7e0      	b.n	800b0a6 <_raise_r+0x12>

0800b0e4 <raise>:
 800b0e4:	4b02      	ldr	r3, [pc, #8]	@ (800b0f0 <raise+0xc>)
 800b0e6:	4601      	mov	r1, r0
 800b0e8:	6818      	ldr	r0, [r3, #0]
 800b0ea:	f7ff bfd3 	b.w	800b094 <_raise_r>
 800b0ee:	bf00      	nop
 800b0f0:	2000002c 	.word	0x2000002c

0800b0f4 <_kill_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4d07      	ldr	r5, [pc, #28]	@ (800b114 <_kill_r+0x20>)
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	4604      	mov	r4, r0
 800b0fc:	4608      	mov	r0, r1
 800b0fe:	4611      	mov	r1, r2
 800b100:	602b      	str	r3, [r5, #0]
 800b102:	f7f6 fd75 	bl	8001bf0 <_kill>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	d102      	bne.n	800b110 <_kill_r+0x1c>
 800b10a:	682b      	ldr	r3, [r5, #0]
 800b10c:	b103      	cbz	r3, 800b110 <_kill_r+0x1c>
 800b10e:	6023      	str	r3, [r4, #0]
 800b110:	bd38      	pop	{r3, r4, r5, pc}
 800b112:	bf00      	nop
 800b114:	200004c8 	.word	0x200004c8

0800b118 <_getpid_r>:
 800b118:	f7f6 bd62 	b.w	8001be0 <_getpid>

0800b11c <__swhatbuf_r>:
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	460c      	mov	r4, r1
 800b120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b124:	2900      	cmp	r1, #0
 800b126:	b096      	sub	sp, #88	@ 0x58
 800b128:	4615      	mov	r5, r2
 800b12a:	461e      	mov	r6, r3
 800b12c:	da0d      	bge.n	800b14a <__swhatbuf_r+0x2e>
 800b12e:	89a3      	ldrh	r3, [r4, #12]
 800b130:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b134:	f04f 0100 	mov.w	r1, #0
 800b138:	bf14      	ite	ne
 800b13a:	2340      	movne	r3, #64	@ 0x40
 800b13c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b140:	2000      	movs	r0, #0
 800b142:	6031      	str	r1, [r6, #0]
 800b144:	602b      	str	r3, [r5, #0]
 800b146:	b016      	add	sp, #88	@ 0x58
 800b148:	bd70      	pop	{r4, r5, r6, pc}
 800b14a:	466a      	mov	r2, sp
 800b14c:	f000 f848 	bl	800b1e0 <_fstat_r>
 800b150:	2800      	cmp	r0, #0
 800b152:	dbec      	blt.n	800b12e <__swhatbuf_r+0x12>
 800b154:	9901      	ldr	r1, [sp, #4]
 800b156:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b15a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b15e:	4259      	negs	r1, r3
 800b160:	4159      	adcs	r1, r3
 800b162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b166:	e7eb      	b.n	800b140 <__swhatbuf_r+0x24>

0800b168 <__smakebuf_r>:
 800b168:	898b      	ldrh	r3, [r1, #12]
 800b16a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b16c:	079d      	lsls	r5, r3, #30
 800b16e:	4606      	mov	r6, r0
 800b170:	460c      	mov	r4, r1
 800b172:	d507      	bpl.n	800b184 <__smakebuf_r+0x1c>
 800b174:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b178:	6023      	str	r3, [r4, #0]
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	2301      	movs	r3, #1
 800b17e:	6163      	str	r3, [r4, #20]
 800b180:	b003      	add	sp, #12
 800b182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b184:	ab01      	add	r3, sp, #4
 800b186:	466a      	mov	r2, sp
 800b188:	f7ff ffc8 	bl	800b11c <__swhatbuf_r>
 800b18c:	9f00      	ldr	r7, [sp, #0]
 800b18e:	4605      	mov	r5, r0
 800b190:	4639      	mov	r1, r7
 800b192:	4630      	mov	r0, r6
 800b194:	f7fd fbc0 	bl	8008918 <_malloc_r>
 800b198:	b948      	cbnz	r0, 800b1ae <__smakebuf_r+0x46>
 800b19a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b19e:	059a      	lsls	r2, r3, #22
 800b1a0:	d4ee      	bmi.n	800b180 <__smakebuf_r+0x18>
 800b1a2:	f023 0303 	bic.w	r3, r3, #3
 800b1a6:	f043 0302 	orr.w	r3, r3, #2
 800b1aa:	81a3      	strh	r3, [r4, #12]
 800b1ac:	e7e2      	b.n	800b174 <__smakebuf_r+0xc>
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	6020      	str	r0, [r4, #0]
 800b1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1b6:	81a3      	strh	r3, [r4, #12]
 800b1b8:	9b01      	ldr	r3, [sp, #4]
 800b1ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1be:	b15b      	cbz	r3, 800b1d8 <__smakebuf_r+0x70>
 800b1c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1c4:	4630      	mov	r0, r6
 800b1c6:	f000 f81d 	bl	800b204 <_isatty_r>
 800b1ca:	b128      	cbz	r0, 800b1d8 <__smakebuf_r+0x70>
 800b1cc:	89a3      	ldrh	r3, [r4, #12]
 800b1ce:	f023 0303 	bic.w	r3, r3, #3
 800b1d2:	f043 0301 	orr.w	r3, r3, #1
 800b1d6:	81a3      	strh	r3, [r4, #12]
 800b1d8:	89a3      	ldrh	r3, [r4, #12]
 800b1da:	431d      	orrs	r5, r3
 800b1dc:	81a5      	strh	r5, [r4, #12]
 800b1de:	e7cf      	b.n	800b180 <__smakebuf_r+0x18>

0800b1e0 <_fstat_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4d07      	ldr	r5, [pc, #28]	@ (800b200 <_fstat_r+0x20>)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	f7f6 fd5f 	bl	8001cb0 <_fstat>
 800b1f2:	1c43      	adds	r3, r0, #1
 800b1f4:	d102      	bne.n	800b1fc <_fstat_r+0x1c>
 800b1f6:	682b      	ldr	r3, [r5, #0]
 800b1f8:	b103      	cbz	r3, 800b1fc <_fstat_r+0x1c>
 800b1fa:	6023      	str	r3, [r4, #0]
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	bf00      	nop
 800b200:	200004c8 	.word	0x200004c8

0800b204 <_isatty_r>:
 800b204:	b538      	push	{r3, r4, r5, lr}
 800b206:	4d06      	ldr	r5, [pc, #24]	@ (800b220 <_isatty_r+0x1c>)
 800b208:	2300      	movs	r3, #0
 800b20a:	4604      	mov	r4, r0
 800b20c:	4608      	mov	r0, r1
 800b20e:	602b      	str	r3, [r5, #0]
 800b210:	f7f6 fd5e 	bl	8001cd0 <_isatty>
 800b214:	1c43      	adds	r3, r0, #1
 800b216:	d102      	bne.n	800b21e <_isatty_r+0x1a>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	b103      	cbz	r3, 800b21e <_isatty_r+0x1a>
 800b21c:	6023      	str	r3, [r4, #0]
 800b21e:	bd38      	pop	{r3, r4, r5, pc}
 800b220:	200004c8 	.word	0x200004c8

0800b224 <_init>:
 800b224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b226:	bf00      	nop
 800b228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b22a:	bc08      	pop	{r3}
 800b22c:	469e      	mov	lr, r3
 800b22e:	4770      	bx	lr

0800b230 <_fini>:
 800b230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b232:	bf00      	nop
 800b234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b236:	bc08      	pop	{r3}
 800b238:	469e      	mov	lr, r3
 800b23a:	4770      	bx	lr
