!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACC_INT1	include/reg_def.h	268;"	d
ACC_INT2	include/reg_def.h	269;"	d
ACLK_EIM_SLOW_PODF	fpga_drv/driver.c	/^        unsigned ACLK_EIM_SLOW_PODF : 3; \/\/!< [25:23] Divider for aclk_eim_slow clock root.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
ACLK_EIM_SLOW_PODF	include/regsccm.h	/^        unsigned ACLK_EIM_SLOW_PODF : 3; \/\/!< [25:23] Divider for aclk_eim_slow clock root.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
ACLK_EIM_SLOW_SEL	fpga_drv/driver.c	/^        unsigned ACLK_EIM_SLOW_SEL : 2; \/\/!< [30:29] Selector for aclk_eim_slow root clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
ACLK_EIM_SLOW_SEL	include/regsccm.h	/^        unsigned ACLK_EIM_SLOW_SEL : 2; \/\/!< [30:29] Selector for aclk_eim_slow root clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
ACLK_EN	include/regseim.h	/^        unsigned ACLK_EN : 1; \/\/!< [4] ACLK enable.$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
ACLK_PODF	fpga_drv/driver.c	/^        unsigned ACLK_PODF : 3; \/\/!< [22:20] Divider for aclk clock root.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
ACLK_PODF	include/regsccm.h	/^        unsigned ACLK_PODF : 3; \/\/!< [22:20] Divider for aclk clock root.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
ACLK_SEL	fpga_drv/driver.c	/^        unsigned ACLK_SEL : 2; \/\/!< [28:27] Selector for aclk root clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
ACLK_SEL	include/regsccm.h	/^        unsigned ACLK_SEL : 2; \/\/!< [28:27] Selector for aclk root clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
ACR	include/regssdmaarm.h	/^        unsigned ACR : 1; \/\/!< [4] ARM platform DMA \/ SDMA Core Clock Ratio.$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
ACTIVE_LINE	include/fpga_reg_def.h	/^			u16	ACTIVE_LINE		: 1;		\/* BIT0		: active line trigger		*\/$/;"	m	struct:_fpga_reg::__anon11::__anon12
ACT_TRIG	include/fpga_reg_def.h	/^			u16	ACT_TRIG		: 1;        \/* BIT6		: active line trigger		*\/	$/;"	m	struct:_fpga_reg::__anon9::__anon10
ADAPTOR_EQUIP	include/reg_def.h	246;"	d
ADAPTOR_EQUIP_BIT	gpio_drv/driver.c	50;"	d	file:
ADC_GPIO	include/reg_def.h	315;"	d
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
ADH	include/regseim.h	/^        unsigned ADH : 2; \/\/!< [1:0] Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
ADI_ADAS1256_DRIVER_NAME	include/driver_defs.h	20;"	d
ADI_ADAS1256_MAJOR_NUMBER	include/driver_defs.h	21;"	d
AED_PWR_EN	include/reg_def.h	212;"	d
AED_SPI_CLK	include/reg_def.h	205;"	d
AED_SPI_MISO	include/reg_def.h	207;"	d
AED_SPI_MOSI	include/reg_def.h	206;"	d
AED_SPI_SS0	include/reg_def.h	208;"	d
AED_SPI_SS1	include/reg_def.h	209;"	d
AED_SPI_SS2	include/reg_def.h	210;"	d
AED_SPI_SS3	include/reg_def.h	211;"	d
AED_TEMP	include/reg_def.h	213;"	d
AEN_PIN	include/reg_def.h	292;"	d
AHB_PODF	include/regsccm.h	/^        unsigned AHB_PODF : 3; \/\/!< [12:10] Divider for ahb podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
AHB_PODF_BUSY	include/regsccm.h	/^        unsigned AHB_PODF_BUSY : 1; \/\/!< [1] Busy indicator for ahb_podf.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
AHB_PODF_LOADED	include/regsccm.h	/^        unsigned AHB_PODF_LOADED : 1; \/\/!< [20] Interrupt ipi_int_1 generated due to frequency change of ahb_podf$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
AIPS1_ARB_BASE_ADDR	include/soc_memory_map.h	72;"	d
AIPS1_ARB_END_ADDR	include/soc_memory_map.h	73;"	d
AIPS1_BASE_ADDR	include/soc_memory_map.h	169;"	d
AIPS1_OFF_BASE_ADDR	include/soc_memory_map.h	132;"	d
AIPS1_ON_BASE_ADDR	include/soc_memory_map.h	131;"	d
AIPS2_ARB_BASE_ADDR	include/soc_memory_map.h	74;"	d
AIPS2_ARB_END_ADDR	include/soc_memory_map.h	75;"	d
AIPS2_BASE_ADDR	include/soc_memory_map.h	170;"	d
AIPS2_OFF_BASE_ADDR	include/soc_memory_map.h	167;"	d
AIPS2_ON_BASE_ADDR	include/soc_memory_map.h	166;"	d
AIPS_TZ1_BASE_ADDR	include/soc_memory_map.h	113;"	d
AIPS_TZ2_BASE_ADDR	include/soc_memory_map.h	114;"	d
APBH_DMA_BASE_ADDR	include/soc_memory_map.h	54;"	d
APBH_DMA_END_ADDR	include/soc_memory_map.h	55;"	d
API_RETURN_CODE_STARTS	include/func_error.h	7;"	d
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
APR	include/regseim.h	/^        unsigned APR : 1; \/\/!< [15] Asynchronous Page Read.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
AP_BUTTON	include/reg_def.h	230;"	d
AP_BUTTON_BIT	gpio_drv/driver.c	47;"	d	file:
ARM_CLK_DIS_ON_LPM	include/regsccm.h	/^        unsigned ARM_CLK_DIS_ON_LPM : 1; \/\/!< [5] Define if ARM clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk, vl_wrck) will be disabled on wait mode.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
ARM_IPS_BASE_ADDR	include/soc_memory_map.h	173;"	d
ARM_PERIPHBASE	include/soc_memory_map.h	207;"	d
ARM_PODF	include/regsccm.h	/^        unsigned ARM_PODF : 3; \/\/!< [2:0] Divider for ARM clock root.$/;"	m	struct:_hw_ccm_cacrr::_hw_ccm_cacrr_bitfields
ARM_PODF_BUSY	include/regsccm.h	/^        unsigned ARM_PODF_BUSY : 1; \/\/!< [16] Busy indicator for arm_podf.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
ARM_PODF_LOADED	include/regsccm.h	/^        unsigned ARM_PODF_LOADED : 1; \/\/!< [26] Interrupt ipi_int_1 generated due to frequency change of arm_podf.$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
ARM_PODF_LOADED	include/regsccm.h	/^        unsigned ARM_PODF_LOADED : 1; \/\/!< [26] mask interrupt generation due to frequency change of arm_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
ASRC_BASE_ADDR	include/soc_memory_map.h	127;"	d
AUDMUX_BASE_ADDR	include/soc_memory_map.h	197;"	d
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
AUS	include/regseim.h	/^        unsigned AUS : 1; \/\/!< [23] Address UnShifted.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
AXI_ALT_SEL	include/regsccm.h	/^        unsigned AXI_ALT_SEL : 1; \/\/!< [7] AXI alternative clock select$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
AXI_B_PODF_LOADED	include/regsccm.h	/^        unsigned AXI_B_PODF_LOADED : 1; \/\/!< [18] Interrupt ipi_int_1 generated due to frequency change of axi_b_podf$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
AXI_PODF	include/regsccm.h	/^        unsigned AXI_PODF : 3; \/\/!< [18:16] Divider for axi podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
AXI_PODF_BUSY	include/regsccm.h	/^        unsigned AXI_PODF_BUSY : 1; \/\/!< [0] Busy indicator for axi_podf.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
AXI_PODF_LOADED	include/regsccm.h	/^        unsigned AXI_PODF_LOADED : 1; \/\/!< [17] Interrupt ipi_int_1 generated due to frequency change of axi_a_podf$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
AXI_SEL	include/regsccm.h	/^        unsigned AXI_SEL : 1; \/\/!< [6] AXI clock source select$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
ApiAccessDenied	include/func_error.h	/^	ApiAccessDenied,$/;"	e	enum:_RETURN_CODE
ApiFailed	include/func_error.h	/^	ApiFailed,$/;"	e	enum:_RETURN_CODE
ApiSuccess	include/func_error.h	/^	ApiSuccess = API_RETURN_CODE_STARTS,$/;"	e	enum:_RETURN_CODE
ApiUnsupportedFunction	include/func_error.h	/^	ApiUnsupportedFunction,$/;"	e	enum:_RETURN_CODE
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cacrr	typeref:struct:_hw_ccm_cacrr::_hw_ccm_cacrr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cbcdr	typeref:struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cbcmr	typeref:struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccdr	typeref:struct:_hw_ccm_ccdr::_hw_ccm_ccdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr0	typeref:struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr1	typeref:struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr2	typeref:struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr3	typeref:struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr4	typeref:struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr5	typeref:struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccgr6	typeref:struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccosr	typeref:struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccr	typeref:struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ccsr	typeref:struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cdcdr	typeref:struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cdhipr	typeref:struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cgpr	typeref:struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_chsccdr	typeref:struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cimr	typeref:struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cisr	typeref:struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_clpcr	typeref:struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cmeor	typeref:struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cs1cdr	typeref:struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cs2cdr	typeref:struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cscdr1	typeref:struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cscdr2	typeref:struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cscdr3	typeref:struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cscmr1	typeref:struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cscmr2	typeref:struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_csr	typeref:struct:_hw_ccm_csr::_hw_ccm_csr_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_ctor	typeref:struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
B	include/regsccm.h	/^    } B;$/;"	m	union:_hw_ccm_cwdr	typeref:struct:_hw_ccm_cwdr::_hw_ccm_cwdr_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0gcr1	typeref:struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0gcr2	typeref:struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0rcr1	typeref:struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0rcr2	typeref:struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0wcr1	typeref:struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs0wcr2	typeref:struct:_hw_eim_cs0wcr2::_hw_eim_cs0wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1gcr1	typeref:struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1gcr2	typeref:struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1rcr1	typeref:struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1rcr2	typeref:struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1wcr1	typeref:struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs1wcr2	typeref:struct:_hw_eim_cs1wcr2::_hw_eim_cs1wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2gcr1	typeref:struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2gcr2	typeref:struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2rcr1	typeref:struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2rcr2	typeref:struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2wcr1	typeref:struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs2wcr2	typeref:struct:_hw_eim_cs2wcr2::_hw_eim_cs2wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3gcr1	typeref:struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3gcr2	typeref:struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3rcr1	typeref:struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3rcr2	typeref:struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3wcr1	typeref:struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs3wcr2	typeref:struct:_hw_eim_cs3wcr2::_hw_eim_cs3wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4gcr1	typeref:struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4gcr2	typeref:struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4rcr1	typeref:struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4rcr2	typeref:struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4wcr1	typeref:struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs4wcr2	typeref:struct:_hw_eim_cs4wcr2::_hw_eim_cs4wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5gcr1	typeref:struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5gcr2	typeref:struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5rcr1	typeref:struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5rcr2	typeref:struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5wcr1	typeref:struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_cs5wcr2	typeref:struct:_hw_eim_cs5wcr2::_hw_eim_cs5wcr2_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_dcr	typeref:struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_dsr	typeref:struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_ear	typeref:struct:_hw_eim_ear::_hw_eim_ear_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_wcr	typeref:struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
B	include/regseim.h	/^    } B;$/;"	m	union:_hw_eim_wiar	typeref:struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_chn0addr	typeref:struct:_hw_sdmaarm_chn0addr::_hw_sdmaarm_chn0addr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_chnenbln	typeref:struct:_hw_sdmaarm_chnenbln::_hw_sdmaarm_chnenbln_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_config	typeref:struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_dspovr	typeref:struct:_hw_sdmaarm_dspovr::_hw_sdmaarm_dspovr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evt_mirror	typeref:struct:_hw_sdmaarm_evt_mirror::_hw_sdmaarm_evt_mirror_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evt_mirror2	typeref:struct:_hw_sdmaarm_evt_mirror2::_hw_sdmaarm_evt_mirror2_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evterr	typeref:struct:_hw_sdmaarm_evterr::_hw_sdmaarm_evterr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evterrdbg	typeref:struct:_hw_sdmaarm_evterrdbg::_hw_sdmaarm_evterrdbg_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evtovr	typeref:struct:_hw_sdmaarm_evtovr::_hw_sdmaarm_evtovr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_evtpend	typeref:struct:_hw_sdmaarm_evtpend::_hw_sdmaarm_evtpend_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_hostovr	typeref:struct:_hw_sdmaarm_hostovr::_hw_sdmaarm_hostovr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_hstart	typeref:struct:_hw_sdmaarm_hstart::_hw_sdmaarm_hstart_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_illinstaddr	typeref:struct:_hw_sdmaarm_illinstaddr::_hw_sdmaarm_illinstaddr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_intr	typeref:struct:_hw_sdmaarm_intr::_hw_sdmaarm_intr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_intrmask	typeref:struct:_hw_sdmaarm_intrmask::_hw_sdmaarm_intrmask_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_mc0ptr	typeref:struct:_hw_sdmaarm_mc0ptr::_hw_sdmaarm_mc0ptr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_once_cmd	typeref:struct:_hw_sdmaarm_once_cmd::_hw_sdmaarm_once_cmd_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_once_data	typeref:struct:_hw_sdmaarm_once_data::_hw_sdmaarm_once_data_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_once_enb	typeref:struct:_hw_sdmaarm_once_enb::_hw_sdmaarm_once_enb_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_once_instr	typeref:struct:_hw_sdmaarm_once_instr::_hw_sdmaarm_once_instr_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_once_stat	typeref:struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_psw	typeref:struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_reset	typeref:struct:_hw_sdmaarm_reset::_hw_sdmaarm_reset_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_sdma_chnprin	typeref:struct:_hw_sdmaarm_sdma_chnprin::_hw_sdmaarm_sdma_chnprin_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_sdma_lock	typeref:struct:_hw_sdmaarm_sdma_lock::_hw_sdmaarm_sdma_lock_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_stop_stat	typeref:struct:_hw_sdmaarm_stop_stat::_hw_sdmaarm_stop_stat_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_xtrig_conf1	typeref:struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
B	include/regssdmaarm.h	/^    } B;$/;"	m	union:_hw_sdmaarm_xtrig_conf2	typeref:struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
BAAD_STATUS	include/soc_memory_map.h	34;"	d
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
BCD	include/regseim.h	/^        unsigned BCD : 2; \/\/!< [13:12] Burst Clock Divisor.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
BCM	include/regseim.h	/^        unsigned BCM : 1; \/\/!< [0] Burst Clock Mode.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
BCS	include/regseim.h	/^        unsigned BCS : 2; \/\/!< [15:14] Burst Clock Start.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
BD_CFG	gpio_drv/driver.c	44;"	d	file:
BD_CFG_0	include/reg_def.h	301;"	d
BD_CFG_0_BIT	gpio_drv/driver.c	41;"	d	file:
BD_CFG_1	include/reg_def.h	302;"	d
BD_CFG_1_BIT	gpio_drv/driver.c	42;"	d	file:
BD_CFG_2	include/reg_def.h	303;"	d
BD_CFG_2_BIT	gpio_drv/driver.c	43;"	d	file:
BEN_PIN	include/reg_def.h	293;"	d
BF_CCM_CACRR_ARM_PODF	include/regsccm.h	793;"	d
BF_CCM_CBCDR_AHB_PODF	include/regsccm.h	1019;"	d
BF_CCM_CBCDR_AXI_ALT_SEL	include/regsccm.h	959;"	d
BF_CCM_CBCDR_AXI_PODF	include/regsccm.h	1050;"	d
BF_CCM_CBCDR_AXI_SEL	include/regsccm.h	935;"	d
BF_CCM_CBCDR_IPG_PODF	include/regsccm.h	988;"	d
BF_CCM_CBCDR_MMDC_CH0_AXI_PODF	include/regsccm.h	1080;"	d
BF_CCM_CBCDR_MMDC_CH1_AXI_PODF	include/regsccm.h	911;"	d
BF_CCM_CBCDR_PERIPH2_CLK2_PODF	include/regsccm.h	880;"	d
BF_CCM_CBCDR_PERIPH2_CLK_SEL	include/regsccm.h	1129;"	d
BF_CCM_CBCDR_PERIPH_CLK2_PODF	include/regsccm.h	1159;"	d
BF_CCM_CBCDR_PERIPH_CLK_SEL	include/regsccm.h	1105;"	d
BF_CCM_CBCMR_GPU2D_CLK_SEL	include/regsccm.h	1399;"	d
BF_CCM_CBCMR_GPU2D_CORE_PODF	include/regsccm.h	1565;"	d
BF_CCM_CBCMR_GPU2D_CORE_SEL	include/regsccm.h	1273;"	d
BF_CCM_CBCMR_GPU3D_CORE_CLK_SEL	include/regsccm.h	1247;"	d
BF_CCM_CBCMR_GPU3D_CORE_PODF	include/regsccm.h	1535;"	d
BF_CCM_CBCMR_MLB_SYS_CLK_PODF	include/regsccm.h	1505;"	d
BF_CCM_CBCMR_PCIE_AXI_CLK_SEL	include/regsccm.h	1297;"	d
BF_CCM_CBCMR_PERIPH2_CLK2_SEL	include/regsccm.h	1449;"	d
BF_CCM_CBCMR_PERIPH_CLK2_SEL	include/regsccm.h	1347;"	d
BF_CCM_CBCMR_PRE_PERIPH2_CLK_SEL	include/regsccm.h	1475;"	d
BF_CCM_CBCMR_PRE_PERIPH_CLK_SEL	include/regsccm.h	1425;"	d
BF_CCM_CBCMR_VDOAXI_CLK_SEL	include/regsccm.h	1321;"	d
BF_CCM_CBCMR_VPU_AXI_CLK_SEL	include/regsccm.h	1373;"	d
BF_CCM_CCDR_MMDC_CH0_MASK	include/regsccm.h	353;"	d
BF_CCM_CCDR_MMDC_CH1_MASK	include/regsccm.h	328;"	d
BF_CCM_CCGR0_CG0	include/regsccm.h	5645;"	d
BF_CCM_CCGR0_CG1	include/regsccm.h	5665;"	d
BF_CCM_CCGR0_CG10	include/regsccm.h	5845;"	d
BF_CCM_CCGR0_CG11	include/regsccm.h	5865;"	d
BF_CCM_CCGR0_CG12	include/regsccm.h	5885;"	d
BF_CCM_CCGR0_CG13	include/regsccm.h	5905;"	d
BF_CCM_CCGR0_CG14	include/regsccm.h	5925;"	d
BF_CCM_CCGR0_CG15	include/regsccm.h	5945;"	d
BF_CCM_CCGR0_CG2	include/regsccm.h	5685;"	d
BF_CCM_CCGR0_CG3	include/regsccm.h	5705;"	d
BF_CCM_CCGR0_CG4	include/regsccm.h	5725;"	d
BF_CCM_CCGR0_CG5	include/regsccm.h	5745;"	d
BF_CCM_CCGR0_CG6	include/regsccm.h	5765;"	d
BF_CCM_CCGR0_CG7	include/regsccm.h	5785;"	d
BF_CCM_CCGR0_CG8	include/regsccm.h	5805;"	d
BF_CCM_CCGR0_CG9	include/regsccm.h	5825;"	d
BF_CCM_CCGR1_CG0	include/regsccm.h	6025;"	d
BF_CCM_CCGR1_CG1	include/regsccm.h	6045;"	d
BF_CCM_CCGR1_CG10	include/regsccm.h	6225;"	d
BF_CCM_CCGR1_CG11	include/regsccm.h	6245;"	d
BF_CCM_CCGR1_CG12	include/regsccm.h	6266;"	d
BF_CCM_CCGR1_CG13	include/regsccm.h	6286;"	d
BF_CCM_CCGR1_CG14	include/regsccm.h	6306;"	d
BF_CCM_CCGR1_CG15	include/regsccm.h	6326;"	d
BF_CCM_CCGR1_CG2	include/regsccm.h	6065;"	d
BF_CCM_CCGR1_CG3	include/regsccm.h	6085;"	d
BF_CCM_CCGR1_CG4	include/regsccm.h	6105;"	d
BF_CCM_CCGR1_CG5	include/regsccm.h	6125;"	d
BF_CCM_CCGR1_CG6	include/regsccm.h	6145;"	d
BF_CCM_CCGR1_CG7	include/regsccm.h	6165;"	d
BF_CCM_CCGR1_CG8	include/regsccm.h	6185;"	d
BF_CCM_CCGR1_CG9	include/regsccm.h	6205;"	d
BF_CCM_CCGR2_CG0	include/regsccm.h	6406;"	d
BF_CCM_CCGR2_CG1	include/regsccm.h	6426;"	d
BF_CCM_CCGR2_CG10	include/regsccm.h	6606;"	d
BF_CCM_CCGR2_CG11	include/regsccm.h	6626;"	d
BF_CCM_CCGR2_CG12	include/regsccm.h	6646;"	d
BF_CCM_CCGR2_CG13	include/regsccm.h	6666;"	d
BF_CCM_CCGR2_CG14	include/regsccm.h	6686;"	d
BF_CCM_CCGR2_CG15	include/regsccm.h	6706;"	d
BF_CCM_CCGR2_CG2	include/regsccm.h	6446;"	d
BF_CCM_CCGR2_CG3	include/regsccm.h	6466;"	d
BF_CCM_CCGR2_CG4	include/regsccm.h	6486;"	d
BF_CCM_CCGR2_CG5	include/regsccm.h	6506;"	d
BF_CCM_CCGR2_CG6	include/regsccm.h	6526;"	d
BF_CCM_CCGR2_CG7	include/regsccm.h	6546;"	d
BF_CCM_CCGR2_CG8	include/regsccm.h	6566;"	d
BF_CCM_CCGR2_CG9	include/regsccm.h	6586;"	d
BF_CCM_CCGR3_CG0	include/regsccm.h	6786;"	d
BF_CCM_CCGR3_CG1	include/regsccm.h	6806;"	d
BF_CCM_CCGR3_CG10	include/regsccm.h	6986;"	d
BF_CCM_CCGR3_CG11	include/regsccm.h	7006;"	d
BF_CCM_CCGR3_CG12	include/regsccm.h	7026;"	d
BF_CCM_CCGR3_CG13	include/regsccm.h	7046;"	d
BF_CCM_CCGR3_CG14	include/regsccm.h	7066;"	d
BF_CCM_CCGR3_CG15	include/regsccm.h	7088;"	d
BF_CCM_CCGR3_CG2	include/regsccm.h	6826;"	d
BF_CCM_CCGR3_CG3	include/regsccm.h	6846;"	d
BF_CCM_CCGR3_CG4	include/regsccm.h	6866;"	d
BF_CCM_CCGR3_CG5	include/regsccm.h	6886;"	d
BF_CCM_CCGR3_CG6	include/regsccm.h	6906;"	d
BF_CCM_CCGR3_CG7	include/regsccm.h	6926;"	d
BF_CCM_CCGR3_CG8	include/regsccm.h	6946;"	d
BF_CCM_CCGR3_CG9	include/regsccm.h	6966;"	d
BF_CCM_CCGR4_CG0	include/regsccm.h	7168;"	d
BF_CCM_CCGR4_CG1	include/regsccm.h	7188;"	d
BF_CCM_CCGR4_CG10	include/regsccm.h	7368;"	d
BF_CCM_CCGR4_CG11	include/regsccm.h	7388;"	d
BF_CCM_CCGR4_CG12	include/regsccm.h	7408;"	d
BF_CCM_CCGR4_CG13	include/regsccm.h	7428;"	d
BF_CCM_CCGR4_CG14	include/regsccm.h	7448;"	d
BF_CCM_CCGR4_CG15	include/regsccm.h	7468;"	d
BF_CCM_CCGR4_CG2	include/regsccm.h	7208;"	d
BF_CCM_CCGR4_CG3	include/regsccm.h	7228;"	d
BF_CCM_CCGR4_CG4	include/regsccm.h	7248;"	d
BF_CCM_CCGR4_CG5	include/regsccm.h	7268;"	d
BF_CCM_CCGR4_CG6	include/regsccm.h	7288;"	d
BF_CCM_CCGR4_CG7	include/regsccm.h	7308;"	d
BF_CCM_CCGR4_CG8	include/regsccm.h	7328;"	d
BF_CCM_CCGR4_CG9	include/regsccm.h	7348;"	d
BF_CCM_CCGR5_CG0	include/regsccm.h	7548;"	d
BF_CCM_CCGR5_CG1	include/regsccm.h	7568;"	d
BF_CCM_CCGR5_CG10	include/regsccm.h	7748;"	d
BF_CCM_CCGR5_CG11	include/regsccm.h	7768;"	d
BF_CCM_CCGR5_CG12	include/regsccm.h	7788;"	d
BF_CCM_CCGR5_CG13	include/regsccm.h	7808;"	d
BF_CCM_CCGR5_CG14	include/regsccm.h	7828;"	d
BF_CCM_CCGR5_CG15	include/regsccm.h	7848;"	d
BF_CCM_CCGR5_CG2	include/regsccm.h	7588;"	d
BF_CCM_CCGR5_CG3	include/regsccm.h	7608;"	d
BF_CCM_CCGR5_CG4	include/regsccm.h	7628;"	d
BF_CCM_CCGR5_CG5	include/regsccm.h	7648;"	d
BF_CCM_CCGR5_CG6	include/regsccm.h	7668;"	d
BF_CCM_CCGR5_CG7	include/regsccm.h	7688;"	d
BF_CCM_CCGR5_CG8	include/regsccm.h	7708;"	d
BF_CCM_CCGR5_CG9	include/regsccm.h	7728;"	d
BF_CCM_CCGR6_CG0	include/regsccm.h	7928;"	d
BF_CCM_CCGR6_CG1	include/regsccm.h	7948;"	d
BF_CCM_CCGR6_CG10	include/regsccm.h	8128;"	d
BF_CCM_CCGR6_CG11	include/regsccm.h	8148;"	d
BF_CCM_CCGR6_CG12	include/regsccm.h	8168;"	d
BF_CCM_CCGR6_CG13	include/regsccm.h	8188;"	d
BF_CCM_CCGR6_CG14	include/regsccm.h	8208;"	d
BF_CCM_CCGR6_CG15	include/regsccm.h	8228;"	d
BF_CCM_CCGR6_CG2	include/regsccm.h	7968;"	d
BF_CCM_CCGR6_CG3	include/regsccm.h	7988;"	d
BF_CCM_CCGR6_CG4	include/regsccm.h	8008;"	d
BF_CCM_CCGR6_CG5	include/regsccm.h	8028;"	d
BF_CCM_CCGR6_CG6	include/regsccm.h	8048;"	d
BF_CCM_CCGR6_CG7	include/regsccm.h	8068;"	d
BF_CCM_CCGR6_CG8	include/regsccm.h	8088;"	d
BF_CCM_CCGR6_CG9	include/regsccm.h	8108;"	d
BF_CCM_CCOSR_CLKO1_DIV	include/regsccm.h	5259;"	d
BF_CCM_CCOSR_CLKO1_EN	include/regsccm.h	5283;"	d
BF_CCM_CCOSR_CLKO1_SEL	include/regsccm.h	5229;"	d
BF_CCM_CCOSR_CLKO2_DIV	include/regsccm.h	5389;"	d
BF_CCM_CCOSR_CLKO2_EN	include/regsccm.h	5413;"	d
BF_CCM_CCOSR_CLKO2_SEL	include/regsccm.h	5359;"	d
BF_CCM_CCOSR_CLKO_SEL	include/regsccm.h	5307;"	d
BF_CCM_CCR_COSC_EN	include/regsccm.h	177;"	d
BF_CCM_CCR_OSCNT	include/regsccm.h	147;"	d
BF_CCM_CCR_RBC_EN	include/regsccm.h	256;"	d
BF_CCM_CCR_REG_BYPASS_COUNT	include/regsccm.h	230;"	d
BF_CCM_CCR_WB_COUNT	include/regsccm.h	204;"	d
BF_CCM_CCSR_PDF_307M_DIS_MASK	include/regsccm.h	643;"	d
BF_CCM_CCSR_PDF_396M_DIS_MASK	include/regsccm.h	618;"	d
BF_CCM_CCSR_PDF_508M_DIS_MASK	include/regsccm.h	693;"	d
BF_CCM_CCSR_PDF_528M_DIS_MASK	include/regsccm.h	668;"	d
BF_CCM_CCSR_PDF_540M_DIS_MASK	include/regsccm.h	718;"	d
BF_CCM_CCSR_PLL1_SW_CLK_SEL	include/regsccm.h	567;"	d
BF_CCM_CCSR_PLL2_SW_CLK_SEL	include/regsccm.h	539;"	d
BF_CCM_CCSR_PLL3_SW_CLK_SEL	include/regsccm.h	511;"	d
BF_CCM_CCSR_STEP_SEL	include/regsccm.h	593;"	d
BF_CCM_CDCDR_HSI_TX_CLK_SEL	include/regsccm.h	3001;"	d
BF_CCM_CDCDR_HSI_TX_PODF	include/regsccm.h	3031;"	d
BF_CCM_CDCDR_SPDIF0_CLK_PODF	include/regsccm.h	2951;"	d
BF_CCM_CDCDR_SPDIF0_CLK_PRED	include/regsccm.h	2977;"	d
BF_CCM_CDCDR_SPDIF0_CLK_SEL	include/regsccm.h	2927;"	d
BF_CCM_CDCDR_SPDIF1_CLK_PODF	include/regsccm.h	2876;"	d
BF_CCM_CDCDR_SPDIF1_CLK_PRED	include/regsccm.h	2902;"	d
BF_CCM_CDCDR_SPDIF1_CLK_SEL	include/regsccm.h	2852;"	d
BF_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	5534;"	d
BF_CCM_CGPR_FPL	include/regsccm.h	5557;"	d
BF_CCM_CGPR_MMDC_EXT_CLK_DIS	include/regsccm.h	5510;"	d
BF_CCM_CGPR_PMIC_DELAY_SCALER	include/regsccm.h	5486;"	d
BF_CCM_CHSCCDR_IPU1_DI0_CLK_SEL	include/regsccm.h	3109;"	d
BF_CCM_CHSCCDR_IPU1_DI0_PODF	include/regsccm.h	3139;"	d
BF_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	3168;"	d
BF_CCM_CHSCCDR_IPU1_DI1_CLK_SEL	include/regsccm.h	3196;"	d
BF_CCM_CHSCCDR_IPU1_DI1_PODF	include/regsccm.h	3226;"	d
BF_CCM_CHSCCDR_IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	3255;"	d
BF_CCM_CIMR_ARM_PODF_LOADED	include/regsccm.h	5139;"	d
BF_CCM_CIMR_MASK_AHB_PODF_LOADED	include/regsccm.h	5043;"	d
BF_CCM_CIMR_MASK_AXI_PODF_LOADED	include/regsccm.h	4979;"	d
BF_CCM_CIMR_MASK_COSC_READY	include/regsccm.h	4955;"	d
BF_CCM_CIMR_MASK_LRF_PLL	include/regsccm.h	4931;"	d
BF_CCM_CIMR_MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	5115;"	d
BF_CCM_CIMR_MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	5067;"	d
BF_CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	5019;"	d
BF_CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	5091;"	d
BF_CCM_CISR_AHB_PODF_LOADED	include/regsccm.h	4754;"	d
BF_CCM_CISR_ARM_PODF_LOADED	include/regsccm.h	4851;"	d
BF_CCM_CISR_AXI_PODF_LOADED	include/regsccm.h	4690;"	d
BF_CCM_CISR_COSC_READY	include/regsccm.h	4666;"	d
BF_CCM_CISR_LRF_PLL	include/regsccm.h	4642;"	d
BF_CCM_CISR_MMDC_CH0_PODF_LOADED	include/regsccm.h	4826;"	d
BF_CCM_CISR_MMDC_CH1_PODF_LOADED	include/regsccm.h	4778;"	d
BF_CCM_CISR_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	4730;"	d
BF_CCM_CISR_PERIPH_CLK_SEL_LOADED	include/regsccm.h	4802;"	d
BF_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	include/regsccm.h	4237;"	d
BF_CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	4434;"	d
BF_CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	4460;"	d
BF_CCM_CLPCR_BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	4210;"	d
BF_CCM_CLPCR_COSC_PWRDOWN	include/regsccm.h	4384;"	d
BF_CCM_CLPCR_DIS_REF_OSC	include/regsccm.h	4299;"	d
BF_CCM_CLPCR_LPM	include/regsccm.h	4182;"	d
BF_CCM_CLPCR_MASK_CORE0_WFI	include/regsccm.h	4485;"	d
BF_CCM_CLPCR_MASK_CORE1_WFI	include/regsccm.h	4510;"	d
BF_CCM_CLPCR_MASK_L2CC_IDLE	include/regsccm.h	4560;"	d
BF_CCM_CLPCR_MASK_SCU_IDLE	include/regsccm.h	4535;"	d
BF_CCM_CLPCR_SBYOS	include/regsccm.h	4268;"	d
BF_CCM_CLPCR_STBY_COUNT	include/regsccm.h	4356;"	d
BF_CCM_CLPCR_VSTBY	include/regsccm.h	4327;"	d
BF_CCM_CLPCR_WB_PER_AT_LPM	include/regsccm.h	4408;"	d
BF_CCM_CMEOR_MOD_EN_OV_CAN1_CPI	include/regsccm.h	8532;"	d
BF_CCM_CMEOR_MOD_EN_OV_CAN2_CPI	include/regsccm.h	8507;"	d
BF_CCM_CMEOR_MOD_EN_OV_DAP	include/regsccm.h	8409;"	d
BF_CCM_CMEOR_MOD_EN_OV_EPIT	include/regsccm.h	8361;"	d
BF_CCM_CMEOR_MOD_EN_OV_GPT	include/regsccm.h	8336;"	d
BF_CCM_CMEOR_MOD_EN_OV_GPU2D	include/regsccm.h	8458;"	d
BF_CCM_CMEOR_MOD_EN_OV_GPU3D	include/regsccm.h	8482;"	d
BF_CCM_CMEOR_MOD_EN_OV_VDOA	include/regsccm.h	8311;"	d
BF_CCM_CMEOR_MOD_EN_OV_VPU	include/regsccm.h	8433;"	d
BF_CCM_CMEOR_MOD_EN_USDHC	include/regsccm.h	8385;"	d
BF_CCM_CS1CDR_ESAI_CLK_PODF	include/regsccm.h	2531;"	d
BF_CCM_CS1CDR_ESAI_CLK_PRED	include/regsccm.h	2446;"	d
BF_CCM_CS1CDR_SSI1_CLK_PODF	include/regsccm.h	2386;"	d
BF_CCM_CS1CDR_SSI1_CLK_PRED	include/regsccm.h	2416;"	d
BF_CCM_CS1CDR_SSI3_CLK_PODF	include/regsccm.h	2471;"	d
BF_CCM_CS1CDR_SSI3_CLK_PRED	include/regsccm.h	2501;"	d
BF_CCM_CS2CDR_ENFC_CLK_PODF	include/regsccm.h	2775;"	d
BF_CCM_CS2CDR_ENFC_CLK_PRED	include/regsccm.h	2750;"	d
BF_CCM_CS2CDR_ENFC_CLK_SEL	include/regsccm.h	2720;"	d
BF_CCM_CS2CDR_LDB_DI0_CLK_SEL	include/regsccm.h	2666;"	d
BF_CCM_CS2CDR_LDB_DI1_CLK_SEL	include/regsccm.h	2694;"	d
BF_CCM_CS2CDR_SSI2_CLK_PODF	include/regsccm.h	2608;"	d
BF_CCM_CS2CDR_SSI2_CLK_PRED	include/regsccm.h	2638;"	d
BF_CCM_CSCDR1_UART_CLK_PODF	include/regsccm.h	2160;"	d
BF_CCM_CSCDR1_USDHC1_PODF	include/regsccm.h	2190;"	d
BF_CCM_CSCDR1_USDHC2_PODF	include/regsccm.h	2220;"	d
BF_CCM_CSCDR1_USDHC3_PODF	include/regsccm.h	2250;"	d
BF_CCM_CSCDR1_USDHC4_PODF	include/regsccm.h	2280;"	d
BF_CCM_CSCDR1_VPU_AXI_PODF	include/regsccm.h	2310;"	d
BF_CCM_CSCDR2_ECSPI_CLK_PODF	include/regsccm.h	3507;"	d
BF_CCM_CSCDR2_EPDC_PIX_CLK_SEL	include/regsccm.h	3422;"	d
BF_CCM_CSCDR2_EPDC_PIX_PODF	include/regsccm.h	3452;"	d
BF_CCM_CSCDR2_EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	3481;"	d
BF_CCM_CSCDR2_LCDIF_PIX_CLK_SEL	include/regsccm.h	3335;"	d
BF_CCM_CSCDR2_LCDIF_PIX_PODF	include/regsccm.h	3365;"	d
BF_CCM_CSCDR2_LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	3394;"	d
BF_CCM_CSCDR3_EPDC_CLK_SEL	include/regsccm.h	3638;"	d
BF_CCM_CSCDR3_EPDC_PODF	include/regsccm.h	3669;"	d
BF_CCM_CSCDR3_IPU1_HSP_CLK_SEL	include/regsccm.h	3582;"	d
BF_CCM_CSCDR3_IPU1_HSP_PODF	include/regsccm.h	3612;"	d
BF_CCM_CSCMR1_ACLK_EIM_SLOW_PODF	include/regsccm.h	1877;"	d
BF_CCM_CSCMR1_ACLK_EIM_SLOW_SEL	include/regsccm.h	1929;"	d
BF_CCM_CSCMR1_ACLK_PODF	include/regsccm.h	1852;"	d
BF_CCM_CSCMR1_ACLK_SEL	include/regsccm.h	1903;"	d
BF_CCM_CSCMR1_PERCLK_PODF	include/regsccm.h	1656;"	d
BF_CCM_CSCMR1_SSI1_CLK_SEL	include/regsccm.h	1681;"	d
BF_CCM_CSCMR1_SSI2_CLK_SEL	include/regsccm.h	1706;"	d
BF_CCM_CSCMR1_SSI3_CLK_SEL	include/regsccm.h	1731;"	d
BF_CCM_CSCMR1_USDHC1_CLK_SEL	include/regsccm.h	1755;"	d
BF_CCM_CSCMR1_USDHC2_CLK_SEL	include/regsccm.h	1779;"	d
BF_CCM_CSCMR1_USDHC3_CLK_SEL	include/regsccm.h	1803;"	d
BF_CCM_CSCMR1_USDHC4_CLK_SEL	include/regsccm.h	1827;"	d
BF_CCM_CSCMR2_CAN_CLK_PODF	include/regsccm.h	2008;"	d
BF_CCM_CSCMR2_ESAI_CLK_SEL	include/regsccm.h	2081;"	d
BF_CCM_CSCMR2_LDB_DI0_IPU_DIV	include/regsccm.h	2032;"	d
BF_CCM_CSCMR2_LDB_DI1_IPU_DIV	include/regsccm.h	2056;"	d
BF_CCM_CTOR_OBS_EN	include/regsccm.h	4092;"	d
BF_CCM_CTOR_OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	4068;"	d
BF_CCM_CTOR_OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	4013;"	d
BF_CCM_CTOR_OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	3974;"	d
BF_CLR	include/regs.h	103;"	d
BF_CLRV	include/regs.h	107;"	d
BF_CLRVn	include/regs.h	213;"	d
BF_CLRn	include/regs.h	209;"	d
BF_CS1	include/regs.h	116;"	d
BF_CS1n	include/regs.h	222;"	d
BF_CS2	include/regs.h	120;"	d
BF_CS2n	include/regs.h	226;"	d
BF_CS3	include/regs.h	126;"	d
BF_CS3n	include/regs.h	232;"	d
BF_CS4	include/regs.h	134;"	d
BF_CS4n	include/regs.h	240;"	d
BF_CS5	include/regs.h	144;"	d
BF_CS5n	include/regs.h	250;"	d
BF_CS6	include/regs.h	156;"	d
BF_CS6n	include/regs.h	262;"	d
BF_CS7	include/regs.h	170;"	d
BF_CS7n	include/regs.h	276;"	d
BF_CS8	include/regs.h	186;"	d
BF_CS8n	include/regs.h	292;"	d
BF_EIM_CS0GCR1_AUS	include/regseim.h	586;"	d
BF_EIM_CS0GCR1_BCD	include/regseim.h	444;"	d
BF_EIM_CS0GCR1_BCS	include/regseim.h	474;"	d
BF_EIM_CS0GCR1_BL	include/regseim.h	390;"	d
BF_EIM_CS0GCR1_CRE	include/regseim.h	325;"	d
BF_EIM_CS0GCR1_CREP	include/regseim.h	353;"	d
BF_EIM_CS0GCR1_CSEN	include/regseim.h	164;"	d
BF_EIM_CS0GCR1_CSREC	include/regseim.h	561;"	d
BF_EIM_CS0GCR1_DSZ	include/regseim.h	506;"	d
BF_EIM_CS0GCR1_GBC	include/regseim.h	614;"	d
BF_EIM_CS0GCR1_MUM	include/regseim.h	242;"	d
BF_EIM_CS0GCR1_PSZ	include/regseim.h	678;"	d
BF_EIM_CS0GCR1_RFL	include/regseim.h	300;"	d
BF_EIM_CS0GCR1_SP	include/regseim.h	532;"	d
BF_EIM_CS0GCR1_SRD	include/regseim.h	216;"	d
BF_EIM_CS0GCR1_SWR	include/regseim.h	190;"	d
BF_EIM_CS0GCR1_WC	include/regseim.h	415;"	d
BF_EIM_CS0GCR1_WFL	include/regseim.h	271;"	d
BF_EIM_CS0GCR1_WP	include/regseim.h	640;"	d
BF_EIM_CS0GCR2_ADH	include/regseim.h	754;"	d
BF_EIM_CS0GCR2_DAE	include/regseim.h	812;"	d
BF_EIM_CS0GCR2_DAP	include/regseim.h	838;"	d
BF_EIM_CS0GCR2_DAPS	include/regseim.h	785;"	d
BF_EIM_CS0GCR2_MUX16_BYP_GRANT	include/regseim.h	863;"	d
BF_EIM_CS0RCR1_OEA	include/regseim.h	1031;"	d
BF_EIM_CS0RCR1_OEN	include/regseim.h	1000;"	d
BF_EIM_CS0RCR1_RADVA	include/regseim.h	1108;"	d
BF_EIM_CS0RCR1_RADVN	include/regseim.h	1058;"	d
BF_EIM_CS0RCR1_RAL	include/regseim.h	1080;"	d
BF_EIM_CS0RCR1_RCSA	include/regseim.h	972;"	d
BF_EIM_CS0RCR1_RCSN	include/regseim.h	944;"	d
BF_EIM_CS0RCR1_RWSC	include/regseim.h	1147;"	d
BF_EIM_CS0RCR2_APR	include/regseim.h	1360;"	d
BF_EIM_CS0RCR2_PAT	include/regseim.h	1336;"	d
BF_EIM_CS0RCR2_RBE	include/regseim.h	1247;"	d
BF_EIM_CS0RCR2_RBEA	include/regseim.h	1275;"	d
BF_EIM_CS0RCR2_RBEN	include/regseim.h	1223;"	d
BF_EIM_CS0RCR2_RL	include/regseim.h	1303;"	d
BF_EIM_CS0WCR1_WADVA	include/regseim.h	1635;"	d
BF_EIM_CS0WCR1_WADVN	include/regseim.h	1607;"	d
BF_EIM_CS0WCR1_WAL	include/regseim.h	1717;"	d
BF_EIM_CS0WCR1_WBEA	include/regseim.h	1581;"	d
BF_EIM_CS0WCR1_WBED	include/regseim.h	1695;"	d
BF_EIM_CS0WCR1_WBEN	include/regseim.h	1552;"	d
BF_EIM_CS0WCR1_WCSA	include/regseim.h	1467;"	d
BF_EIM_CS0WCR1_WCSN	include/regseim.h	1438;"	d
BF_EIM_CS0WCR1_WEA	include/regseim.h	1526;"	d
BF_EIM_CS0WCR1_WEN	include/regseim.h	1496;"	d
BF_EIM_CS0WCR1_WWSC	include/regseim.h	1674;"	d
BF_EIM_CS0WCR2_WBCDD	include/regseim.h	1780;"	d
BF_EIM_CS1GCR1_AUS	include/regseim.h	2288;"	d
BF_EIM_CS1GCR1_BCD	include/regseim.h	2146;"	d
BF_EIM_CS1GCR1_BCS	include/regseim.h	2176;"	d
BF_EIM_CS1GCR1_BL	include/regseim.h	2092;"	d
BF_EIM_CS1GCR1_CRE	include/regseim.h	2027;"	d
BF_EIM_CS1GCR1_CREP	include/regseim.h	2055;"	d
BF_EIM_CS1GCR1_CSEN	include/regseim.h	1866;"	d
BF_EIM_CS1GCR1_CSREC	include/regseim.h	2263;"	d
BF_EIM_CS1GCR1_DSZ	include/regseim.h	2208;"	d
BF_EIM_CS1GCR1_GBC	include/regseim.h	2316;"	d
BF_EIM_CS1GCR1_MUM	include/regseim.h	1944;"	d
BF_EIM_CS1GCR1_PSZ	include/regseim.h	2380;"	d
BF_EIM_CS1GCR1_RFL	include/regseim.h	2002;"	d
BF_EIM_CS1GCR1_SP	include/regseim.h	2234;"	d
BF_EIM_CS1GCR1_SRD	include/regseim.h	1918;"	d
BF_EIM_CS1GCR1_SWR	include/regseim.h	1892;"	d
BF_EIM_CS1GCR1_WC	include/regseim.h	2117;"	d
BF_EIM_CS1GCR1_WFL	include/regseim.h	1973;"	d
BF_EIM_CS1GCR1_WP	include/regseim.h	2342;"	d
BF_EIM_CS1GCR2_ADH	include/regseim.h	2456;"	d
BF_EIM_CS1GCR2_DAE	include/regseim.h	2514;"	d
BF_EIM_CS1GCR2_DAP	include/regseim.h	2540;"	d
BF_EIM_CS1GCR2_DAPS	include/regseim.h	2487;"	d
BF_EIM_CS1GCR2_MUX16_BYP_GRANT	include/regseim.h	2565;"	d
BF_EIM_CS1RCR1_OEA	include/regseim.h	2733;"	d
BF_EIM_CS1RCR1_OEN	include/regseim.h	2702;"	d
BF_EIM_CS1RCR1_RADVA	include/regseim.h	2810;"	d
BF_EIM_CS1RCR1_RADVN	include/regseim.h	2760;"	d
BF_EIM_CS1RCR1_RAL	include/regseim.h	2782;"	d
BF_EIM_CS1RCR1_RCSA	include/regseim.h	2674;"	d
BF_EIM_CS1RCR1_RCSN	include/regseim.h	2646;"	d
BF_EIM_CS1RCR1_RWSC	include/regseim.h	2849;"	d
BF_EIM_CS1RCR2_APR	include/regseim.h	3062;"	d
BF_EIM_CS1RCR2_PAT	include/regseim.h	3038;"	d
BF_EIM_CS1RCR2_RBE	include/regseim.h	2949;"	d
BF_EIM_CS1RCR2_RBEA	include/regseim.h	2977;"	d
BF_EIM_CS1RCR2_RBEN	include/regseim.h	2925;"	d
BF_EIM_CS1RCR2_RL	include/regseim.h	3005;"	d
BF_EIM_CS1WCR1_WADVA	include/regseim.h	3337;"	d
BF_EIM_CS1WCR1_WADVN	include/regseim.h	3309;"	d
BF_EIM_CS1WCR1_WAL	include/regseim.h	3419;"	d
BF_EIM_CS1WCR1_WBEA	include/regseim.h	3283;"	d
BF_EIM_CS1WCR1_WBED	include/regseim.h	3397;"	d
BF_EIM_CS1WCR1_WBEN	include/regseim.h	3254;"	d
BF_EIM_CS1WCR1_WCSA	include/regseim.h	3169;"	d
BF_EIM_CS1WCR1_WCSN	include/regseim.h	3140;"	d
BF_EIM_CS1WCR1_WEA	include/regseim.h	3228;"	d
BF_EIM_CS1WCR1_WEN	include/regseim.h	3198;"	d
BF_EIM_CS1WCR1_WWSC	include/regseim.h	3376;"	d
BF_EIM_CS1WCR2_WBCDD	include/regseim.h	3482;"	d
BF_EIM_CS2GCR1_AUS	include/regseim.h	3990;"	d
BF_EIM_CS2GCR1_BCD	include/regseim.h	3848;"	d
BF_EIM_CS2GCR1_BCS	include/regseim.h	3878;"	d
BF_EIM_CS2GCR1_BL	include/regseim.h	3794;"	d
BF_EIM_CS2GCR1_CRE	include/regseim.h	3729;"	d
BF_EIM_CS2GCR1_CREP	include/regseim.h	3757;"	d
BF_EIM_CS2GCR1_CSEN	include/regseim.h	3568;"	d
BF_EIM_CS2GCR1_CSREC	include/regseim.h	3965;"	d
BF_EIM_CS2GCR1_DSZ	include/regseim.h	3910;"	d
BF_EIM_CS2GCR1_GBC	include/regseim.h	4018;"	d
BF_EIM_CS2GCR1_MUM	include/regseim.h	3646;"	d
BF_EIM_CS2GCR1_PSZ	include/regseim.h	4082;"	d
BF_EIM_CS2GCR1_RFL	include/regseim.h	3704;"	d
BF_EIM_CS2GCR1_SP	include/regseim.h	3936;"	d
BF_EIM_CS2GCR1_SRD	include/regseim.h	3620;"	d
BF_EIM_CS2GCR1_SWR	include/regseim.h	3594;"	d
BF_EIM_CS2GCR1_WC	include/regseim.h	3819;"	d
BF_EIM_CS2GCR1_WFL	include/regseim.h	3675;"	d
BF_EIM_CS2GCR1_WP	include/regseim.h	4044;"	d
BF_EIM_CS2GCR2_ADH	include/regseim.h	4158;"	d
BF_EIM_CS2GCR2_DAE	include/regseim.h	4216;"	d
BF_EIM_CS2GCR2_DAP	include/regseim.h	4242;"	d
BF_EIM_CS2GCR2_DAPS	include/regseim.h	4189;"	d
BF_EIM_CS2GCR2_MUX16_BYP_GRANT	include/regseim.h	4267;"	d
BF_EIM_CS2RCR1_OEA	include/regseim.h	4435;"	d
BF_EIM_CS2RCR1_OEN	include/regseim.h	4404;"	d
BF_EIM_CS2RCR1_RADVA	include/regseim.h	4512;"	d
BF_EIM_CS2RCR1_RADVN	include/regseim.h	4462;"	d
BF_EIM_CS2RCR1_RAL	include/regseim.h	4484;"	d
BF_EIM_CS2RCR1_RCSA	include/regseim.h	4376;"	d
BF_EIM_CS2RCR1_RCSN	include/regseim.h	4348;"	d
BF_EIM_CS2RCR1_RWSC	include/regseim.h	4551;"	d
BF_EIM_CS2RCR2_APR	include/regseim.h	4764;"	d
BF_EIM_CS2RCR2_PAT	include/regseim.h	4740;"	d
BF_EIM_CS2RCR2_RBE	include/regseim.h	4651;"	d
BF_EIM_CS2RCR2_RBEA	include/regseim.h	4679;"	d
BF_EIM_CS2RCR2_RBEN	include/regseim.h	4627;"	d
BF_EIM_CS2RCR2_RL	include/regseim.h	4707;"	d
BF_EIM_CS2WCR1_WADVA	include/regseim.h	5039;"	d
BF_EIM_CS2WCR1_WADVN	include/regseim.h	5011;"	d
BF_EIM_CS2WCR1_WAL	include/regseim.h	5121;"	d
BF_EIM_CS2WCR1_WBEA	include/regseim.h	4985;"	d
BF_EIM_CS2WCR1_WBED	include/regseim.h	5099;"	d
BF_EIM_CS2WCR1_WBEN	include/regseim.h	4956;"	d
BF_EIM_CS2WCR1_WCSA	include/regseim.h	4871;"	d
BF_EIM_CS2WCR1_WCSN	include/regseim.h	4842;"	d
BF_EIM_CS2WCR1_WEA	include/regseim.h	4930;"	d
BF_EIM_CS2WCR1_WEN	include/regseim.h	4900;"	d
BF_EIM_CS2WCR1_WWSC	include/regseim.h	5078;"	d
BF_EIM_CS2WCR2_WBCDD	include/regseim.h	5184;"	d
BF_EIM_CS3GCR1_AUS	include/regseim.h	5692;"	d
BF_EIM_CS3GCR1_BCD	include/regseim.h	5550;"	d
BF_EIM_CS3GCR1_BCS	include/regseim.h	5580;"	d
BF_EIM_CS3GCR1_BL	include/regseim.h	5496;"	d
BF_EIM_CS3GCR1_CRE	include/regseim.h	5431;"	d
BF_EIM_CS3GCR1_CREP	include/regseim.h	5459;"	d
BF_EIM_CS3GCR1_CSEN	include/regseim.h	5270;"	d
BF_EIM_CS3GCR1_CSREC	include/regseim.h	5667;"	d
BF_EIM_CS3GCR1_DSZ	include/regseim.h	5612;"	d
BF_EIM_CS3GCR1_GBC	include/regseim.h	5720;"	d
BF_EIM_CS3GCR1_MUM	include/regseim.h	5348;"	d
BF_EIM_CS3GCR1_PSZ	include/regseim.h	5784;"	d
BF_EIM_CS3GCR1_RFL	include/regseim.h	5406;"	d
BF_EIM_CS3GCR1_SP	include/regseim.h	5638;"	d
BF_EIM_CS3GCR1_SRD	include/regseim.h	5322;"	d
BF_EIM_CS3GCR1_SWR	include/regseim.h	5296;"	d
BF_EIM_CS3GCR1_WC	include/regseim.h	5521;"	d
BF_EIM_CS3GCR1_WFL	include/regseim.h	5377;"	d
BF_EIM_CS3GCR1_WP	include/regseim.h	5746;"	d
BF_EIM_CS3GCR2_ADH	include/regseim.h	5860;"	d
BF_EIM_CS3GCR2_DAE	include/regseim.h	5918;"	d
BF_EIM_CS3GCR2_DAP	include/regseim.h	5944;"	d
BF_EIM_CS3GCR2_DAPS	include/regseim.h	5891;"	d
BF_EIM_CS3GCR2_MUX16_BYP_GRANT	include/regseim.h	5969;"	d
BF_EIM_CS3RCR1_OEA	include/regseim.h	6137;"	d
BF_EIM_CS3RCR1_OEN	include/regseim.h	6106;"	d
BF_EIM_CS3RCR1_RADVA	include/regseim.h	6214;"	d
BF_EIM_CS3RCR1_RADVN	include/regseim.h	6164;"	d
BF_EIM_CS3RCR1_RAL	include/regseim.h	6186;"	d
BF_EIM_CS3RCR1_RCSA	include/regseim.h	6078;"	d
BF_EIM_CS3RCR1_RCSN	include/regseim.h	6050;"	d
BF_EIM_CS3RCR1_RWSC	include/regseim.h	6253;"	d
BF_EIM_CS3RCR2_APR	include/regseim.h	6466;"	d
BF_EIM_CS3RCR2_PAT	include/regseim.h	6442;"	d
BF_EIM_CS3RCR2_RBE	include/regseim.h	6353;"	d
BF_EIM_CS3RCR2_RBEA	include/regseim.h	6381;"	d
BF_EIM_CS3RCR2_RBEN	include/regseim.h	6329;"	d
BF_EIM_CS3RCR2_RL	include/regseim.h	6409;"	d
BF_EIM_CS3WCR1_WADVA	include/regseim.h	6741;"	d
BF_EIM_CS3WCR1_WADVN	include/regseim.h	6713;"	d
BF_EIM_CS3WCR1_WAL	include/regseim.h	6823;"	d
BF_EIM_CS3WCR1_WBEA	include/regseim.h	6687;"	d
BF_EIM_CS3WCR1_WBED	include/regseim.h	6801;"	d
BF_EIM_CS3WCR1_WBEN	include/regseim.h	6658;"	d
BF_EIM_CS3WCR1_WCSA	include/regseim.h	6573;"	d
BF_EIM_CS3WCR1_WCSN	include/regseim.h	6544;"	d
BF_EIM_CS3WCR1_WEA	include/regseim.h	6632;"	d
BF_EIM_CS3WCR1_WEN	include/regseim.h	6602;"	d
BF_EIM_CS3WCR1_WWSC	include/regseim.h	6780;"	d
BF_EIM_CS3WCR2_WBCDD	include/regseim.h	6886;"	d
BF_EIM_CS4GCR1_AUS	include/regseim.h	7394;"	d
BF_EIM_CS4GCR1_BCD	include/regseim.h	7252;"	d
BF_EIM_CS4GCR1_BCS	include/regseim.h	7282;"	d
BF_EIM_CS4GCR1_BL	include/regseim.h	7198;"	d
BF_EIM_CS4GCR1_CRE	include/regseim.h	7133;"	d
BF_EIM_CS4GCR1_CREP	include/regseim.h	7161;"	d
BF_EIM_CS4GCR1_CSEN	include/regseim.h	6972;"	d
BF_EIM_CS4GCR1_CSREC	include/regseim.h	7369;"	d
BF_EIM_CS4GCR1_DSZ	include/regseim.h	7314;"	d
BF_EIM_CS4GCR1_GBC	include/regseim.h	7422;"	d
BF_EIM_CS4GCR1_MUM	include/regseim.h	7050;"	d
BF_EIM_CS4GCR1_PSZ	include/regseim.h	7486;"	d
BF_EIM_CS4GCR1_RFL	include/regseim.h	7108;"	d
BF_EIM_CS4GCR1_SP	include/regseim.h	7340;"	d
BF_EIM_CS4GCR1_SRD	include/regseim.h	7024;"	d
BF_EIM_CS4GCR1_SWR	include/regseim.h	6998;"	d
BF_EIM_CS4GCR1_WC	include/regseim.h	7223;"	d
BF_EIM_CS4GCR1_WFL	include/regseim.h	7079;"	d
BF_EIM_CS4GCR1_WP	include/regseim.h	7448;"	d
BF_EIM_CS4GCR2_ADH	include/regseim.h	7562;"	d
BF_EIM_CS4GCR2_DAE	include/regseim.h	7620;"	d
BF_EIM_CS4GCR2_DAP	include/regseim.h	7646;"	d
BF_EIM_CS4GCR2_DAPS	include/regseim.h	7593;"	d
BF_EIM_CS4GCR2_MUX16_BYP_GRANT	include/regseim.h	7671;"	d
BF_EIM_CS4RCR1_OEA	include/regseim.h	7839;"	d
BF_EIM_CS4RCR1_OEN	include/regseim.h	7808;"	d
BF_EIM_CS4RCR1_RADVA	include/regseim.h	7916;"	d
BF_EIM_CS4RCR1_RADVN	include/regseim.h	7866;"	d
BF_EIM_CS4RCR1_RAL	include/regseim.h	7888;"	d
BF_EIM_CS4RCR1_RCSA	include/regseim.h	7780;"	d
BF_EIM_CS4RCR1_RCSN	include/regseim.h	7752;"	d
BF_EIM_CS4RCR1_RWSC	include/regseim.h	7955;"	d
BF_EIM_CS4RCR2_APR	include/regseim.h	8168;"	d
BF_EIM_CS4RCR2_PAT	include/regseim.h	8144;"	d
BF_EIM_CS4RCR2_RBE	include/regseim.h	8055;"	d
BF_EIM_CS4RCR2_RBEA	include/regseim.h	8083;"	d
BF_EIM_CS4RCR2_RBEN	include/regseim.h	8031;"	d
BF_EIM_CS4RCR2_RL	include/regseim.h	8111;"	d
BF_EIM_CS4WCR1_WADVA	include/regseim.h	8443;"	d
BF_EIM_CS4WCR1_WADVN	include/regseim.h	8415;"	d
BF_EIM_CS4WCR1_WAL	include/regseim.h	8525;"	d
BF_EIM_CS4WCR1_WBEA	include/regseim.h	8389;"	d
BF_EIM_CS4WCR1_WBED	include/regseim.h	8503;"	d
BF_EIM_CS4WCR1_WBEN	include/regseim.h	8360;"	d
BF_EIM_CS4WCR1_WCSA	include/regseim.h	8275;"	d
BF_EIM_CS4WCR1_WCSN	include/regseim.h	8246;"	d
BF_EIM_CS4WCR1_WEA	include/regseim.h	8334;"	d
BF_EIM_CS4WCR1_WEN	include/regseim.h	8304;"	d
BF_EIM_CS4WCR1_WWSC	include/regseim.h	8482;"	d
BF_EIM_CS4WCR2_WBCDD	include/regseim.h	8588;"	d
BF_EIM_CS5GCR1_AUS	include/regseim.h	9096;"	d
BF_EIM_CS5GCR1_BCD	include/regseim.h	8954;"	d
BF_EIM_CS5GCR1_BCS	include/regseim.h	8984;"	d
BF_EIM_CS5GCR1_BL	include/regseim.h	8900;"	d
BF_EIM_CS5GCR1_CRE	include/regseim.h	8835;"	d
BF_EIM_CS5GCR1_CREP	include/regseim.h	8863;"	d
BF_EIM_CS5GCR1_CSEN	include/regseim.h	8674;"	d
BF_EIM_CS5GCR1_CSREC	include/regseim.h	9071;"	d
BF_EIM_CS5GCR1_DSZ	include/regseim.h	9016;"	d
BF_EIM_CS5GCR1_GBC	include/regseim.h	9124;"	d
BF_EIM_CS5GCR1_MUM	include/regseim.h	8752;"	d
BF_EIM_CS5GCR1_PSZ	include/regseim.h	9188;"	d
BF_EIM_CS5GCR1_RFL	include/regseim.h	8810;"	d
BF_EIM_CS5GCR1_SP	include/regseim.h	9042;"	d
BF_EIM_CS5GCR1_SRD	include/regseim.h	8726;"	d
BF_EIM_CS5GCR1_SWR	include/regseim.h	8700;"	d
BF_EIM_CS5GCR1_WC	include/regseim.h	8925;"	d
BF_EIM_CS5GCR1_WFL	include/regseim.h	8781;"	d
BF_EIM_CS5GCR1_WP	include/regseim.h	9150;"	d
BF_EIM_CS5GCR2_ADH	include/regseim.h	9264;"	d
BF_EIM_CS5GCR2_DAE	include/regseim.h	9322;"	d
BF_EIM_CS5GCR2_DAP	include/regseim.h	9348;"	d
BF_EIM_CS5GCR2_DAPS	include/regseim.h	9295;"	d
BF_EIM_CS5GCR2_MUX16_BYP_GRANT	include/regseim.h	9373;"	d
BF_EIM_CS5RCR1_OEA	include/regseim.h	9541;"	d
BF_EIM_CS5RCR1_OEN	include/regseim.h	9510;"	d
BF_EIM_CS5RCR1_RADVA	include/regseim.h	9618;"	d
BF_EIM_CS5RCR1_RADVN	include/regseim.h	9568;"	d
BF_EIM_CS5RCR1_RAL	include/regseim.h	9590;"	d
BF_EIM_CS5RCR1_RCSA	include/regseim.h	9482;"	d
BF_EIM_CS5RCR1_RCSN	include/regseim.h	9454;"	d
BF_EIM_CS5RCR1_RWSC	include/regseim.h	9657;"	d
BF_EIM_CS5RCR2_APR	include/regseim.h	9870;"	d
BF_EIM_CS5RCR2_PAT	include/regseim.h	9846;"	d
BF_EIM_CS5RCR2_RBE	include/regseim.h	9757;"	d
BF_EIM_CS5RCR2_RBEA	include/regseim.h	9785;"	d
BF_EIM_CS5RCR2_RBEN	include/regseim.h	9733;"	d
BF_EIM_CS5RCR2_RL	include/regseim.h	9813;"	d
BF_EIM_CS5WCR1_WADVA	include/regseim.h	10145;"	d
BF_EIM_CS5WCR1_WADVN	include/regseim.h	10117;"	d
BF_EIM_CS5WCR1_WAL	include/regseim.h	10227;"	d
BF_EIM_CS5WCR1_WBEA	include/regseim.h	10091;"	d
BF_EIM_CS5WCR1_WBED	include/regseim.h	10205;"	d
BF_EIM_CS5WCR1_WBEN	include/regseim.h	10062;"	d
BF_EIM_CS5WCR1_WCSA	include/regseim.h	9977;"	d
BF_EIM_CS5WCR1_WCSN	include/regseim.h	9948;"	d
BF_EIM_CS5WCR1_WEA	include/regseim.h	10036;"	d
BF_EIM_CS5WCR1_WEN	include/regseim.h	10006;"	d
BF_EIM_CS5WCR1_WWSC	include/regseim.h	10184;"	d
BF_EIM_CS5WCR2_WBCDD	include/regseim.h	10290;"	d
BF_EIM_DCR_DLL_CTRL_ENABLE	include/regseim.h	10616;"	d
BF_EIM_DCR_DLL_CTRL_GATE_UPDATE	include/regseim.h	10720;"	d
BF_EIM_DCR_DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	10785;"	d
BF_EIM_DCR_DLL_CTRL_REF_UPDATE_INT	include/regseim.h	10831;"	d
BF_EIM_DCR_DLL_CTRL_RESET	include/regseim.h	10638;"	d
BF_EIM_DCR_DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	10662;"	d
BF_EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	10686;"	d
BF_EIM_DCR_DLL_CTRL_SLV_OVERRIDE	include/regseim.h	10743;"	d
BF_EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	10764;"	d
BF_EIM_DCR_DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	10808;"	d
BF_EIM_EAR_ERROR_ADDR	include/regseim.h	11156;"	d
BF_EIM_WCR_BCM	include/regseim.h	10369;"	d
BF_EIM_WCR_CONT_BCLK_SEL	include/regseim.h	10423;"	d
BF_EIM_WCR_FRUN_ACLK_EN	include/regseim.h	10544;"	d
BF_EIM_WCR_GBCD	include/regseim.h	10398;"	d
BF_EIM_WCR_INTEN	include/regseim.h	10449;"	d
BF_EIM_WCR_INTPOL	include/regseim.h	10473;"	d
BF_EIM_WCR_WDOG_EN	include/regseim.h	10498;"	d
BF_EIM_WCR_WDOG_LIMIT	include/regseim.h	10526;"	d
BF_EIM_WIAR_ACLK_EN	include/regseim.h	11095;"	d
BF_EIM_WIAR_ERRST	include/regseim.h	11070;"	d
BF_EIM_WIAR_INT	include/regseim.h	11042;"	d
BF_EIM_WIAR_IPS_ACK	include/regseim.h	11020;"	d
BF_EIM_WIAR_IPS_REQ	include/regseim.h	10994;"	d
BF_RD	include/regs.h	113;"	d
BF_RDn	include/regs.h	219;"	d
BF_SDMAARM_CHN0ADDR_CHN0ADDR	include/regssdmaarm.h	1733;"	d
BF_SDMAARM_CHN0ADDR_SMSZ	include/regssdmaarm.h	1762;"	d
BF_SDMAARM_CHNENBLn_ENBLN	include/regssdmaarm.h	2484;"	d
BF_SDMAARM_CONFIG_ACR	include/regssdmaarm.h	1023;"	d
BF_SDMAARM_CONFIG_CSM	include/regssdmaarm.h	996;"	d
BF_SDMAARM_CONFIG_DSPDMA	include/regssdmaarm.h	1072;"	d
BF_SDMAARM_CONFIG_RTDOBS	include/regssdmaarm.h	1048;"	d
BF_SDMAARM_DSPOVR_DO	include/regssdmaarm.h	452;"	d
BF_SDMAARM_EVTOVR_EO	include/regssdmaarm.h	387;"	d
BF_SDMAARM_EVTPEND_EP	include/regssdmaarm.h	581;"	d
BF_SDMAARM_HOSTOVR_HO	include/regssdmaarm.h	514;"	d
BF_SDMAARM_HSTART_HSTART_HE	include/regssdmaarm.h	326;"	d
BF_SDMAARM_ILLINSTADDR_ILLINSTADDR	include/regssdmaarm.h	1666;"	d
BF_SDMAARM_INTRMASK_HIMASK	include/regssdmaarm.h	765;"	d
BF_SDMAARM_INTR_HI	include/regssdmaarm.h	192;"	d
BF_SDMAARM_MC0PTR_MC0PTR	include/regssdmaarm.h	126;"	d
BF_SDMAARM_ONCE_CMD_CMD	include/regssdmaarm.h	1603;"	d
BF_SDMAARM_ONCE_DATA_DATA	include/regssdmaarm.h	1296;"	d
BF_SDMAARM_ONCE_ENB_ENB	include/regssdmaarm.h	1236;"	d
BF_SDMAARM_ONCE_INSTR_INSTR	include/regssdmaarm.h	1357;"	d
BF_SDMAARM_SDMA_CHNPRIn_CHNPRIN	include/regssdmaarm.h	2417;"	d
BF_SDMAARM_SDMA_LOCK_LOCK	include/regssdmaarm.h	1144;"	d
BF_SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR	include/regssdmaarm.h	1170;"	d
BF_SDMAARM_STOP_STAT_HE	include/regssdmaarm.h	255;"	d
BF_SDMAARM_XTRIG_CONF1_CNF0	include/regssdmaarm.h	1971;"	d
BF_SDMAARM_XTRIG_CONF1_CNF1	include/regssdmaarm.h	2018;"	d
BF_SDMAARM_XTRIG_CONF1_CNF2	include/regssdmaarm.h	2065;"	d
BF_SDMAARM_XTRIG_CONF1_CNF3	include/regssdmaarm.h	2112;"	d
BF_SDMAARM_XTRIG_CONF1_NUM0	include/regssdmaarm.h	1945;"	d
BF_SDMAARM_XTRIG_CONF1_NUM1	include/regssdmaarm.h	1992;"	d
BF_SDMAARM_XTRIG_CONF1_NUM2	include/regssdmaarm.h	2039;"	d
BF_SDMAARM_XTRIG_CONF1_NUM3	include/regssdmaarm.h	2086;"	d
BF_SDMAARM_XTRIG_CONF2_CNF4	include/regssdmaarm.h	2210;"	d
BF_SDMAARM_XTRIG_CONF2_CNF5	include/regssdmaarm.h	2257;"	d
BF_SDMAARM_XTRIG_CONF2_CNF6	include/regssdmaarm.h	2304;"	d
BF_SDMAARM_XTRIG_CONF2_CNF7	include/regssdmaarm.h	2351;"	d
BF_SDMAARM_XTRIG_CONF2_NUM4	include/regssdmaarm.h	2184;"	d
BF_SDMAARM_XTRIG_CONF2_NUM5	include/regssdmaarm.h	2231;"	d
BF_SDMAARM_XTRIG_CONF2_NUM6	include/regssdmaarm.h	2278;"	d
BF_SDMAARM_XTRIG_CONF2_NUM7	include/regssdmaarm.h	2325;"	d
BF_SET	include/regs.h	102;"	d
BF_SETV	include/regs.h	106;"	d
BF_SETVn	include/regs.h	212;"	d
BF_SETn	include/regs.h	208;"	d
BF_TOG	include/regs.h	104;"	d
BF_TOGV	include/regs.h	108;"	d
BF_TOGVn	include/regs.h	214;"	d
BF_TOGn	include/regs.h	210;"	d
BF_WR	include/regs.h	114;"	d
BF_WRn	include/regs.h	220;"	d
BFn_CLR	include/regs.h	315;"	d
BFn_CLRV	include/regs.h	319;"	d
BFn_CLRVn	include/regs.h	425;"	d
BFn_CLRn	include/regs.h	421;"	d
BFn_CS1	include/regs.h	328;"	d
BFn_CS1n	include/regs.h	434;"	d
BFn_CS2	include/regs.h	332;"	d
BFn_CS2n	include/regs.h	438;"	d
BFn_CS3	include/regs.h	338;"	d
BFn_CS3n	include/regs.h	444;"	d
BFn_CS4	include/regs.h	346;"	d
BFn_CS4n	include/regs.h	452;"	d
BFn_CS5	include/regs.h	356;"	d
BFn_CS5n	include/regs.h	462;"	d
BFn_CS6	include/regs.h	368;"	d
BFn_CS6n	include/regs.h	474;"	d
BFn_CS7	include/regs.h	382;"	d
BFn_CS7n	include/regs.h	488;"	d
BFn_CS8	include/regs.h	398;"	d
BFn_CS8n	include/regs.h	504;"	d
BFn_RD	include/regs.h	325;"	d
BFn_RDn	include/regs.h	431;"	d
BFn_SET	include/regs.h	314;"	d
BFn_SETV	include/regs.h	318;"	d
BFn_SETVn	include/regs.h	424;"	d
BFn_SETn	include/regs.h	420;"	d
BFn_TOG	include/regs.h	316;"	d
BFn_TOGV	include/regs.h	320;"	d
BFn_TOGVn	include/regs.h	426;"	d
BFn_TOGn	include/regs.h	422;"	d
BFn_WR	include/regs.h	326;"	d
BFn_WRn	include/regs.h	432;"	d
BG_CCM_CACRR_ARM_PODF	include/regsccm.h	790;"	d
BG_CCM_CBCDR_AHB_PODF	include/regsccm.h	1016;"	d
BG_CCM_CBCDR_AXI_ALT_SEL	include/regsccm.h	956;"	d
BG_CCM_CBCDR_AXI_PODF	include/regsccm.h	1047;"	d
BG_CCM_CBCDR_AXI_SEL	include/regsccm.h	932;"	d
BG_CCM_CBCDR_IPG_PODF	include/regsccm.h	985;"	d
BG_CCM_CBCDR_MMDC_CH0_AXI_PODF	include/regsccm.h	1077;"	d
BG_CCM_CBCDR_MMDC_CH1_AXI_PODF	include/regsccm.h	908;"	d
BG_CCM_CBCDR_PERIPH2_CLK2_PODF	include/regsccm.h	877;"	d
BG_CCM_CBCDR_PERIPH2_CLK_SEL	include/regsccm.h	1126;"	d
BG_CCM_CBCDR_PERIPH_CLK2_PODF	include/regsccm.h	1156;"	d
BG_CCM_CBCDR_PERIPH_CLK_SEL	include/regsccm.h	1102;"	d
BG_CCM_CBCMR_GPU2D_CLK_SEL	include/regsccm.h	1396;"	d
BG_CCM_CBCMR_GPU2D_CORE_PODF	include/regsccm.h	1562;"	d
BG_CCM_CBCMR_GPU2D_CORE_SEL	include/regsccm.h	1270;"	d
BG_CCM_CBCMR_GPU3D_CORE_CLK_SEL	include/regsccm.h	1244;"	d
BG_CCM_CBCMR_GPU3D_CORE_PODF	include/regsccm.h	1532;"	d
BG_CCM_CBCMR_MLB_SYS_CLK_PODF	include/regsccm.h	1502;"	d
BG_CCM_CBCMR_PCIE_AXI_CLK_SEL	include/regsccm.h	1294;"	d
BG_CCM_CBCMR_PERIPH2_CLK2_SEL	include/regsccm.h	1446;"	d
BG_CCM_CBCMR_PERIPH_CLK2_SEL	include/regsccm.h	1344;"	d
BG_CCM_CBCMR_PRE_PERIPH2_CLK_SEL	include/regsccm.h	1472;"	d
BG_CCM_CBCMR_PRE_PERIPH_CLK_SEL	include/regsccm.h	1422;"	d
BG_CCM_CBCMR_VDOAXI_CLK_SEL	include/regsccm.h	1318;"	d
BG_CCM_CBCMR_VPU_AXI_CLK_SEL	include/regsccm.h	1370;"	d
BG_CCM_CCDR_MMDC_CH0_MASK	include/regsccm.h	350;"	d
BG_CCM_CCDR_MMDC_CH1_MASK	include/regsccm.h	325;"	d
BG_CCM_CCGR0_CG0	include/regsccm.h	5642;"	d
BG_CCM_CCGR0_CG1	include/regsccm.h	5662;"	d
BG_CCM_CCGR0_CG10	include/regsccm.h	5842;"	d
BG_CCM_CCGR0_CG11	include/regsccm.h	5862;"	d
BG_CCM_CCGR0_CG12	include/regsccm.h	5882;"	d
BG_CCM_CCGR0_CG13	include/regsccm.h	5902;"	d
BG_CCM_CCGR0_CG14	include/regsccm.h	5922;"	d
BG_CCM_CCGR0_CG15	include/regsccm.h	5942;"	d
BG_CCM_CCGR0_CG2	include/regsccm.h	5682;"	d
BG_CCM_CCGR0_CG3	include/regsccm.h	5702;"	d
BG_CCM_CCGR0_CG4	include/regsccm.h	5722;"	d
BG_CCM_CCGR0_CG5	include/regsccm.h	5742;"	d
BG_CCM_CCGR0_CG6	include/regsccm.h	5762;"	d
BG_CCM_CCGR0_CG7	include/regsccm.h	5782;"	d
BG_CCM_CCGR0_CG8	include/regsccm.h	5802;"	d
BG_CCM_CCGR0_CG9	include/regsccm.h	5822;"	d
BG_CCM_CCGR1_CG0	include/regsccm.h	6022;"	d
BG_CCM_CCGR1_CG1	include/regsccm.h	6042;"	d
BG_CCM_CCGR1_CG10	include/regsccm.h	6222;"	d
BG_CCM_CCGR1_CG11	include/regsccm.h	6242;"	d
BG_CCM_CCGR1_CG12	include/regsccm.h	6263;"	d
BG_CCM_CCGR1_CG13	include/regsccm.h	6283;"	d
BG_CCM_CCGR1_CG14	include/regsccm.h	6303;"	d
BG_CCM_CCGR1_CG15	include/regsccm.h	6323;"	d
BG_CCM_CCGR1_CG2	include/regsccm.h	6062;"	d
BG_CCM_CCGR1_CG3	include/regsccm.h	6082;"	d
BG_CCM_CCGR1_CG4	include/regsccm.h	6102;"	d
BG_CCM_CCGR1_CG5	include/regsccm.h	6122;"	d
BG_CCM_CCGR1_CG6	include/regsccm.h	6142;"	d
BG_CCM_CCGR1_CG7	include/regsccm.h	6162;"	d
BG_CCM_CCGR1_CG8	include/regsccm.h	6182;"	d
BG_CCM_CCGR1_CG9	include/regsccm.h	6202;"	d
BG_CCM_CCGR2_CG0	include/regsccm.h	6403;"	d
BG_CCM_CCGR2_CG1	include/regsccm.h	6423;"	d
BG_CCM_CCGR2_CG10	include/regsccm.h	6603;"	d
BG_CCM_CCGR2_CG11	include/regsccm.h	6623;"	d
BG_CCM_CCGR2_CG12	include/regsccm.h	6643;"	d
BG_CCM_CCGR2_CG13	include/regsccm.h	6663;"	d
BG_CCM_CCGR2_CG14	include/regsccm.h	6683;"	d
BG_CCM_CCGR2_CG15	include/regsccm.h	6703;"	d
BG_CCM_CCGR2_CG2	include/regsccm.h	6443;"	d
BG_CCM_CCGR2_CG3	include/regsccm.h	6463;"	d
BG_CCM_CCGR2_CG4	include/regsccm.h	6483;"	d
BG_CCM_CCGR2_CG5	include/regsccm.h	6503;"	d
BG_CCM_CCGR2_CG6	include/regsccm.h	6523;"	d
BG_CCM_CCGR2_CG7	include/regsccm.h	6543;"	d
BG_CCM_CCGR2_CG8	include/regsccm.h	6563;"	d
BG_CCM_CCGR2_CG9	include/regsccm.h	6583;"	d
BG_CCM_CCGR3_CG0	include/regsccm.h	6783;"	d
BG_CCM_CCGR3_CG1	include/regsccm.h	6803;"	d
BG_CCM_CCGR3_CG10	include/regsccm.h	6983;"	d
BG_CCM_CCGR3_CG11	include/regsccm.h	7003;"	d
BG_CCM_CCGR3_CG12	include/regsccm.h	7023;"	d
BG_CCM_CCGR3_CG13	include/regsccm.h	7043;"	d
BG_CCM_CCGR3_CG14	include/regsccm.h	7063;"	d
BG_CCM_CCGR3_CG15	include/regsccm.h	7085;"	d
BG_CCM_CCGR3_CG2	include/regsccm.h	6823;"	d
BG_CCM_CCGR3_CG3	include/regsccm.h	6843;"	d
BG_CCM_CCGR3_CG4	include/regsccm.h	6863;"	d
BG_CCM_CCGR3_CG5	include/regsccm.h	6883;"	d
BG_CCM_CCGR3_CG6	include/regsccm.h	6903;"	d
BG_CCM_CCGR3_CG7	include/regsccm.h	6923;"	d
BG_CCM_CCGR3_CG8	include/regsccm.h	6943;"	d
BG_CCM_CCGR3_CG9	include/regsccm.h	6963;"	d
BG_CCM_CCGR4_CG0	include/regsccm.h	7165;"	d
BG_CCM_CCGR4_CG1	include/regsccm.h	7185;"	d
BG_CCM_CCGR4_CG10	include/regsccm.h	7365;"	d
BG_CCM_CCGR4_CG11	include/regsccm.h	7385;"	d
BG_CCM_CCGR4_CG12	include/regsccm.h	7405;"	d
BG_CCM_CCGR4_CG13	include/regsccm.h	7425;"	d
BG_CCM_CCGR4_CG14	include/regsccm.h	7445;"	d
BG_CCM_CCGR4_CG15	include/regsccm.h	7465;"	d
BG_CCM_CCGR4_CG2	include/regsccm.h	7205;"	d
BG_CCM_CCGR4_CG3	include/regsccm.h	7225;"	d
BG_CCM_CCGR4_CG4	include/regsccm.h	7245;"	d
BG_CCM_CCGR4_CG5	include/regsccm.h	7265;"	d
BG_CCM_CCGR4_CG6	include/regsccm.h	7285;"	d
BG_CCM_CCGR4_CG7	include/regsccm.h	7305;"	d
BG_CCM_CCGR4_CG8	include/regsccm.h	7325;"	d
BG_CCM_CCGR4_CG9	include/regsccm.h	7345;"	d
BG_CCM_CCGR5_CG0	include/regsccm.h	7545;"	d
BG_CCM_CCGR5_CG1	include/regsccm.h	7565;"	d
BG_CCM_CCGR5_CG10	include/regsccm.h	7745;"	d
BG_CCM_CCGR5_CG11	include/regsccm.h	7765;"	d
BG_CCM_CCGR5_CG12	include/regsccm.h	7785;"	d
BG_CCM_CCGR5_CG13	include/regsccm.h	7805;"	d
BG_CCM_CCGR5_CG14	include/regsccm.h	7825;"	d
BG_CCM_CCGR5_CG15	include/regsccm.h	7845;"	d
BG_CCM_CCGR5_CG2	include/regsccm.h	7585;"	d
BG_CCM_CCGR5_CG3	include/regsccm.h	7605;"	d
BG_CCM_CCGR5_CG4	include/regsccm.h	7625;"	d
BG_CCM_CCGR5_CG5	include/regsccm.h	7645;"	d
BG_CCM_CCGR5_CG6	include/regsccm.h	7665;"	d
BG_CCM_CCGR5_CG7	include/regsccm.h	7685;"	d
BG_CCM_CCGR5_CG8	include/regsccm.h	7705;"	d
BG_CCM_CCGR5_CG9	include/regsccm.h	7725;"	d
BG_CCM_CCGR6_CG0	include/regsccm.h	7925;"	d
BG_CCM_CCGR6_CG1	include/regsccm.h	7945;"	d
BG_CCM_CCGR6_CG10	include/regsccm.h	8125;"	d
BG_CCM_CCGR6_CG11	include/regsccm.h	8145;"	d
BG_CCM_CCGR6_CG12	include/regsccm.h	8165;"	d
BG_CCM_CCGR6_CG13	include/regsccm.h	8185;"	d
BG_CCM_CCGR6_CG14	include/regsccm.h	8205;"	d
BG_CCM_CCGR6_CG15	include/regsccm.h	8225;"	d
BG_CCM_CCGR6_CG2	include/regsccm.h	7965;"	d
BG_CCM_CCGR6_CG3	include/regsccm.h	7985;"	d
BG_CCM_CCGR6_CG4	include/regsccm.h	8005;"	d
BG_CCM_CCGR6_CG5	include/regsccm.h	8025;"	d
BG_CCM_CCGR6_CG6	include/regsccm.h	8045;"	d
BG_CCM_CCGR6_CG7	include/regsccm.h	8065;"	d
BG_CCM_CCGR6_CG8	include/regsccm.h	8085;"	d
BG_CCM_CCGR6_CG9	include/regsccm.h	8105;"	d
BG_CCM_CCOSR_CLKO1_DIV	include/regsccm.h	5256;"	d
BG_CCM_CCOSR_CLKO1_EN	include/regsccm.h	5280;"	d
BG_CCM_CCOSR_CLKO1_SEL	include/regsccm.h	5226;"	d
BG_CCM_CCOSR_CLKO2_DIV	include/regsccm.h	5386;"	d
BG_CCM_CCOSR_CLKO2_EN	include/regsccm.h	5410;"	d
BG_CCM_CCOSR_CLKO2_SEL	include/regsccm.h	5356;"	d
BG_CCM_CCOSR_CLKO_SEL	include/regsccm.h	5304;"	d
BG_CCM_CCR_COSC_EN	include/regsccm.h	174;"	d
BG_CCM_CCR_OSCNT	include/regsccm.h	144;"	d
BG_CCM_CCR_RBC_EN	include/regsccm.h	253;"	d
BG_CCM_CCR_REG_BYPASS_COUNT	include/regsccm.h	227;"	d
BG_CCM_CCR_WB_COUNT	include/regsccm.h	201;"	d
BG_CCM_CCSR_PDF_307M_DIS_MASK	include/regsccm.h	640;"	d
BG_CCM_CCSR_PDF_396M_DIS_MASK	include/regsccm.h	615;"	d
BG_CCM_CCSR_PDF_508M_DIS_MASK	include/regsccm.h	690;"	d
BG_CCM_CCSR_PDF_528M_DIS_MASK	include/regsccm.h	665;"	d
BG_CCM_CCSR_PDF_540M_DIS_MASK	include/regsccm.h	715;"	d
BG_CCM_CCSR_PLL1_SW_CLK_SEL	include/regsccm.h	564;"	d
BG_CCM_CCSR_PLL2_SW_CLK_SEL	include/regsccm.h	536;"	d
BG_CCM_CCSR_PLL3_SW_CLK_SEL	include/regsccm.h	508;"	d
BG_CCM_CCSR_STEP_SEL	include/regsccm.h	590;"	d
BG_CCM_CDCDR_HSI_TX_CLK_SEL	include/regsccm.h	2998;"	d
BG_CCM_CDCDR_HSI_TX_PODF	include/regsccm.h	3028;"	d
BG_CCM_CDCDR_SPDIF0_CLK_PODF	include/regsccm.h	2948;"	d
BG_CCM_CDCDR_SPDIF0_CLK_PRED	include/regsccm.h	2974;"	d
BG_CCM_CDCDR_SPDIF0_CLK_SEL	include/regsccm.h	2924;"	d
BG_CCM_CDCDR_SPDIF1_CLK_PODF	include/regsccm.h	2873;"	d
BG_CCM_CDCDR_SPDIF1_CLK_PRED	include/regsccm.h	2899;"	d
BG_CCM_CDCDR_SPDIF1_CLK_SEL	include/regsccm.h	2849;"	d
BG_CCM_CDHIPR_AHB_PODF_BUSY	include/regsccm.h	3801;"	d
BG_CCM_CDHIPR_ARM_PODF_BUSY	include/regsccm.h	3889;"	d
BG_CCM_CDHIPR_AXI_PODF_BUSY	include/regsccm.h	3783;"	d
BG_CCM_CDHIPR_MMDC_CH0_PODF_BUSY	include/regsccm.h	3854;"	d
BG_CCM_CDHIPR_MMDC_CH1_PODF_BUSY	include/regsccm.h	3819;"	d
BG_CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY	include/regsccm.h	3836;"	d
BG_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY	include/regsccm.h	3871;"	d
BG_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	5531;"	d
BG_CCM_CGPR_FPL	include/regsccm.h	5554;"	d
BG_CCM_CGPR_MMDC_EXT_CLK_DIS	include/regsccm.h	5507;"	d
BG_CCM_CGPR_PMIC_DELAY_SCALER	include/regsccm.h	5483;"	d
BG_CCM_CHSCCDR_IPU1_DI0_CLK_SEL	include/regsccm.h	3106;"	d
BG_CCM_CHSCCDR_IPU1_DI0_PODF	include/regsccm.h	3136;"	d
BG_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	3165;"	d
BG_CCM_CHSCCDR_IPU1_DI1_CLK_SEL	include/regsccm.h	3193;"	d
BG_CCM_CHSCCDR_IPU1_DI1_PODF	include/regsccm.h	3223;"	d
BG_CCM_CHSCCDR_IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	3252;"	d
BG_CCM_CIMR_ARM_PODF_LOADED	include/regsccm.h	5136;"	d
BG_CCM_CIMR_MASK_AHB_PODF_LOADED	include/regsccm.h	5040;"	d
BG_CCM_CIMR_MASK_AXI_B_PODF_LOADED	include/regsccm.h	5000;"	d
BG_CCM_CIMR_MASK_AXI_PODF_LOADED	include/regsccm.h	4976;"	d
BG_CCM_CIMR_MASK_COSC_READY	include/regsccm.h	4952;"	d
BG_CCM_CIMR_MASK_LRF_PLL	include/regsccm.h	4928;"	d
BG_CCM_CIMR_MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	5112;"	d
BG_CCM_CIMR_MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	5064;"	d
BG_CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	5016;"	d
BG_CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	5088;"	d
BG_CCM_CISR_AHB_PODF_LOADED	include/regsccm.h	4751;"	d
BG_CCM_CISR_ARM_PODF_LOADED	include/regsccm.h	4848;"	d
BG_CCM_CISR_AXI_B_PODF_LOADED	include/regsccm.h	4711;"	d
BG_CCM_CISR_AXI_PODF_LOADED	include/regsccm.h	4687;"	d
BG_CCM_CISR_COSC_READY	include/regsccm.h	4663;"	d
BG_CCM_CISR_LRF_PLL	include/regsccm.h	4639;"	d
BG_CCM_CISR_MMDC_CH0_PODF_LOADED	include/regsccm.h	4823;"	d
BG_CCM_CISR_MMDC_CH1_PODF_LOADED	include/regsccm.h	4775;"	d
BG_CCM_CISR_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	4727;"	d
BG_CCM_CISR_PERIPH_CLK_SEL_LOADED	include/regsccm.h	4799;"	d
BG_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	include/regsccm.h	4234;"	d
BG_CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	4431;"	d
BG_CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	4457;"	d
BG_CCM_CLPCR_BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	4207;"	d
BG_CCM_CLPCR_COSC_PWRDOWN	include/regsccm.h	4381;"	d
BG_CCM_CLPCR_DIS_REF_OSC	include/regsccm.h	4296;"	d
BG_CCM_CLPCR_LPM	include/regsccm.h	4179;"	d
BG_CCM_CLPCR_MASK_CORE0_WFI	include/regsccm.h	4482;"	d
BG_CCM_CLPCR_MASK_CORE1_WFI	include/regsccm.h	4507;"	d
BG_CCM_CLPCR_MASK_L2CC_IDLE	include/regsccm.h	4557;"	d
BG_CCM_CLPCR_MASK_SCU_IDLE	include/regsccm.h	4532;"	d
BG_CCM_CLPCR_SBYOS	include/regsccm.h	4265;"	d
BG_CCM_CLPCR_STBY_COUNT	include/regsccm.h	4353;"	d
BG_CCM_CLPCR_VSTBY	include/regsccm.h	4324;"	d
BG_CCM_CLPCR_WB_PER_AT_LPM	include/regsccm.h	4405;"	d
BG_CCM_CMEOR_MOD_EN_OV_CAN1_CPI	include/regsccm.h	8529;"	d
BG_CCM_CMEOR_MOD_EN_OV_CAN2_CPI	include/regsccm.h	8504;"	d
BG_CCM_CMEOR_MOD_EN_OV_DAP	include/regsccm.h	8406;"	d
BG_CCM_CMEOR_MOD_EN_OV_EPIT	include/regsccm.h	8358;"	d
BG_CCM_CMEOR_MOD_EN_OV_GPT	include/regsccm.h	8333;"	d
BG_CCM_CMEOR_MOD_EN_OV_GPU2D	include/regsccm.h	8455;"	d
BG_CCM_CMEOR_MOD_EN_OV_GPU3D	include/regsccm.h	8479;"	d
BG_CCM_CMEOR_MOD_EN_OV_VDOA	include/regsccm.h	8308;"	d
BG_CCM_CMEOR_MOD_EN_OV_VPU	include/regsccm.h	8430;"	d
BG_CCM_CMEOR_MOD_EN_USDHC	include/regsccm.h	8382;"	d
BG_CCM_CS1CDR_ESAI_CLK_PODF	include/regsccm.h	2528;"	d
BG_CCM_CS1CDR_ESAI_CLK_PRED	include/regsccm.h	2443;"	d
BG_CCM_CS1CDR_SSI1_CLK_PODF	include/regsccm.h	2383;"	d
BG_CCM_CS1CDR_SSI1_CLK_PRED	include/regsccm.h	2413;"	d
BG_CCM_CS1CDR_SSI3_CLK_PODF	include/regsccm.h	2468;"	d
BG_CCM_CS1CDR_SSI3_CLK_PRED	include/regsccm.h	2498;"	d
BG_CCM_CS2CDR_ENFC_CLK_PODF	include/regsccm.h	2772;"	d
BG_CCM_CS2CDR_ENFC_CLK_PRED	include/regsccm.h	2747;"	d
BG_CCM_CS2CDR_ENFC_CLK_SEL	include/regsccm.h	2717;"	d
BG_CCM_CS2CDR_LDB_DI0_CLK_SEL	include/regsccm.h	2663;"	d
BG_CCM_CS2CDR_LDB_DI1_CLK_SEL	include/regsccm.h	2691;"	d
BG_CCM_CS2CDR_SSI2_CLK_PODF	include/regsccm.h	2605;"	d
BG_CCM_CS2CDR_SSI2_CLK_PRED	include/regsccm.h	2635;"	d
BG_CCM_CSCDR1_UART_CLK_PODF	include/regsccm.h	2157;"	d
BG_CCM_CSCDR1_USDHC1_PODF	include/regsccm.h	2187;"	d
BG_CCM_CSCDR1_USDHC2_PODF	include/regsccm.h	2217;"	d
BG_CCM_CSCDR1_USDHC3_PODF	include/regsccm.h	2247;"	d
BG_CCM_CSCDR1_USDHC4_PODF	include/regsccm.h	2277;"	d
BG_CCM_CSCDR1_VPU_AXI_PODF	include/regsccm.h	2307;"	d
BG_CCM_CSCDR2_ECSPI_CLK_PODF	include/regsccm.h	3504;"	d
BG_CCM_CSCDR2_EPDC_PIX_CLK_SEL	include/regsccm.h	3419;"	d
BG_CCM_CSCDR2_EPDC_PIX_PODF	include/regsccm.h	3449;"	d
BG_CCM_CSCDR2_EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	3478;"	d
BG_CCM_CSCDR2_LCDIF_PIX_CLK_SEL	include/regsccm.h	3332;"	d
BG_CCM_CSCDR2_LCDIF_PIX_PODF	include/regsccm.h	3362;"	d
BG_CCM_CSCDR2_LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	3391;"	d
BG_CCM_CSCDR3_EPDC_CLK_SEL	include/regsccm.h	3635;"	d
BG_CCM_CSCDR3_EPDC_PODF	include/regsccm.h	3666;"	d
BG_CCM_CSCDR3_IPU1_HSP_CLK_SEL	include/regsccm.h	3579;"	d
BG_CCM_CSCDR3_IPU1_HSP_PODF	include/regsccm.h	3609;"	d
BG_CCM_CSCMR1_ACLK_EIM_SLOW_PODF	include/regsccm.h	1874;"	d
BG_CCM_CSCMR1_ACLK_EIM_SLOW_SEL	include/regsccm.h	1926;"	d
BG_CCM_CSCMR1_ACLK_PODF	include/regsccm.h	1849;"	d
BG_CCM_CSCMR1_ACLK_SEL	include/regsccm.h	1900;"	d
BG_CCM_CSCMR1_PERCLK_PODF	include/regsccm.h	1653;"	d
BG_CCM_CSCMR1_SSI1_CLK_SEL	include/regsccm.h	1678;"	d
BG_CCM_CSCMR1_SSI2_CLK_SEL	include/regsccm.h	1703;"	d
BG_CCM_CSCMR1_SSI3_CLK_SEL	include/regsccm.h	1728;"	d
BG_CCM_CSCMR1_USDHC1_CLK_SEL	include/regsccm.h	1752;"	d
BG_CCM_CSCMR1_USDHC2_CLK_SEL	include/regsccm.h	1776;"	d
BG_CCM_CSCMR1_USDHC3_CLK_SEL	include/regsccm.h	1800;"	d
BG_CCM_CSCMR1_USDHC4_CLK_SEL	include/regsccm.h	1824;"	d
BG_CCM_CSCMR2_CAN_CLK_PODF	include/regsccm.h	2005;"	d
BG_CCM_CSCMR2_ESAI_CLK_SEL	include/regsccm.h	2078;"	d
BG_CCM_CSCMR2_LDB_DI0_IPU_DIV	include/regsccm.h	2029;"	d
BG_CCM_CSCMR2_LDB_DI1_IPU_DIV	include/regsccm.h	2053;"	d
BG_CCM_CSR_COSC_READY	include/regsccm.h	433;"	d
BG_CCM_CSR_REF_EN_B	include/regsccm.h	416;"	d
BG_CCM_CTOR_OBS_EN	include/regsccm.h	4089;"	d
BG_CCM_CTOR_OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	4065;"	d
BG_CCM_CTOR_OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	4010;"	d
BG_CCM_CTOR_OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	3971;"	d
BG_EIM_CS0GCR1_AUS	include/regseim.h	583;"	d
BG_EIM_CS0GCR1_BCD	include/regseim.h	441;"	d
BG_EIM_CS0GCR1_BCS	include/regseim.h	471;"	d
BG_EIM_CS0GCR1_BL	include/regseim.h	387;"	d
BG_EIM_CS0GCR1_CRE	include/regseim.h	322;"	d
BG_EIM_CS0GCR1_CREP	include/regseim.h	350;"	d
BG_EIM_CS0GCR1_CSEN	include/regseim.h	161;"	d
BG_EIM_CS0GCR1_CSREC	include/regseim.h	558;"	d
BG_EIM_CS0GCR1_DSZ	include/regseim.h	503;"	d
BG_EIM_CS0GCR1_GBC	include/regseim.h	611;"	d
BG_EIM_CS0GCR1_MUM	include/regseim.h	239;"	d
BG_EIM_CS0GCR1_PSZ	include/regseim.h	675;"	d
BG_EIM_CS0GCR1_RFL	include/regseim.h	297;"	d
BG_EIM_CS0GCR1_SP	include/regseim.h	529;"	d
BG_EIM_CS0GCR1_SRD	include/regseim.h	213;"	d
BG_EIM_CS0GCR1_SWR	include/regseim.h	187;"	d
BG_EIM_CS0GCR1_WC	include/regseim.h	412;"	d
BG_EIM_CS0GCR1_WFL	include/regseim.h	268;"	d
BG_EIM_CS0GCR1_WP	include/regseim.h	637;"	d
BG_EIM_CS0GCR2_ADH	include/regseim.h	751;"	d
BG_EIM_CS0GCR2_DAE	include/regseim.h	809;"	d
BG_EIM_CS0GCR2_DAP	include/regseim.h	835;"	d
BG_EIM_CS0GCR2_DAPS	include/regseim.h	782;"	d
BG_EIM_CS0GCR2_MUX16_BYP_GRANT	include/regseim.h	860;"	d
BG_EIM_CS0RCR1_OEA	include/regseim.h	1028;"	d
BG_EIM_CS0RCR1_OEN	include/regseim.h	997;"	d
BG_EIM_CS0RCR1_RADVA	include/regseim.h	1105;"	d
BG_EIM_CS0RCR1_RADVN	include/regseim.h	1055;"	d
BG_EIM_CS0RCR1_RAL	include/regseim.h	1077;"	d
BG_EIM_CS0RCR1_RCSA	include/regseim.h	969;"	d
BG_EIM_CS0RCR1_RCSN	include/regseim.h	941;"	d
BG_EIM_CS0RCR1_RWSC	include/regseim.h	1144;"	d
BG_EIM_CS0RCR2_APR	include/regseim.h	1357;"	d
BG_EIM_CS0RCR2_PAT	include/regseim.h	1333;"	d
BG_EIM_CS0RCR2_RBE	include/regseim.h	1244;"	d
BG_EIM_CS0RCR2_RBEA	include/regseim.h	1272;"	d
BG_EIM_CS0RCR2_RBEN	include/regseim.h	1220;"	d
BG_EIM_CS0RCR2_RL	include/regseim.h	1300;"	d
BG_EIM_CS0WCR1_WADVA	include/regseim.h	1632;"	d
BG_EIM_CS0WCR1_WADVN	include/regseim.h	1604;"	d
BG_EIM_CS0WCR1_WAL	include/regseim.h	1714;"	d
BG_EIM_CS0WCR1_WBEA	include/regseim.h	1578;"	d
BG_EIM_CS0WCR1_WBED	include/regseim.h	1692;"	d
BG_EIM_CS0WCR1_WBEN	include/regseim.h	1549;"	d
BG_EIM_CS0WCR1_WCSA	include/regseim.h	1464;"	d
BG_EIM_CS0WCR1_WCSN	include/regseim.h	1435;"	d
BG_EIM_CS0WCR1_WEA	include/regseim.h	1523;"	d
BG_EIM_CS0WCR1_WEN	include/regseim.h	1493;"	d
BG_EIM_CS0WCR1_WWSC	include/regseim.h	1671;"	d
BG_EIM_CS0WCR2_WBCDD	include/regseim.h	1777;"	d
BG_EIM_CS1GCR1_AUS	include/regseim.h	2285;"	d
BG_EIM_CS1GCR1_BCD	include/regseim.h	2143;"	d
BG_EIM_CS1GCR1_BCS	include/regseim.h	2173;"	d
BG_EIM_CS1GCR1_BL	include/regseim.h	2089;"	d
BG_EIM_CS1GCR1_CRE	include/regseim.h	2024;"	d
BG_EIM_CS1GCR1_CREP	include/regseim.h	2052;"	d
BG_EIM_CS1GCR1_CSEN	include/regseim.h	1863;"	d
BG_EIM_CS1GCR1_CSREC	include/regseim.h	2260;"	d
BG_EIM_CS1GCR1_DSZ	include/regseim.h	2205;"	d
BG_EIM_CS1GCR1_GBC	include/regseim.h	2313;"	d
BG_EIM_CS1GCR1_MUM	include/regseim.h	1941;"	d
BG_EIM_CS1GCR1_PSZ	include/regseim.h	2377;"	d
BG_EIM_CS1GCR1_RFL	include/regseim.h	1999;"	d
BG_EIM_CS1GCR1_SP	include/regseim.h	2231;"	d
BG_EIM_CS1GCR1_SRD	include/regseim.h	1915;"	d
BG_EIM_CS1GCR1_SWR	include/regseim.h	1889;"	d
BG_EIM_CS1GCR1_WC	include/regseim.h	2114;"	d
BG_EIM_CS1GCR1_WFL	include/regseim.h	1970;"	d
BG_EIM_CS1GCR1_WP	include/regseim.h	2339;"	d
BG_EIM_CS1GCR2_ADH	include/regseim.h	2453;"	d
BG_EIM_CS1GCR2_DAE	include/regseim.h	2511;"	d
BG_EIM_CS1GCR2_DAP	include/regseim.h	2537;"	d
BG_EIM_CS1GCR2_DAPS	include/regseim.h	2484;"	d
BG_EIM_CS1GCR2_MUX16_BYP_GRANT	include/regseim.h	2562;"	d
BG_EIM_CS1RCR1_OEA	include/regseim.h	2730;"	d
BG_EIM_CS1RCR1_OEN	include/regseim.h	2699;"	d
BG_EIM_CS1RCR1_RADVA	include/regseim.h	2807;"	d
BG_EIM_CS1RCR1_RADVN	include/regseim.h	2757;"	d
BG_EIM_CS1RCR1_RAL	include/regseim.h	2779;"	d
BG_EIM_CS1RCR1_RCSA	include/regseim.h	2671;"	d
BG_EIM_CS1RCR1_RCSN	include/regseim.h	2643;"	d
BG_EIM_CS1RCR1_RWSC	include/regseim.h	2846;"	d
BG_EIM_CS1RCR2_APR	include/regseim.h	3059;"	d
BG_EIM_CS1RCR2_PAT	include/regseim.h	3035;"	d
BG_EIM_CS1RCR2_RBE	include/regseim.h	2946;"	d
BG_EIM_CS1RCR2_RBEA	include/regseim.h	2974;"	d
BG_EIM_CS1RCR2_RBEN	include/regseim.h	2922;"	d
BG_EIM_CS1RCR2_RL	include/regseim.h	3002;"	d
BG_EIM_CS1WCR1_WADVA	include/regseim.h	3334;"	d
BG_EIM_CS1WCR1_WADVN	include/regseim.h	3306;"	d
BG_EIM_CS1WCR1_WAL	include/regseim.h	3416;"	d
BG_EIM_CS1WCR1_WBEA	include/regseim.h	3280;"	d
BG_EIM_CS1WCR1_WBED	include/regseim.h	3394;"	d
BG_EIM_CS1WCR1_WBEN	include/regseim.h	3251;"	d
BG_EIM_CS1WCR1_WCSA	include/regseim.h	3166;"	d
BG_EIM_CS1WCR1_WCSN	include/regseim.h	3137;"	d
BG_EIM_CS1WCR1_WEA	include/regseim.h	3225;"	d
BG_EIM_CS1WCR1_WEN	include/regseim.h	3195;"	d
BG_EIM_CS1WCR1_WWSC	include/regseim.h	3373;"	d
BG_EIM_CS1WCR2_WBCDD	include/regseim.h	3479;"	d
BG_EIM_CS2GCR1_AUS	include/regseim.h	3987;"	d
BG_EIM_CS2GCR1_BCD	include/regseim.h	3845;"	d
BG_EIM_CS2GCR1_BCS	include/regseim.h	3875;"	d
BG_EIM_CS2GCR1_BL	include/regseim.h	3791;"	d
BG_EIM_CS2GCR1_CRE	include/regseim.h	3726;"	d
BG_EIM_CS2GCR1_CREP	include/regseim.h	3754;"	d
BG_EIM_CS2GCR1_CSEN	include/regseim.h	3565;"	d
BG_EIM_CS2GCR1_CSREC	include/regseim.h	3962;"	d
BG_EIM_CS2GCR1_DSZ	include/regseim.h	3907;"	d
BG_EIM_CS2GCR1_GBC	include/regseim.h	4015;"	d
BG_EIM_CS2GCR1_MUM	include/regseim.h	3643;"	d
BG_EIM_CS2GCR1_PSZ	include/regseim.h	4079;"	d
BG_EIM_CS2GCR1_RFL	include/regseim.h	3701;"	d
BG_EIM_CS2GCR1_SP	include/regseim.h	3933;"	d
BG_EIM_CS2GCR1_SRD	include/regseim.h	3617;"	d
BG_EIM_CS2GCR1_SWR	include/regseim.h	3591;"	d
BG_EIM_CS2GCR1_WC	include/regseim.h	3816;"	d
BG_EIM_CS2GCR1_WFL	include/regseim.h	3672;"	d
BG_EIM_CS2GCR1_WP	include/regseim.h	4041;"	d
BG_EIM_CS2GCR2_ADH	include/regseim.h	4155;"	d
BG_EIM_CS2GCR2_DAE	include/regseim.h	4213;"	d
BG_EIM_CS2GCR2_DAP	include/regseim.h	4239;"	d
BG_EIM_CS2GCR2_DAPS	include/regseim.h	4186;"	d
BG_EIM_CS2GCR2_MUX16_BYP_GRANT	include/regseim.h	4264;"	d
BG_EIM_CS2RCR1_OEA	include/regseim.h	4432;"	d
BG_EIM_CS2RCR1_OEN	include/regseim.h	4401;"	d
BG_EIM_CS2RCR1_RADVA	include/regseim.h	4509;"	d
BG_EIM_CS2RCR1_RADVN	include/regseim.h	4459;"	d
BG_EIM_CS2RCR1_RAL	include/regseim.h	4481;"	d
BG_EIM_CS2RCR1_RCSA	include/regseim.h	4373;"	d
BG_EIM_CS2RCR1_RCSN	include/regseim.h	4345;"	d
BG_EIM_CS2RCR1_RWSC	include/regseim.h	4548;"	d
BG_EIM_CS2RCR2_APR	include/regseim.h	4761;"	d
BG_EIM_CS2RCR2_PAT	include/regseim.h	4737;"	d
BG_EIM_CS2RCR2_RBE	include/regseim.h	4648;"	d
BG_EIM_CS2RCR2_RBEA	include/regseim.h	4676;"	d
BG_EIM_CS2RCR2_RBEN	include/regseim.h	4624;"	d
BG_EIM_CS2RCR2_RL	include/regseim.h	4704;"	d
BG_EIM_CS2WCR1_WADVA	include/regseim.h	5036;"	d
BG_EIM_CS2WCR1_WADVN	include/regseim.h	5008;"	d
BG_EIM_CS2WCR1_WAL	include/regseim.h	5118;"	d
BG_EIM_CS2WCR1_WBEA	include/regseim.h	4982;"	d
BG_EIM_CS2WCR1_WBED	include/regseim.h	5096;"	d
BG_EIM_CS2WCR1_WBEN	include/regseim.h	4953;"	d
BG_EIM_CS2WCR1_WCSA	include/regseim.h	4868;"	d
BG_EIM_CS2WCR1_WCSN	include/regseim.h	4839;"	d
BG_EIM_CS2WCR1_WEA	include/regseim.h	4927;"	d
BG_EIM_CS2WCR1_WEN	include/regseim.h	4897;"	d
BG_EIM_CS2WCR1_WWSC	include/regseim.h	5075;"	d
BG_EIM_CS2WCR2_WBCDD	include/regseim.h	5181;"	d
BG_EIM_CS3GCR1_AUS	include/regseim.h	5689;"	d
BG_EIM_CS3GCR1_BCD	include/regseim.h	5547;"	d
BG_EIM_CS3GCR1_BCS	include/regseim.h	5577;"	d
BG_EIM_CS3GCR1_BL	include/regseim.h	5493;"	d
BG_EIM_CS3GCR1_CRE	include/regseim.h	5428;"	d
BG_EIM_CS3GCR1_CREP	include/regseim.h	5456;"	d
BG_EIM_CS3GCR1_CSEN	include/regseim.h	5267;"	d
BG_EIM_CS3GCR1_CSREC	include/regseim.h	5664;"	d
BG_EIM_CS3GCR1_DSZ	include/regseim.h	5609;"	d
BG_EIM_CS3GCR1_GBC	include/regseim.h	5717;"	d
BG_EIM_CS3GCR1_MUM	include/regseim.h	5345;"	d
BG_EIM_CS3GCR1_PSZ	include/regseim.h	5781;"	d
BG_EIM_CS3GCR1_RFL	include/regseim.h	5403;"	d
BG_EIM_CS3GCR1_SP	include/regseim.h	5635;"	d
BG_EIM_CS3GCR1_SRD	include/regseim.h	5319;"	d
BG_EIM_CS3GCR1_SWR	include/regseim.h	5293;"	d
BG_EIM_CS3GCR1_WC	include/regseim.h	5518;"	d
BG_EIM_CS3GCR1_WFL	include/regseim.h	5374;"	d
BG_EIM_CS3GCR1_WP	include/regseim.h	5743;"	d
BG_EIM_CS3GCR2_ADH	include/regseim.h	5857;"	d
BG_EIM_CS3GCR2_DAE	include/regseim.h	5915;"	d
BG_EIM_CS3GCR2_DAP	include/regseim.h	5941;"	d
BG_EIM_CS3GCR2_DAPS	include/regseim.h	5888;"	d
BG_EIM_CS3GCR2_MUX16_BYP_GRANT	include/regseim.h	5966;"	d
BG_EIM_CS3RCR1_OEA	include/regseim.h	6134;"	d
BG_EIM_CS3RCR1_OEN	include/regseim.h	6103;"	d
BG_EIM_CS3RCR1_RADVA	include/regseim.h	6211;"	d
BG_EIM_CS3RCR1_RADVN	include/regseim.h	6161;"	d
BG_EIM_CS3RCR1_RAL	include/regseim.h	6183;"	d
BG_EIM_CS3RCR1_RCSA	include/regseim.h	6075;"	d
BG_EIM_CS3RCR1_RCSN	include/regseim.h	6047;"	d
BG_EIM_CS3RCR1_RWSC	include/regseim.h	6250;"	d
BG_EIM_CS3RCR2_APR	include/regseim.h	6463;"	d
BG_EIM_CS3RCR2_PAT	include/regseim.h	6439;"	d
BG_EIM_CS3RCR2_RBE	include/regseim.h	6350;"	d
BG_EIM_CS3RCR2_RBEA	include/regseim.h	6378;"	d
BG_EIM_CS3RCR2_RBEN	include/regseim.h	6326;"	d
BG_EIM_CS3RCR2_RL	include/regseim.h	6406;"	d
BG_EIM_CS3WCR1_WADVA	include/regseim.h	6738;"	d
BG_EIM_CS3WCR1_WADVN	include/regseim.h	6710;"	d
BG_EIM_CS3WCR1_WAL	include/regseim.h	6820;"	d
BG_EIM_CS3WCR1_WBEA	include/regseim.h	6684;"	d
BG_EIM_CS3WCR1_WBED	include/regseim.h	6798;"	d
BG_EIM_CS3WCR1_WBEN	include/regseim.h	6655;"	d
BG_EIM_CS3WCR1_WCSA	include/regseim.h	6570;"	d
BG_EIM_CS3WCR1_WCSN	include/regseim.h	6541;"	d
BG_EIM_CS3WCR1_WEA	include/regseim.h	6629;"	d
BG_EIM_CS3WCR1_WEN	include/regseim.h	6599;"	d
BG_EIM_CS3WCR1_WWSC	include/regseim.h	6777;"	d
BG_EIM_CS3WCR2_WBCDD	include/regseim.h	6883;"	d
BG_EIM_CS4GCR1_AUS	include/regseim.h	7391;"	d
BG_EIM_CS4GCR1_BCD	include/regseim.h	7249;"	d
BG_EIM_CS4GCR1_BCS	include/regseim.h	7279;"	d
BG_EIM_CS4GCR1_BL	include/regseim.h	7195;"	d
BG_EIM_CS4GCR1_CRE	include/regseim.h	7130;"	d
BG_EIM_CS4GCR1_CREP	include/regseim.h	7158;"	d
BG_EIM_CS4GCR1_CSEN	include/regseim.h	6969;"	d
BG_EIM_CS4GCR1_CSREC	include/regseim.h	7366;"	d
BG_EIM_CS4GCR1_DSZ	include/regseim.h	7311;"	d
BG_EIM_CS4GCR1_GBC	include/regseim.h	7419;"	d
BG_EIM_CS4GCR1_MUM	include/regseim.h	7047;"	d
BG_EIM_CS4GCR1_PSZ	include/regseim.h	7483;"	d
BG_EIM_CS4GCR1_RFL	include/regseim.h	7105;"	d
BG_EIM_CS4GCR1_SP	include/regseim.h	7337;"	d
BG_EIM_CS4GCR1_SRD	include/regseim.h	7021;"	d
BG_EIM_CS4GCR1_SWR	include/regseim.h	6995;"	d
BG_EIM_CS4GCR1_WC	include/regseim.h	7220;"	d
BG_EIM_CS4GCR1_WFL	include/regseim.h	7076;"	d
BG_EIM_CS4GCR1_WP	include/regseim.h	7445;"	d
BG_EIM_CS4GCR2_ADH	include/regseim.h	7559;"	d
BG_EIM_CS4GCR2_DAE	include/regseim.h	7617;"	d
BG_EIM_CS4GCR2_DAP	include/regseim.h	7643;"	d
BG_EIM_CS4GCR2_DAPS	include/regseim.h	7590;"	d
BG_EIM_CS4GCR2_MUX16_BYP_GRANT	include/regseim.h	7668;"	d
BG_EIM_CS4RCR1_OEA	include/regseim.h	7836;"	d
BG_EIM_CS4RCR1_OEN	include/regseim.h	7805;"	d
BG_EIM_CS4RCR1_RADVA	include/regseim.h	7913;"	d
BG_EIM_CS4RCR1_RADVN	include/regseim.h	7863;"	d
BG_EIM_CS4RCR1_RAL	include/regseim.h	7885;"	d
BG_EIM_CS4RCR1_RCSA	include/regseim.h	7777;"	d
BG_EIM_CS4RCR1_RCSN	include/regseim.h	7749;"	d
BG_EIM_CS4RCR1_RWSC	include/regseim.h	7952;"	d
BG_EIM_CS4RCR2_APR	include/regseim.h	8165;"	d
BG_EIM_CS4RCR2_PAT	include/regseim.h	8141;"	d
BG_EIM_CS4RCR2_RBE	include/regseim.h	8052;"	d
BG_EIM_CS4RCR2_RBEA	include/regseim.h	8080;"	d
BG_EIM_CS4RCR2_RBEN	include/regseim.h	8028;"	d
BG_EIM_CS4RCR2_RL	include/regseim.h	8108;"	d
BG_EIM_CS4WCR1_WADVA	include/regseim.h	8440;"	d
BG_EIM_CS4WCR1_WADVN	include/regseim.h	8412;"	d
BG_EIM_CS4WCR1_WAL	include/regseim.h	8522;"	d
BG_EIM_CS4WCR1_WBEA	include/regseim.h	8386;"	d
BG_EIM_CS4WCR1_WBED	include/regseim.h	8500;"	d
BG_EIM_CS4WCR1_WBEN	include/regseim.h	8357;"	d
BG_EIM_CS4WCR1_WCSA	include/regseim.h	8272;"	d
BG_EIM_CS4WCR1_WCSN	include/regseim.h	8243;"	d
BG_EIM_CS4WCR1_WEA	include/regseim.h	8331;"	d
BG_EIM_CS4WCR1_WEN	include/regseim.h	8301;"	d
BG_EIM_CS4WCR1_WWSC	include/regseim.h	8479;"	d
BG_EIM_CS4WCR2_WBCDD	include/regseim.h	8585;"	d
BG_EIM_CS5GCR1_AUS	include/regseim.h	9093;"	d
BG_EIM_CS5GCR1_BCD	include/regseim.h	8951;"	d
BG_EIM_CS5GCR1_BCS	include/regseim.h	8981;"	d
BG_EIM_CS5GCR1_BL	include/regseim.h	8897;"	d
BG_EIM_CS5GCR1_CRE	include/regseim.h	8832;"	d
BG_EIM_CS5GCR1_CREP	include/regseim.h	8860;"	d
BG_EIM_CS5GCR1_CSEN	include/regseim.h	8671;"	d
BG_EIM_CS5GCR1_CSREC	include/regseim.h	9068;"	d
BG_EIM_CS5GCR1_DSZ	include/regseim.h	9013;"	d
BG_EIM_CS5GCR1_GBC	include/regseim.h	9121;"	d
BG_EIM_CS5GCR1_MUM	include/regseim.h	8749;"	d
BG_EIM_CS5GCR1_PSZ	include/regseim.h	9185;"	d
BG_EIM_CS5GCR1_RFL	include/regseim.h	8807;"	d
BG_EIM_CS5GCR1_SP	include/regseim.h	9039;"	d
BG_EIM_CS5GCR1_SRD	include/regseim.h	8723;"	d
BG_EIM_CS5GCR1_SWR	include/regseim.h	8697;"	d
BG_EIM_CS5GCR1_WC	include/regseim.h	8922;"	d
BG_EIM_CS5GCR1_WFL	include/regseim.h	8778;"	d
BG_EIM_CS5GCR1_WP	include/regseim.h	9147;"	d
BG_EIM_CS5GCR2_ADH	include/regseim.h	9261;"	d
BG_EIM_CS5GCR2_DAE	include/regseim.h	9319;"	d
BG_EIM_CS5GCR2_DAP	include/regseim.h	9345;"	d
BG_EIM_CS5GCR2_DAPS	include/regseim.h	9292;"	d
BG_EIM_CS5GCR2_MUX16_BYP_GRANT	include/regseim.h	9370;"	d
BG_EIM_CS5RCR1_OEA	include/regseim.h	9538;"	d
BG_EIM_CS5RCR1_OEN	include/regseim.h	9507;"	d
BG_EIM_CS5RCR1_RADVA	include/regseim.h	9615;"	d
BG_EIM_CS5RCR1_RADVN	include/regseim.h	9565;"	d
BG_EIM_CS5RCR1_RAL	include/regseim.h	9587;"	d
BG_EIM_CS5RCR1_RCSA	include/regseim.h	9479;"	d
BG_EIM_CS5RCR1_RCSN	include/regseim.h	9451;"	d
BG_EIM_CS5RCR1_RWSC	include/regseim.h	9654;"	d
BG_EIM_CS5RCR2_APR	include/regseim.h	9867;"	d
BG_EIM_CS5RCR2_PAT	include/regseim.h	9843;"	d
BG_EIM_CS5RCR2_RBE	include/regseim.h	9754;"	d
BG_EIM_CS5RCR2_RBEA	include/regseim.h	9782;"	d
BG_EIM_CS5RCR2_RBEN	include/regseim.h	9730;"	d
BG_EIM_CS5RCR2_RL	include/regseim.h	9810;"	d
BG_EIM_CS5WCR1_WADVA	include/regseim.h	10142;"	d
BG_EIM_CS5WCR1_WADVN	include/regseim.h	10114;"	d
BG_EIM_CS5WCR1_WAL	include/regseim.h	10224;"	d
BG_EIM_CS5WCR1_WBEA	include/regseim.h	10088;"	d
BG_EIM_CS5WCR1_WBED	include/regseim.h	10202;"	d
BG_EIM_CS5WCR1_WBEN	include/regseim.h	10059;"	d
BG_EIM_CS5WCR1_WCSA	include/regseim.h	9974;"	d
BG_EIM_CS5WCR1_WCSN	include/regseim.h	9945;"	d
BG_EIM_CS5WCR1_WEA	include/regseim.h	10033;"	d
BG_EIM_CS5WCR1_WEN	include/regseim.h	10003;"	d
BG_EIM_CS5WCR1_WWSC	include/regseim.h	10181;"	d
BG_EIM_CS5WCR2_WBCDD	include/regseim.h	10287;"	d
BG_EIM_DCR_DLL_CTRL_ENABLE	include/regseim.h	10613;"	d
BG_EIM_DCR_DLL_CTRL_GATE_UPDATE	include/regseim.h	10717;"	d
BG_EIM_DCR_DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	10782;"	d
BG_EIM_DCR_DLL_CTRL_REF_UPDATE_INT	include/regseim.h	10828;"	d
BG_EIM_DCR_DLL_CTRL_RESET	include/regseim.h	10635;"	d
BG_EIM_DCR_DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	10659;"	d
BG_EIM_DCR_DLL_CTRL_SLV_OFFSET	include/regseim.h	10703;"	d
BG_EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	10683;"	d
BG_EIM_DCR_DLL_CTRL_SLV_OVERRIDE	include/regseim.h	10740;"	d
BG_EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	10761;"	d
BG_EIM_DCR_DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	10805;"	d
BG_EIM_DSR_DLL_STS_REF_LOCK	include/regseim.h	10902;"	d
BG_EIM_DSR_DLL_STS_REF_SEL	include/regseim.h	10928;"	d
BG_EIM_DSR_DLL_STS_SLV_LOCK	include/regseim.h	10889;"	d
BG_EIM_DSR_DLL_STS_SLV_SEL	include/regseim.h	10916;"	d
BG_EIM_EAR_ERROR_ADDR	include/regseim.h	11153;"	d
BG_EIM_WCR_BCM	include/regseim.h	10366;"	d
BG_EIM_WCR_CONT_BCLK_SEL	include/regseim.h	10420;"	d
BG_EIM_WCR_FRUN_ACLK_EN	include/regseim.h	10541;"	d
BG_EIM_WCR_GBCD	include/regseim.h	10395;"	d
BG_EIM_WCR_INTEN	include/regseim.h	10446;"	d
BG_EIM_WCR_INTPOL	include/regseim.h	10470;"	d
BG_EIM_WCR_WDOG_EN	include/regseim.h	10495;"	d
BG_EIM_WCR_WDOG_LIMIT	include/regseim.h	10523;"	d
BG_EIM_WIAR_ACLK_EN	include/regseim.h	11092;"	d
BG_EIM_WIAR_ERRST	include/regseim.h	11067;"	d
BG_EIM_WIAR_INT	include/regseim.h	11039;"	d
BG_EIM_WIAR_IPS_ACK	include/regseim.h	11017;"	d
BG_EIM_WIAR_IPS_REQ	include/regseim.h	10991;"	d
BG_SDMAARM_CHN0ADDR_CHN0ADDR	include/regssdmaarm.h	1730;"	d
BG_SDMAARM_CHN0ADDR_SMSZ	include/regssdmaarm.h	1759;"	d
BG_SDMAARM_CHNENBLn_ENBLN	include/regssdmaarm.h	2481;"	d
BG_SDMAARM_CONFIG_ACR	include/regssdmaarm.h	1020;"	d
BG_SDMAARM_CONFIG_CSM	include/regssdmaarm.h	993;"	d
BG_SDMAARM_CONFIG_DSPDMA	include/regssdmaarm.h	1069;"	d
BG_SDMAARM_CONFIG_RTDOBS	include/regssdmaarm.h	1045;"	d
BG_SDMAARM_DSPOVR_DO	include/regssdmaarm.h	449;"	d
BG_SDMAARM_EVTERRDBG_CHNERR	include/regssdmaarm.h	923;"	d
BG_SDMAARM_EVTERR_CHNERR	include/regssdmaarm.h	708;"	d
BG_SDMAARM_EVTOVR_EO	include/regssdmaarm.h	384;"	d
BG_SDMAARM_EVTPEND_EP	include/regssdmaarm.h	578;"	d
BG_SDMAARM_EVT_MIRROR2_EVENTS	include/regssdmaarm.h	1878;"	d
BG_SDMAARM_EVT_MIRROR_EVENTS	include/regssdmaarm.h	1822;"	d
BG_SDMAARM_HOSTOVR_HO	include/regssdmaarm.h	511;"	d
BG_SDMAARM_HSTART_HSTART_HE	include/regssdmaarm.h	323;"	d
BG_SDMAARM_ILLINSTADDR_ILLINSTADDR	include/regssdmaarm.h	1663;"	d
BG_SDMAARM_INTRMASK_HIMASK	include/regssdmaarm.h	762;"	d
BG_SDMAARM_INTR_HI	include/regssdmaarm.h	189;"	d
BG_SDMAARM_MC0PTR_MC0PTR	include/regssdmaarm.h	123;"	d
BG_SDMAARM_ONCE_CMD_CMD	include/regssdmaarm.h	1600;"	d
BG_SDMAARM_ONCE_DATA_DATA	include/regssdmaarm.h	1293;"	d
BG_SDMAARM_ONCE_ENB_ENB	include/regssdmaarm.h	1233;"	d
BG_SDMAARM_ONCE_INSTR_INSTR	include/regssdmaarm.h	1354;"	d
BG_SDMAARM_ONCE_STAT_ECDR	include/regssdmaarm.h	1429;"	d
BG_SDMAARM_ONCE_STAT_EDR	include/regssdmaarm.h	1481;"	d
BG_SDMAARM_ONCE_STAT_MST	include/regssdmaarm.h	1445;"	d
BG_SDMAARM_ONCE_STAT_ODR	include/regssdmaarm.h	1469;"	d
BG_SDMAARM_ONCE_STAT_PST	include/regssdmaarm.h	1536;"	d
BG_SDMAARM_ONCE_STAT_RCV	include/regssdmaarm.h	1494;"	d
BG_SDMAARM_ONCE_STAT_SWB	include/regssdmaarm.h	1457;"	d
BG_SDMAARM_PSW_CCP	include/regssdmaarm.h	843;"	d
BG_SDMAARM_PSW_CCR	include/regssdmaarm.h	824;"	d
BG_SDMAARM_PSW_NCP	include/regssdmaarm.h	873;"	d
BG_SDMAARM_PSW_NCR	include/regssdmaarm.h	856;"	d
BG_SDMAARM_RESET_RESCHED	include/regssdmaarm.h	652;"	d
BG_SDMAARM_RESET_RESET	include/regssdmaarm.h	637;"	d
BG_SDMAARM_SDMA_CHNPRIn_CHNPRIN	include/regssdmaarm.h	2414;"	d
BG_SDMAARM_SDMA_LOCK_LOCK	include/regssdmaarm.h	1141;"	d
BG_SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR	include/regssdmaarm.h	1167;"	d
BG_SDMAARM_STOP_STAT_HE	include/regssdmaarm.h	252;"	d
BG_SDMAARM_XTRIG_CONF1_CNF0	include/regssdmaarm.h	1968;"	d
BG_SDMAARM_XTRIG_CONF1_CNF1	include/regssdmaarm.h	2015;"	d
BG_SDMAARM_XTRIG_CONF1_CNF2	include/regssdmaarm.h	2062;"	d
BG_SDMAARM_XTRIG_CONF1_CNF3	include/regssdmaarm.h	2109;"	d
BG_SDMAARM_XTRIG_CONF1_NUM0	include/regssdmaarm.h	1942;"	d
BG_SDMAARM_XTRIG_CONF1_NUM1	include/regssdmaarm.h	1989;"	d
BG_SDMAARM_XTRIG_CONF1_NUM2	include/regssdmaarm.h	2036;"	d
BG_SDMAARM_XTRIG_CONF1_NUM3	include/regssdmaarm.h	2083;"	d
BG_SDMAARM_XTRIG_CONF2_CNF4	include/regssdmaarm.h	2207;"	d
BG_SDMAARM_XTRIG_CONF2_CNF5	include/regssdmaarm.h	2254;"	d
BG_SDMAARM_XTRIG_CONF2_CNF6	include/regssdmaarm.h	2301;"	d
BG_SDMAARM_XTRIG_CONF2_CNF7	include/regssdmaarm.h	2348;"	d
BG_SDMAARM_XTRIG_CONF2_NUM4	include/regssdmaarm.h	2181;"	d
BG_SDMAARM_XTRIG_CONF2_NUM5	include/regssdmaarm.h	2228;"	d
BG_SDMAARM_XTRIG_CONF2_NUM6	include/regssdmaarm.h	2275;"	d
BG_SDMAARM_XTRIG_CONF2_NUM7	include/regssdmaarm.h	2322;"	d
BIT	flash_spi_drv/driver.c	/^		}BIT;$/;"	m	union:_flash_status_reg::__anon17	typeref:struct:_flash_status_reg::__anon17::__anon18	file:
BIT	include/fpga_reg_def.h	/^		}BIT;$/;"	m	union:_fpga_reg::__anon11	typeref:struct:_fpga_reg::__anon11::__anon12
BIT	include/fpga_reg_def.h	/^		}BIT;$/;"	m	union:_fpga_reg::__anon7	typeref:struct:_fpga_reg::__anon7::__anon8
BIT	include/fpga_reg_def.h	/^		}BIT;$/;"	m	union:_fpga_reg::__anon9	typeref:struct:_fpga_reg::__anon9::__anon10
BIT	spi_drv/driver.c	/^	}BIT;$/;"	m	union:_eeprom_status	typeref:struct:_eeprom_status::__anon5	file:
BIT3	include/fpga_reg_def.h	/^			u16 BIT3			: 1;$/;"	m	struct:_fpga_reg::__anon11::__anon12
BIVERSE_PANEL	include/fpga_reg_def.h	/^			u16	BIVERSE_PANEL	: 1;	    \/* BIT12	: biverse panel bias		*\/		$/;"	m	struct:_fpga_reg::__anon7::__anon8
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
BL	include/regseim.h	/^        unsigned BL : 3; \/\/!< [10:8] Burst Length.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
BLK_PROTECT	flash_spi_drv/driver.c	/^			u8	BLK_PROTECT		: 3;        \/* BIT2:4	: block protect			*\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
BM_CCM_CACRR_ARM_PODF	include/regsccm.h	787;"	d
BM_CCM_CBCDR_AHB_PODF	include/regsccm.h	1013;"	d
BM_CCM_CBCDR_AXI_ALT_SEL	include/regsccm.h	953;"	d
BM_CCM_CBCDR_AXI_PODF	include/regsccm.h	1044;"	d
BM_CCM_CBCDR_AXI_SEL	include/regsccm.h	929;"	d
BM_CCM_CBCDR_IPG_PODF	include/regsccm.h	982;"	d
BM_CCM_CBCDR_MMDC_CH0_AXI_PODF	include/regsccm.h	1074;"	d
BM_CCM_CBCDR_MMDC_CH1_AXI_PODF	include/regsccm.h	905;"	d
BM_CCM_CBCDR_PERIPH2_CLK2_PODF	include/regsccm.h	874;"	d
BM_CCM_CBCDR_PERIPH2_CLK_SEL	include/regsccm.h	1123;"	d
BM_CCM_CBCDR_PERIPH_CLK2_PODF	include/regsccm.h	1153;"	d
BM_CCM_CBCDR_PERIPH_CLK_SEL	include/regsccm.h	1099;"	d
BM_CCM_CBCMR_GPU2D_CLK_SEL	include/regsccm.h	1393;"	d
BM_CCM_CBCMR_GPU2D_CORE_PODF	include/regsccm.h	1559;"	d
BM_CCM_CBCMR_GPU2D_CORE_SEL	include/regsccm.h	1267;"	d
BM_CCM_CBCMR_GPU3D_CORE_CLK_SEL	include/regsccm.h	1241;"	d
BM_CCM_CBCMR_GPU3D_CORE_PODF	include/regsccm.h	1529;"	d
BM_CCM_CBCMR_MLB_SYS_CLK_PODF	include/regsccm.h	1499;"	d
BM_CCM_CBCMR_PCIE_AXI_CLK_SEL	include/regsccm.h	1291;"	d
BM_CCM_CBCMR_PERIPH2_CLK2_SEL	include/regsccm.h	1443;"	d
BM_CCM_CBCMR_PERIPH_CLK2_SEL	include/regsccm.h	1341;"	d
BM_CCM_CBCMR_PRE_PERIPH2_CLK_SEL	include/regsccm.h	1469;"	d
BM_CCM_CBCMR_PRE_PERIPH_CLK_SEL	include/regsccm.h	1419;"	d
BM_CCM_CBCMR_VDOAXI_CLK_SEL	include/regsccm.h	1315;"	d
BM_CCM_CBCMR_VPU_AXI_CLK_SEL	include/regsccm.h	1367;"	d
BM_CCM_CCDR_MMDC_CH0_MASK	include/regsccm.h	347;"	d
BM_CCM_CCDR_MMDC_CH1_MASK	include/regsccm.h	322;"	d
BM_CCM_CCGR0_CG0	include/regsccm.h	5639;"	d
BM_CCM_CCGR0_CG1	include/regsccm.h	5659;"	d
BM_CCM_CCGR0_CG10	include/regsccm.h	5839;"	d
BM_CCM_CCGR0_CG11	include/regsccm.h	5859;"	d
BM_CCM_CCGR0_CG12	include/regsccm.h	5879;"	d
BM_CCM_CCGR0_CG13	include/regsccm.h	5899;"	d
BM_CCM_CCGR0_CG14	include/regsccm.h	5919;"	d
BM_CCM_CCGR0_CG15	include/regsccm.h	5939;"	d
BM_CCM_CCGR0_CG2	include/regsccm.h	5679;"	d
BM_CCM_CCGR0_CG3	include/regsccm.h	5699;"	d
BM_CCM_CCGR0_CG4	include/regsccm.h	5719;"	d
BM_CCM_CCGR0_CG5	include/regsccm.h	5739;"	d
BM_CCM_CCGR0_CG6	include/regsccm.h	5759;"	d
BM_CCM_CCGR0_CG7	include/regsccm.h	5779;"	d
BM_CCM_CCGR0_CG8	include/regsccm.h	5799;"	d
BM_CCM_CCGR0_CG9	include/regsccm.h	5819;"	d
BM_CCM_CCGR1_CG0	include/regsccm.h	6019;"	d
BM_CCM_CCGR1_CG1	include/regsccm.h	6039;"	d
BM_CCM_CCGR1_CG10	include/regsccm.h	6219;"	d
BM_CCM_CCGR1_CG11	include/regsccm.h	6239;"	d
BM_CCM_CCGR1_CG12	include/regsccm.h	6260;"	d
BM_CCM_CCGR1_CG13	include/regsccm.h	6280;"	d
BM_CCM_CCGR1_CG14	include/regsccm.h	6300;"	d
BM_CCM_CCGR1_CG15	include/regsccm.h	6320;"	d
BM_CCM_CCGR1_CG2	include/regsccm.h	6059;"	d
BM_CCM_CCGR1_CG3	include/regsccm.h	6079;"	d
BM_CCM_CCGR1_CG4	include/regsccm.h	6099;"	d
BM_CCM_CCGR1_CG5	include/regsccm.h	6119;"	d
BM_CCM_CCGR1_CG6	include/regsccm.h	6139;"	d
BM_CCM_CCGR1_CG7	include/regsccm.h	6159;"	d
BM_CCM_CCGR1_CG8	include/regsccm.h	6179;"	d
BM_CCM_CCGR1_CG9	include/regsccm.h	6199;"	d
BM_CCM_CCGR2_CG0	include/regsccm.h	6400;"	d
BM_CCM_CCGR2_CG1	include/regsccm.h	6420;"	d
BM_CCM_CCGR2_CG10	include/regsccm.h	6600;"	d
BM_CCM_CCGR2_CG11	include/regsccm.h	6620;"	d
BM_CCM_CCGR2_CG12	include/regsccm.h	6640;"	d
BM_CCM_CCGR2_CG13	include/regsccm.h	6660;"	d
BM_CCM_CCGR2_CG14	include/regsccm.h	6680;"	d
BM_CCM_CCGR2_CG15	include/regsccm.h	6700;"	d
BM_CCM_CCGR2_CG2	include/regsccm.h	6440;"	d
BM_CCM_CCGR2_CG3	include/regsccm.h	6460;"	d
BM_CCM_CCGR2_CG4	include/regsccm.h	6480;"	d
BM_CCM_CCGR2_CG5	include/regsccm.h	6500;"	d
BM_CCM_CCGR2_CG6	include/regsccm.h	6520;"	d
BM_CCM_CCGR2_CG7	include/regsccm.h	6540;"	d
BM_CCM_CCGR2_CG8	include/regsccm.h	6560;"	d
BM_CCM_CCGR2_CG9	include/regsccm.h	6580;"	d
BM_CCM_CCGR3_CG0	include/regsccm.h	6780;"	d
BM_CCM_CCGR3_CG1	include/regsccm.h	6800;"	d
BM_CCM_CCGR3_CG10	include/regsccm.h	6980;"	d
BM_CCM_CCGR3_CG11	include/regsccm.h	7000;"	d
BM_CCM_CCGR3_CG12	include/regsccm.h	7020;"	d
BM_CCM_CCGR3_CG13	include/regsccm.h	7040;"	d
BM_CCM_CCGR3_CG14	include/regsccm.h	7060;"	d
BM_CCM_CCGR3_CG15	include/regsccm.h	7082;"	d
BM_CCM_CCGR3_CG2	include/regsccm.h	6820;"	d
BM_CCM_CCGR3_CG3	include/regsccm.h	6840;"	d
BM_CCM_CCGR3_CG4	include/regsccm.h	6860;"	d
BM_CCM_CCGR3_CG5	include/regsccm.h	6880;"	d
BM_CCM_CCGR3_CG6	include/regsccm.h	6900;"	d
BM_CCM_CCGR3_CG7	include/regsccm.h	6920;"	d
BM_CCM_CCGR3_CG8	include/regsccm.h	6940;"	d
BM_CCM_CCGR3_CG9	include/regsccm.h	6960;"	d
BM_CCM_CCGR4_CG0	include/regsccm.h	7162;"	d
BM_CCM_CCGR4_CG1	include/regsccm.h	7182;"	d
BM_CCM_CCGR4_CG10	include/regsccm.h	7362;"	d
BM_CCM_CCGR4_CG11	include/regsccm.h	7382;"	d
BM_CCM_CCGR4_CG12	include/regsccm.h	7402;"	d
BM_CCM_CCGR4_CG13	include/regsccm.h	7422;"	d
BM_CCM_CCGR4_CG14	include/regsccm.h	7442;"	d
BM_CCM_CCGR4_CG15	include/regsccm.h	7462;"	d
BM_CCM_CCGR4_CG2	include/regsccm.h	7202;"	d
BM_CCM_CCGR4_CG3	include/regsccm.h	7222;"	d
BM_CCM_CCGR4_CG4	include/regsccm.h	7242;"	d
BM_CCM_CCGR4_CG5	include/regsccm.h	7262;"	d
BM_CCM_CCGR4_CG6	include/regsccm.h	7282;"	d
BM_CCM_CCGR4_CG7	include/regsccm.h	7302;"	d
BM_CCM_CCGR4_CG8	include/regsccm.h	7322;"	d
BM_CCM_CCGR4_CG9	include/regsccm.h	7342;"	d
BM_CCM_CCGR5_CG0	include/regsccm.h	7542;"	d
BM_CCM_CCGR5_CG1	include/regsccm.h	7562;"	d
BM_CCM_CCGR5_CG10	include/regsccm.h	7742;"	d
BM_CCM_CCGR5_CG11	include/regsccm.h	7762;"	d
BM_CCM_CCGR5_CG12	include/regsccm.h	7782;"	d
BM_CCM_CCGR5_CG13	include/regsccm.h	7802;"	d
BM_CCM_CCGR5_CG14	include/regsccm.h	7822;"	d
BM_CCM_CCGR5_CG15	include/regsccm.h	7842;"	d
BM_CCM_CCGR5_CG2	include/regsccm.h	7582;"	d
BM_CCM_CCGR5_CG3	include/regsccm.h	7602;"	d
BM_CCM_CCGR5_CG4	include/regsccm.h	7622;"	d
BM_CCM_CCGR5_CG5	include/regsccm.h	7642;"	d
BM_CCM_CCGR5_CG6	include/regsccm.h	7662;"	d
BM_CCM_CCGR5_CG7	include/regsccm.h	7682;"	d
BM_CCM_CCGR5_CG8	include/regsccm.h	7702;"	d
BM_CCM_CCGR5_CG9	include/regsccm.h	7722;"	d
BM_CCM_CCGR6_CG0	include/regsccm.h	7922;"	d
BM_CCM_CCGR6_CG1	include/regsccm.h	7942;"	d
BM_CCM_CCGR6_CG10	include/regsccm.h	8122;"	d
BM_CCM_CCGR6_CG11	include/regsccm.h	8142;"	d
BM_CCM_CCGR6_CG12	include/regsccm.h	8162;"	d
BM_CCM_CCGR6_CG13	include/regsccm.h	8182;"	d
BM_CCM_CCGR6_CG14	include/regsccm.h	8202;"	d
BM_CCM_CCGR6_CG15	include/regsccm.h	8222;"	d
BM_CCM_CCGR6_CG2	include/regsccm.h	7962;"	d
BM_CCM_CCGR6_CG3	include/regsccm.h	7982;"	d
BM_CCM_CCGR6_CG4	include/regsccm.h	8002;"	d
BM_CCM_CCGR6_CG5	include/regsccm.h	8022;"	d
BM_CCM_CCGR6_CG6	include/regsccm.h	8042;"	d
BM_CCM_CCGR6_CG7	include/regsccm.h	8062;"	d
BM_CCM_CCGR6_CG8	include/regsccm.h	8082;"	d
BM_CCM_CCGR6_CG9	include/regsccm.h	8102;"	d
BM_CCM_CCOSR_CLKO1_DIV	include/regsccm.h	5253;"	d
BM_CCM_CCOSR_CLKO1_EN	include/regsccm.h	5277;"	d
BM_CCM_CCOSR_CLKO1_SEL	include/regsccm.h	5223;"	d
BM_CCM_CCOSR_CLKO2_DIV	include/regsccm.h	5383;"	d
BM_CCM_CCOSR_CLKO2_EN	include/regsccm.h	5407;"	d
BM_CCM_CCOSR_CLKO2_SEL	include/regsccm.h	5353;"	d
BM_CCM_CCOSR_CLKO_SEL	include/regsccm.h	5301;"	d
BM_CCM_CCR_COSC_EN	include/regsccm.h	171;"	d
BM_CCM_CCR_OSCNT	include/regsccm.h	141;"	d
BM_CCM_CCR_RBC_EN	include/regsccm.h	250;"	d
BM_CCM_CCR_REG_BYPASS_COUNT	include/regsccm.h	224;"	d
BM_CCM_CCR_WB_COUNT	include/regsccm.h	198;"	d
BM_CCM_CCSR_PDF_307M_DIS_MASK	include/regsccm.h	637;"	d
BM_CCM_CCSR_PDF_396M_DIS_MASK	include/regsccm.h	612;"	d
BM_CCM_CCSR_PDF_508M_DIS_MASK	include/regsccm.h	687;"	d
BM_CCM_CCSR_PDF_528M_DIS_MASK	include/regsccm.h	662;"	d
BM_CCM_CCSR_PDF_540M_DIS_MASK	include/regsccm.h	712;"	d
BM_CCM_CCSR_PLL1_SW_CLK_SEL	include/regsccm.h	561;"	d
BM_CCM_CCSR_PLL2_SW_CLK_SEL	include/regsccm.h	533;"	d
BM_CCM_CCSR_PLL3_SW_CLK_SEL	include/regsccm.h	505;"	d
BM_CCM_CCSR_STEP_SEL	include/regsccm.h	587;"	d
BM_CCM_CDCDR_HSI_TX_CLK_SEL	include/regsccm.h	2995;"	d
BM_CCM_CDCDR_HSI_TX_PODF	include/regsccm.h	3025;"	d
BM_CCM_CDCDR_SPDIF0_CLK_PODF	include/regsccm.h	2945;"	d
BM_CCM_CDCDR_SPDIF0_CLK_PRED	include/regsccm.h	2971;"	d
BM_CCM_CDCDR_SPDIF0_CLK_SEL	include/regsccm.h	2921;"	d
BM_CCM_CDCDR_SPDIF1_CLK_PODF	include/regsccm.h	2870;"	d
BM_CCM_CDCDR_SPDIF1_CLK_PRED	include/regsccm.h	2896;"	d
BM_CCM_CDCDR_SPDIF1_CLK_SEL	include/regsccm.h	2846;"	d
BM_CCM_CDHIPR_AHB_PODF_BUSY	include/regsccm.h	3798;"	d
BM_CCM_CDHIPR_ARM_PODF_BUSY	include/regsccm.h	3886;"	d
BM_CCM_CDHIPR_AXI_PODF_BUSY	include/regsccm.h	3780;"	d
BM_CCM_CDHIPR_MMDC_CH0_PODF_BUSY	include/regsccm.h	3851;"	d
BM_CCM_CDHIPR_MMDC_CH1_PODF_BUSY	include/regsccm.h	3816;"	d
BM_CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY	include/regsccm.h	3833;"	d
BM_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY	include/regsccm.h	3868;"	d
BM_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	5528;"	d
BM_CCM_CGPR_FPL	include/regsccm.h	5551;"	d
BM_CCM_CGPR_MMDC_EXT_CLK_DIS	include/regsccm.h	5504;"	d
BM_CCM_CGPR_PMIC_DELAY_SCALER	include/regsccm.h	5480;"	d
BM_CCM_CHSCCDR_IPU1_DI0_CLK_SEL	include/regsccm.h	3103;"	d
BM_CCM_CHSCCDR_IPU1_DI0_PODF	include/regsccm.h	3133;"	d
BM_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	3162;"	d
BM_CCM_CHSCCDR_IPU1_DI1_CLK_SEL	include/regsccm.h	3190;"	d
BM_CCM_CHSCCDR_IPU1_DI1_PODF	include/regsccm.h	3220;"	d
BM_CCM_CHSCCDR_IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	3249;"	d
BM_CCM_CIMR_ARM_PODF_LOADED	include/regsccm.h	5133;"	d
BM_CCM_CIMR_MASK_AHB_PODF_LOADED	include/regsccm.h	5037;"	d
BM_CCM_CIMR_MASK_AXI_B_PODF_LOADED	include/regsccm.h	4997;"	d
BM_CCM_CIMR_MASK_AXI_PODF_LOADED	include/regsccm.h	4973;"	d
BM_CCM_CIMR_MASK_COSC_READY	include/regsccm.h	4949;"	d
BM_CCM_CIMR_MASK_LRF_PLL	include/regsccm.h	4925;"	d
BM_CCM_CIMR_MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	5109;"	d
BM_CCM_CIMR_MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	5061;"	d
BM_CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	5013;"	d
BM_CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	5085;"	d
BM_CCM_CISR_AHB_PODF_LOADED	include/regsccm.h	4748;"	d
BM_CCM_CISR_ARM_PODF_LOADED	include/regsccm.h	4845;"	d
BM_CCM_CISR_AXI_B_PODF_LOADED	include/regsccm.h	4708;"	d
BM_CCM_CISR_AXI_PODF_LOADED	include/regsccm.h	4684;"	d
BM_CCM_CISR_COSC_READY	include/regsccm.h	4660;"	d
BM_CCM_CISR_LRF_PLL	include/regsccm.h	4636;"	d
BM_CCM_CISR_MMDC_CH0_PODF_LOADED	include/regsccm.h	4820;"	d
BM_CCM_CISR_MMDC_CH1_PODF_LOADED	include/regsccm.h	4772;"	d
BM_CCM_CISR_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	4724;"	d
BM_CCM_CISR_PERIPH_CLK_SEL_LOADED	include/regsccm.h	4796;"	d
BM_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	include/regsccm.h	4231;"	d
BM_CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	4428;"	d
BM_CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	4454;"	d
BM_CCM_CLPCR_BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	4204;"	d
BM_CCM_CLPCR_COSC_PWRDOWN	include/regsccm.h	4378;"	d
BM_CCM_CLPCR_DIS_REF_OSC	include/regsccm.h	4293;"	d
BM_CCM_CLPCR_LPM	include/regsccm.h	4176;"	d
BM_CCM_CLPCR_MASK_CORE0_WFI	include/regsccm.h	4479;"	d
BM_CCM_CLPCR_MASK_CORE1_WFI	include/regsccm.h	4504;"	d
BM_CCM_CLPCR_MASK_L2CC_IDLE	include/regsccm.h	4554;"	d
BM_CCM_CLPCR_MASK_SCU_IDLE	include/regsccm.h	4529;"	d
BM_CCM_CLPCR_SBYOS	include/regsccm.h	4262;"	d
BM_CCM_CLPCR_STBY_COUNT	include/regsccm.h	4350;"	d
BM_CCM_CLPCR_VSTBY	include/regsccm.h	4321;"	d
BM_CCM_CLPCR_WB_PER_AT_LPM	include/regsccm.h	4402;"	d
BM_CCM_CMEOR_MOD_EN_OV_CAN1_CPI	include/regsccm.h	8526;"	d
BM_CCM_CMEOR_MOD_EN_OV_CAN2_CPI	include/regsccm.h	8501;"	d
BM_CCM_CMEOR_MOD_EN_OV_DAP	include/regsccm.h	8403;"	d
BM_CCM_CMEOR_MOD_EN_OV_EPIT	include/regsccm.h	8355;"	d
BM_CCM_CMEOR_MOD_EN_OV_GPT	include/regsccm.h	8330;"	d
BM_CCM_CMEOR_MOD_EN_OV_GPU2D	include/regsccm.h	8452;"	d
BM_CCM_CMEOR_MOD_EN_OV_GPU3D	include/regsccm.h	8476;"	d
BM_CCM_CMEOR_MOD_EN_OV_VDOA	include/regsccm.h	8305;"	d
BM_CCM_CMEOR_MOD_EN_OV_VPU	include/regsccm.h	8427;"	d
BM_CCM_CMEOR_MOD_EN_USDHC	include/regsccm.h	8379;"	d
BM_CCM_CS1CDR_ESAI_CLK_PODF	include/regsccm.h	2525;"	d
BM_CCM_CS1CDR_ESAI_CLK_PRED	include/regsccm.h	2440;"	d
BM_CCM_CS1CDR_SSI1_CLK_PODF	include/regsccm.h	2380;"	d
BM_CCM_CS1CDR_SSI1_CLK_PRED	include/regsccm.h	2410;"	d
BM_CCM_CS1CDR_SSI3_CLK_PODF	include/regsccm.h	2465;"	d
BM_CCM_CS1CDR_SSI3_CLK_PRED	include/regsccm.h	2495;"	d
BM_CCM_CS2CDR_ENFC_CLK_PODF	include/regsccm.h	2769;"	d
BM_CCM_CS2CDR_ENFC_CLK_PRED	include/regsccm.h	2744;"	d
BM_CCM_CS2CDR_ENFC_CLK_SEL	include/regsccm.h	2714;"	d
BM_CCM_CS2CDR_LDB_DI0_CLK_SEL	include/regsccm.h	2660;"	d
BM_CCM_CS2CDR_LDB_DI1_CLK_SEL	include/regsccm.h	2688;"	d
BM_CCM_CS2CDR_SSI2_CLK_PODF	include/regsccm.h	2602;"	d
BM_CCM_CS2CDR_SSI2_CLK_PRED	include/regsccm.h	2632;"	d
BM_CCM_CSCDR1_UART_CLK_PODF	include/regsccm.h	2154;"	d
BM_CCM_CSCDR1_USDHC1_PODF	include/regsccm.h	2184;"	d
BM_CCM_CSCDR1_USDHC2_PODF	include/regsccm.h	2214;"	d
BM_CCM_CSCDR1_USDHC3_PODF	include/regsccm.h	2244;"	d
BM_CCM_CSCDR1_USDHC4_PODF	include/regsccm.h	2274;"	d
BM_CCM_CSCDR1_VPU_AXI_PODF	include/regsccm.h	2304;"	d
BM_CCM_CSCDR2_ECSPI_CLK_PODF	include/regsccm.h	3501;"	d
BM_CCM_CSCDR2_EPDC_PIX_CLK_SEL	include/regsccm.h	3416;"	d
BM_CCM_CSCDR2_EPDC_PIX_PODF	include/regsccm.h	3446;"	d
BM_CCM_CSCDR2_EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	3475;"	d
BM_CCM_CSCDR2_LCDIF_PIX_CLK_SEL	include/regsccm.h	3329;"	d
BM_CCM_CSCDR2_LCDIF_PIX_PODF	include/regsccm.h	3359;"	d
BM_CCM_CSCDR2_LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	3388;"	d
BM_CCM_CSCDR3_EPDC_CLK_SEL	include/regsccm.h	3632;"	d
BM_CCM_CSCDR3_EPDC_PODF	include/regsccm.h	3663;"	d
BM_CCM_CSCDR3_IPU1_HSP_CLK_SEL	include/regsccm.h	3576;"	d
BM_CCM_CSCDR3_IPU1_HSP_PODF	include/regsccm.h	3606;"	d
BM_CCM_CSCMR1_ACLK_EIM_SLOW_PODF	include/regsccm.h	1871;"	d
BM_CCM_CSCMR1_ACLK_EIM_SLOW_SEL	include/regsccm.h	1923;"	d
BM_CCM_CSCMR1_ACLK_PODF	include/regsccm.h	1846;"	d
BM_CCM_CSCMR1_ACLK_SEL	include/regsccm.h	1897;"	d
BM_CCM_CSCMR1_PERCLK_PODF	include/regsccm.h	1650;"	d
BM_CCM_CSCMR1_SSI1_CLK_SEL	include/regsccm.h	1675;"	d
BM_CCM_CSCMR1_SSI2_CLK_SEL	include/regsccm.h	1700;"	d
BM_CCM_CSCMR1_SSI3_CLK_SEL	include/regsccm.h	1725;"	d
BM_CCM_CSCMR1_USDHC1_CLK_SEL	include/regsccm.h	1749;"	d
BM_CCM_CSCMR1_USDHC2_CLK_SEL	include/regsccm.h	1773;"	d
BM_CCM_CSCMR1_USDHC3_CLK_SEL	include/regsccm.h	1797;"	d
BM_CCM_CSCMR1_USDHC4_CLK_SEL	include/regsccm.h	1821;"	d
BM_CCM_CSCMR2_CAN_CLK_PODF	include/regsccm.h	2002;"	d
BM_CCM_CSCMR2_ESAI_CLK_SEL	include/regsccm.h	2075;"	d
BM_CCM_CSCMR2_LDB_DI0_IPU_DIV	include/regsccm.h	2026;"	d
BM_CCM_CSCMR2_LDB_DI1_IPU_DIV	include/regsccm.h	2050;"	d
BM_CCM_CSR_COSC_READY	include/regsccm.h	430;"	d
BM_CCM_CSR_REF_EN_B	include/regsccm.h	413;"	d
BM_CCM_CTOR_OBS_EN	include/regsccm.h	4086;"	d
BM_CCM_CTOR_OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	4062;"	d
BM_CCM_CTOR_OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	4007;"	d
BM_CCM_CTOR_OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	3968;"	d
BM_EIM_CS0GCR1_AUS	include/regseim.h	580;"	d
BM_EIM_CS0GCR1_BCD	include/regseim.h	438;"	d
BM_EIM_CS0GCR1_BCS	include/regseim.h	468;"	d
BM_EIM_CS0GCR1_BL	include/regseim.h	384;"	d
BM_EIM_CS0GCR1_CRE	include/regseim.h	319;"	d
BM_EIM_CS0GCR1_CREP	include/regseim.h	347;"	d
BM_EIM_CS0GCR1_CSEN	include/regseim.h	158;"	d
BM_EIM_CS0GCR1_CSREC	include/regseim.h	555;"	d
BM_EIM_CS0GCR1_DSZ	include/regseim.h	500;"	d
BM_EIM_CS0GCR1_GBC	include/regseim.h	608;"	d
BM_EIM_CS0GCR1_MUM	include/regseim.h	236;"	d
BM_EIM_CS0GCR1_PSZ	include/regseim.h	672;"	d
BM_EIM_CS0GCR1_RFL	include/regseim.h	294;"	d
BM_EIM_CS0GCR1_SP	include/regseim.h	526;"	d
BM_EIM_CS0GCR1_SRD	include/regseim.h	210;"	d
BM_EIM_CS0GCR1_SWR	include/regseim.h	184;"	d
BM_EIM_CS0GCR1_WC	include/regseim.h	409;"	d
BM_EIM_CS0GCR1_WFL	include/regseim.h	265;"	d
BM_EIM_CS0GCR1_WP	include/regseim.h	634;"	d
BM_EIM_CS0GCR2_ADH	include/regseim.h	748;"	d
BM_EIM_CS0GCR2_DAE	include/regseim.h	806;"	d
BM_EIM_CS0GCR2_DAP	include/regseim.h	832;"	d
BM_EIM_CS0GCR2_DAPS	include/regseim.h	779;"	d
BM_EIM_CS0GCR2_MUX16_BYP_GRANT	include/regseim.h	857;"	d
BM_EIM_CS0RCR1_OEA	include/regseim.h	1025;"	d
BM_EIM_CS0RCR1_OEN	include/regseim.h	994;"	d
BM_EIM_CS0RCR1_RADVA	include/regseim.h	1102;"	d
BM_EIM_CS0RCR1_RADVN	include/regseim.h	1052;"	d
BM_EIM_CS0RCR1_RAL	include/regseim.h	1074;"	d
BM_EIM_CS0RCR1_RCSA	include/regseim.h	966;"	d
BM_EIM_CS0RCR1_RCSN	include/regseim.h	938;"	d
BM_EIM_CS0RCR1_RWSC	include/regseim.h	1141;"	d
BM_EIM_CS0RCR2_APR	include/regseim.h	1354;"	d
BM_EIM_CS0RCR2_PAT	include/regseim.h	1330;"	d
BM_EIM_CS0RCR2_RBE	include/regseim.h	1241;"	d
BM_EIM_CS0RCR2_RBEA	include/regseim.h	1269;"	d
BM_EIM_CS0RCR2_RBEN	include/regseim.h	1217;"	d
BM_EIM_CS0RCR2_RL	include/regseim.h	1297;"	d
BM_EIM_CS0WCR1_WADVA	include/regseim.h	1629;"	d
BM_EIM_CS0WCR1_WADVN	include/regseim.h	1601;"	d
BM_EIM_CS0WCR1_WAL	include/regseim.h	1711;"	d
BM_EIM_CS0WCR1_WBEA	include/regseim.h	1575;"	d
BM_EIM_CS0WCR1_WBED	include/regseim.h	1689;"	d
BM_EIM_CS0WCR1_WBEN	include/regseim.h	1546;"	d
BM_EIM_CS0WCR1_WCSA	include/regseim.h	1461;"	d
BM_EIM_CS0WCR1_WCSN	include/regseim.h	1432;"	d
BM_EIM_CS0WCR1_WEA	include/regseim.h	1520;"	d
BM_EIM_CS0WCR1_WEN	include/regseim.h	1490;"	d
BM_EIM_CS0WCR1_WWSC	include/regseim.h	1668;"	d
BM_EIM_CS0WCR2_WBCDD	include/regseim.h	1774;"	d
BM_EIM_CS1GCR1_AUS	include/regseim.h	2282;"	d
BM_EIM_CS1GCR1_BCD	include/regseim.h	2140;"	d
BM_EIM_CS1GCR1_BCS	include/regseim.h	2170;"	d
BM_EIM_CS1GCR1_BL	include/regseim.h	2086;"	d
BM_EIM_CS1GCR1_CRE	include/regseim.h	2021;"	d
BM_EIM_CS1GCR1_CREP	include/regseim.h	2049;"	d
BM_EIM_CS1GCR1_CSEN	include/regseim.h	1860;"	d
BM_EIM_CS1GCR1_CSREC	include/regseim.h	2257;"	d
BM_EIM_CS1GCR1_DSZ	include/regseim.h	2202;"	d
BM_EIM_CS1GCR1_GBC	include/regseim.h	2310;"	d
BM_EIM_CS1GCR1_MUM	include/regseim.h	1938;"	d
BM_EIM_CS1GCR1_PSZ	include/regseim.h	2374;"	d
BM_EIM_CS1GCR1_RFL	include/regseim.h	1996;"	d
BM_EIM_CS1GCR1_SP	include/regseim.h	2228;"	d
BM_EIM_CS1GCR1_SRD	include/regseim.h	1912;"	d
BM_EIM_CS1GCR1_SWR	include/regseim.h	1886;"	d
BM_EIM_CS1GCR1_WC	include/regseim.h	2111;"	d
BM_EIM_CS1GCR1_WFL	include/regseim.h	1967;"	d
BM_EIM_CS1GCR1_WP	include/regseim.h	2336;"	d
BM_EIM_CS1GCR2_ADH	include/regseim.h	2450;"	d
BM_EIM_CS1GCR2_DAE	include/regseim.h	2508;"	d
BM_EIM_CS1GCR2_DAP	include/regseim.h	2534;"	d
BM_EIM_CS1GCR2_DAPS	include/regseim.h	2481;"	d
BM_EIM_CS1GCR2_MUX16_BYP_GRANT	include/regseim.h	2559;"	d
BM_EIM_CS1RCR1_OEA	include/regseim.h	2727;"	d
BM_EIM_CS1RCR1_OEN	include/regseim.h	2696;"	d
BM_EIM_CS1RCR1_RADVA	include/regseim.h	2804;"	d
BM_EIM_CS1RCR1_RADVN	include/regseim.h	2754;"	d
BM_EIM_CS1RCR1_RAL	include/regseim.h	2776;"	d
BM_EIM_CS1RCR1_RCSA	include/regseim.h	2668;"	d
BM_EIM_CS1RCR1_RCSN	include/regseim.h	2640;"	d
BM_EIM_CS1RCR1_RWSC	include/regseim.h	2843;"	d
BM_EIM_CS1RCR2_APR	include/regseim.h	3056;"	d
BM_EIM_CS1RCR2_PAT	include/regseim.h	3032;"	d
BM_EIM_CS1RCR2_RBE	include/regseim.h	2943;"	d
BM_EIM_CS1RCR2_RBEA	include/regseim.h	2971;"	d
BM_EIM_CS1RCR2_RBEN	include/regseim.h	2919;"	d
BM_EIM_CS1RCR2_RL	include/regseim.h	2999;"	d
BM_EIM_CS1WCR1_WADVA	include/regseim.h	3331;"	d
BM_EIM_CS1WCR1_WADVN	include/regseim.h	3303;"	d
BM_EIM_CS1WCR1_WAL	include/regseim.h	3413;"	d
BM_EIM_CS1WCR1_WBEA	include/regseim.h	3277;"	d
BM_EIM_CS1WCR1_WBED	include/regseim.h	3391;"	d
BM_EIM_CS1WCR1_WBEN	include/regseim.h	3248;"	d
BM_EIM_CS1WCR1_WCSA	include/regseim.h	3163;"	d
BM_EIM_CS1WCR1_WCSN	include/regseim.h	3134;"	d
BM_EIM_CS1WCR1_WEA	include/regseim.h	3222;"	d
BM_EIM_CS1WCR1_WEN	include/regseim.h	3192;"	d
BM_EIM_CS1WCR1_WWSC	include/regseim.h	3370;"	d
BM_EIM_CS1WCR2_WBCDD	include/regseim.h	3476;"	d
BM_EIM_CS2GCR1_AUS	include/regseim.h	3984;"	d
BM_EIM_CS2GCR1_BCD	include/regseim.h	3842;"	d
BM_EIM_CS2GCR1_BCS	include/regseim.h	3872;"	d
BM_EIM_CS2GCR1_BL	include/regseim.h	3788;"	d
BM_EIM_CS2GCR1_CRE	include/regseim.h	3723;"	d
BM_EIM_CS2GCR1_CREP	include/regseim.h	3751;"	d
BM_EIM_CS2GCR1_CSEN	include/regseim.h	3562;"	d
BM_EIM_CS2GCR1_CSREC	include/regseim.h	3959;"	d
BM_EIM_CS2GCR1_DSZ	include/regseim.h	3904;"	d
BM_EIM_CS2GCR1_GBC	include/regseim.h	4012;"	d
BM_EIM_CS2GCR1_MUM	include/regseim.h	3640;"	d
BM_EIM_CS2GCR1_PSZ	include/regseim.h	4076;"	d
BM_EIM_CS2GCR1_RFL	include/regseim.h	3698;"	d
BM_EIM_CS2GCR1_SP	include/regseim.h	3930;"	d
BM_EIM_CS2GCR1_SRD	include/regseim.h	3614;"	d
BM_EIM_CS2GCR1_SWR	include/regseim.h	3588;"	d
BM_EIM_CS2GCR1_WC	include/regseim.h	3813;"	d
BM_EIM_CS2GCR1_WFL	include/regseim.h	3669;"	d
BM_EIM_CS2GCR1_WP	include/regseim.h	4038;"	d
BM_EIM_CS2GCR2_ADH	include/regseim.h	4152;"	d
BM_EIM_CS2GCR2_DAE	include/regseim.h	4210;"	d
BM_EIM_CS2GCR2_DAP	include/regseim.h	4236;"	d
BM_EIM_CS2GCR2_DAPS	include/regseim.h	4183;"	d
BM_EIM_CS2GCR2_MUX16_BYP_GRANT	include/regseim.h	4261;"	d
BM_EIM_CS2RCR1_OEA	include/regseim.h	4429;"	d
BM_EIM_CS2RCR1_OEN	include/regseim.h	4398;"	d
BM_EIM_CS2RCR1_RADVA	include/regseim.h	4506;"	d
BM_EIM_CS2RCR1_RADVN	include/regseim.h	4456;"	d
BM_EIM_CS2RCR1_RAL	include/regseim.h	4478;"	d
BM_EIM_CS2RCR1_RCSA	include/regseim.h	4370;"	d
BM_EIM_CS2RCR1_RCSN	include/regseim.h	4342;"	d
BM_EIM_CS2RCR1_RWSC	include/regseim.h	4545;"	d
BM_EIM_CS2RCR2_APR	include/regseim.h	4758;"	d
BM_EIM_CS2RCR2_PAT	include/regseim.h	4734;"	d
BM_EIM_CS2RCR2_RBE	include/regseim.h	4645;"	d
BM_EIM_CS2RCR2_RBEA	include/regseim.h	4673;"	d
BM_EIM_CS2RCR2_RBEN	include/regseim.h	4621;"	d
BM_EIM_CS2RCR2_RL	include/regseim.h	4701;"	d
BM_EIM_CS2WCR1_WADVA	include/regseim.h	5033;"	d
BM_EIM_CS2WCR1_WADVN	include/regseim.h	5005;"	d
BM_EIM_CS2WCR1_WAL	include/regseim.h	5115;"	d
BM_EIM_CS2WCR1_WBEA	include/regseim.h	4979;"	d
BM_EIM_CS2WCR1_WBED	include/regseim.h	5093;"	d
BM_EIM_CS2WCR1_WBEN	include/regseim.h	4950;"	d
BM_EIM_CS2WCR1_WCSA	include/regseim.h	4865;"	d
BM_EIM_CS2WCR1_WCSN	include/regseim.h	4836;"	d
BM_EIM_CS2WCR1_WEA	include/regseim.h	4924;"	d
BM_EIM_CS2WCR1_WEN	include/regseim.h	4894;"	d
BM_EIM_CS2WCR1_WWSC	include/regseim.h	5072;"	d
BM_EIM_CS2WCR2_WBCDD	include/regseim.h	5178;"	d
BM_EIM_CS3GCR1_AUS	include/regseim.h	5686;"	d
BM_EIM_CS3GCR1_BCD	include/regseim.h	5544;"	d
BM_EIM_CS3GCR1_BCS	include/regseim.h	5574;"	d
BM_EIM_CS3GCR1_BL	include/regseim.h	5490;"	d
BM_EIM_CS3GCR1_CRE	include/regseim.h	5425;"	d
BM_EIM_CS3GCR1_CREP	include/regseim.h	5453;"	d
BM_EIM_CS3GCR1_CSEN	include/regseim.h	5264;"	d
BM_EIM_CS3GCR1_CSREC	include/regseim.h	5661;"	d
BM_EIM_CS3GCR1_DSZ	include/regseim.h	5606;"	d
BM_EIM_CS3GCR1_GBC	include/regseim.h	5714;"	d
BM_EIM_CS3GCR1_MUM	include/regseim.h	5342;"	d
BM_EIM_CS3GCR1_PSZ	include/regseim.h	5778;"	d
BM_EIM_CS3GCR1_RFL	include/regseim.h	5400;"	d
BM_EIM_CS3GCR1_SP	include/regseim.h	5632;"	d
BM_EIM_CS3GCR1_SRD	include/regseim.h	5316;"	d
BM_EIM_CS3GCR1_SWR	include/regseim.h	5290;"	d
BM_EIM_CS3GCR1_WC	include/regseim.h	5515;"	d
BM_EIM_CS3GCR1_WFL	include/regseim.h	5371;"	d
BM_EIM_CS3GCR1_WP	include/regseim.h	5740;"	d
BM_EIM_CS3GCR2_ADH	include/regseim.h	5854;"	d
BM_EIM_CS3GCR2_DAE	include/regseim.h	5912;"	d
BM_EIM_CS3GCR2_DAP	include/regseim.h	5938;"	d
BM_EIM_CS3GCR2_DAPS	include/regseim.h	5885;"	d
BM_EIM_CS3GCR2_MUX16_BYP_GRANT	include/regseim.h	5963;"	d
BM_EIM_CS3RCR1_OEA	include/regseim.h	6131;"	d
BM_EIM_CS3RCR1_OEN	include/regseim.h	6100;"	d
BM_EIM_CS3RCR1_RADVA	include/regseim.h	6208;"	d
BM_EIM_CS3RCR1_RADVN	include/regseim.h	6158;"	d
BM_EIM_CS3RCR1_RAL	include/regseim.h	6180;"	d
BM_EIM_CS3RCR1_RCSA	include/regseim.h	6072;"	d
BM_EIM_CS3RCR1_RCSN	include/regseim.h	6044;"	d
BM_EIM_CS3RCR1_RWSC	include/regseim.h	6247;"	d
BM_EIM_CS3RCR2_APR	include/regseim.h	6460;"	d
BM_EIM_CS3RCR2_PAT	include/regseim.h	6436;"	d
BM_EIM_CS3RCR2_RBE	include/regseim.h	6347;"	d
BM_EIM_CS3RCR2_RBEA	include/regseim.h	6375;"	d
BM_EIM_CS3RCR2_RBEN	include/regseim.h	6323;"	d
BM_EIM_CS3RCR2_RL	include/regseim.h	6403;"	d
BM_EIM_CS3WCR1_WADVA	include/regseim.h	6735;"	d
BM_EIM_CS3WCR1_WADVN	include/regseim.h	6707;"	d
BM_EIM_CS3WCR1_WAL	include/regseim.h	6817;"	d
BM_EIM_CS3WCR1_WBEA	include/regseim.h	6681;"	d
BM_EIM_CS3WCR1_WBED	include/regseim.h	6795;"	d
BM_EIM_CS3WCR1_WBEN	include/regseim.h	6652;"	d
BM_EIM_CS3WCR1_WCSA	include/regseim.h	6567;"	d
BM_EIM_CS3WCR1_WCSN	include/regseim.h	6538;"	d
BM_EIM_CS3WCR1_WEA	include/regseim.h	6626;"	d
BM_EIM_CS3WCR1_WEN	include/regseim.h	6596;"	d
BM_EIM_CS3WCR1_WWSC	include/regseim.h	6774;"	d
BM_EIM_CS3WCR2_WBCDD	include/regseim.h	6880;"	d
BM_EIM_CS4GCR1_AUS	include/regseim.h	7388;"	d
BM_EIM_CS4GCR1_BCD	include/regseim.h	7246;"	d
BM_EIM_CS4GCR1_BCS	include/regseim.h	7276;"	d
BM_EIM_CS4GCR1_BL	include/regseim.h	7192;"	d
BM_EIM_CS4GCR1_CRE	include/regseim.h	7127;"	d
BM_EIM_CS4GCR1_CREP	include/regseim.h	7155;"	d
BM_EIM_CS4GCR1_CSEN	include/regseim.h	6966;"	d
BM_EIM_CS4GCR1_CSREC	include/regseim.h	7363;"	d
BM_EIM_CS4GCR1_DSZ	include/regseim.h	7308;"	d
BM_EIM_CS4GCR1_GBC	include/regseim.h	7416;"	d
BM_EIM_CS4GCR1_MUM	include/regseim.h	7044;"	d
BM_EIM_CS4GCR1_PSZ	include/regseim.h	7480;"	d
BM_EIM_CS4GCR1_RFL	include/regseim.h	7102;"	d
BM_EIM_CS4GCR1_SP	include/regseim.h	7334;"	d
BM_EIM_CS4GCR1_SRD	include/regseim.h	7018;"	d
BM_EIM_CS4GCR1_SWR	include/regseim.h	6992;"	d
BM_EIM_CS4GCR1_WC	include/regseim.h	7217;"	d
BM_EIM_CS4GCR1_WFL	include/regseim.h	7073;"	d
BM_EIM_CS4GCR1_WP	include/regseim.h	7442;"	d
BM_EIM_CS4GCR2_ADH	include/regseim.h	7556;"	d
BM_EIM_CS4GCR2_DAE	include/regseim.h	7614;"	d
BM_EIM_CS4GCR2_DAP	include/regseim.h	7640;"	d
BM_EIM_CS4GCR2_DAPS	include/regseim.h	7587;"	d
BM_EIM_CS4GCR2_MUX16_BYP_GRANT	include/regseim.h	7665;"	d
BM_EIM_CS4RCR1_OEA	include/regseim.h	7833;"	d
BM_EIM_CS4RCR1_OEN	include/regseim.h	7802;"	d
BM_EIM_CS4RCR1_RADVA	include/regseim.h	7910;"	d
BM_EIM_CS4RCR1_RADVN	include/regseim.h	7860;"	d
BM_EIM_CS4RCR1_RAL	include/regseim.h	7882;"	d
BM_EIM_CS4RCR1_RCSA	include/regseim.h	7774;"	d
BM_EIM_CS4RCR1_RCSN	include/regseim.h	7746;"	d
BM_EIM_CS4RCR1_RWSC	include/regseim.h	7949;"	d
BM_EIM_CS4RCR2_APR	include/regseim.h	8162;"	d
BM_EIM_CS4RCR2_PAT	include/regseim.h	8138;"	d
BM_EIM_CS4RCR2_RBE	include/regseim.h	8049;"	d
BM_EIM_CS4RCR2_RBEA	include/regseim.h	8077;"	d
BM_EIM_CS4RCR2_RBEN	include/regseim.h	8025;"	d
BM_EIM_CS4RCR2_RL	include/regseim.h	8105;"	d
BM_EIM_CS4WCR1_WADVA	include/regseim.h	8437;"	d
BM_EIM_CS4WCR1_WADVN	include/regseim.h	8409;"	d
BM_EIM_CS4WCR1_WAL	include/regseim.h	8519;"	d
BM_EIM_CS4WCR1_WBEA	include/regseim.h	8383;"	d
BM_EIM_CS4WCR1_WBED	include/regseim.h	8497;"	d
BM_EIM_CS4WCR1_WBEN	include/regseim.h	8354;"	d
BM_EIM_CS4WCR1_WCSA	include/regseim.h	8269;"	d
BM_EIM_CS4WCR1_WCSN	include/regseim.h	8240;"	d
BM_EIM_CS4WCR1_WEA	include/regseim.h	8328;"	d
BM_EIM_CS4WCR1_WEN	include/regseim.h	8298;"	d
BM_EIM_CS4WCR1_WWSC	include/regseim.h	8476;"	d
BM_EIM_CS4WCR2_WBCDD	include/regseim.h	8582;"	d
BM_EIM_CS5GCR1_AUS	include/regseim.h	9090;"	d
BM_EIM_CS5GCR1_BCD	include/regseim.h	8948;"	d
BM_EIM_CS5GCR1_BCS	include/regseim.h	8978;"	d
BM_EIM_CS5GCR1_BL	include/regseim.h	8894;"	d
BM_EIM_CS5GCR1_CRE	include/regseim.h	8829;"	d
BM_EIM_CS5GCR1_CREP	include/regseim.h	8857;"	d
BM_EIM_CS5GCR1_CSEN	include/regseim.h	8668;"	d
BM_EIM_CS5GCR1_CSREC	include/regseim.h	9065;"	d
BM_EIM_CS5GCR1_DSZ	include/regseim.h	9010;"	d
BM_EIM_CS5GCR1_GBC	include/regseim.h	9118;"	d
BM_EIM_CS5GCR1_MUM	include/regseim.h	8746;"	d
BM_EIM_CS5GCR1_PSZ	include/regseim.h	9182;"	d
BM_EIM_CS5GCR1_RFL	include/regseim.h	8804;"	d
BM_EIM_CS5GCR1_SP	include/regseim.h	9036;"	d
BM_EIM_CS5GCR1_SRD	include/regseim.h	8720;"	d
BM_EIM_CS5GCR1_SWR	include/regseim.h	8694;"	d
BM_EIM_CS5GCR1_WC	include/regseim.h	8919;"	d
BM_EIM_CS5GCR1_WFL	include/regseim.h	8775;"	d
BM_EIM_CS5GCR1_WP	include/regseim.h	9144;"	d
BM_EIM_CS5GCR2_ADH	include/regseim.h	9258;"	d
BM_EIM_CS5GCR2_DAE	include/regseim.h	9316;"	d
BM_EIM_CS5GCR2_DAP	include/regseim.h	9342;"	d
BM_EIM_CS5GCR2_DAPS	include/regseim.h	9289;"	d
BM_EIM_CS5GCR2_MUX16_BYP_GRANT	include/regseim.h	9367;"	d
BM_EIM_CS5RCR1_OEA	include/regseim.h	9535;"	d
BM_EIM_CS5RCR1_OEN	include/regseim.h	9504;"	d
BM_EIM_CS5RCR1_RADVA	include/regseim.h	9612;"	d
BM_EIM_CS5RCR1_RADVN	include/regseim.h	9562;"	d
BM_EIM_CS5RCR1_RAL	include/regseim.h	9584;"	d
BM_EIM_CS5RCR1_RCSA	include/regseim.h	9476;"	d
BM_EIM_CS5RCR1_RCSN	include/regseim.h	9448;"	d
BM_EIM_CS5RCR1_RWSC	include/regseim.h	9651;"	d
BM_EIM_CS5RCR2_APR	include/regseim.h	9864;"	d
BM_EIM_CS5RCR2_PAT	include/regseim.h	9840;"	d
BM_EIM_CS5RCR2_RBE	include/regseim.h	9751;"	d
BM_EIM_CS5RCR2_RBEA	include/regseim.h	9779;"	d
BM_EIM_CS5RCR2_RBEN	include/regseim.h	9727;"	d
BM_EIM_CS5RCR2_RL	include/regseim.h	9807;"	d
BM_EIM_CS5WCR1_WADVA	include/regseim.h	10139;"	d
BM_EIM_CS5WCR1_WADVN	include/regseim.h	10111;"	d
BM_EIM_CS5WCR1_WAL	include/regseim.h	10221;"	d
BM_EIM_CS5WCR1_WBEA	include/regseim.h	10085;"	d
BM_EIM_CS5WCR1_WBED	include/regseim.h	10199;"	d
BM_EIM_CS5WCR1_WBEN	include/regseim.h	10056;"	d
BM_EIM_CS5WCR1_WCSA	include/regseim.h	9971;"	d
BM_EIM_CS5WCR1_WCSN	include/regseim.h	9942;"	d
BM_EIM_CS5WCR1_WEA	include/regseim.h	10030;"	d
BM_EIM_CS5WCR1_WEN	include/regseim.h	10000;"	d
BM_EIM_CS5WCR1_WWSC	include/regseim.h	10178;"	d
BM_EIM_CS5WCR2_WBCDD	include/regseim.h	10284;"	d
BM_EIM_DCR_DLL_CTRL_ENABLE	include/regseim.h	10610;"	d
BM_EIM_DCR_DLL_CTRL_GATE_UPDATE	include/regseim.h	10714;"	d
BM_EIM_DCR_DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	10779;"	d
BM_EIM_DCR_DLL_CTRL_REF_UPDATE_INT	include/regseim.h	10825;"	d
BM_EIM_DCR_DLL_CTRL_RESET	include/regseim.h	10632;"	d
BM_EIM_DCR_DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	10656;"	d
BM_EIM_DCR_DLL_CTRL_SLV_OFFSET	include/regseim.h	10700;"	d
BM_EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	10680;"	d
BM_EIM_DCR_DLL_CTRL_SLV_OVERRIDE	include/regseim.h	10737;"	d
BM_EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	10758;"	d
BM_EIM_DCR_DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	10802;"	d
BM_EIM_DSR_DLL_STS_REF_LOCK	include/regseim.h	10899;"	d
BM_EIM_DSR_DLL_STS_REF_SEL	include/regseim.h	10925;"	d
BM_EIM_DSR_DLL_STS_SLV_LOCK	include/regseim.h	10886;"	d
BM_EIM_DSR_DLL_STS_SLV_SEL	include/regseim.h	10913;"	d
BM_EIM_EAR_ERROR_ADDR	include/regseim.h	11150;"	d
BM_EIM_WCR_BCM	include/regseim.h	10363;"	d
BM_EIM_WCR_CONT_BCLK_SEL	include/regseim.h	10417;"	d
BM_EIM_WCR_FRUN_ACLK_EN	include/regseim.h	10538;"	d
BM_EIM_WCR_GBCD	include/regseim.h	10392;"	d
BM_EIM_WCR_INTEN	include/regseim.h	10443;"	d
BM_EIM_WCR_INTPOL	include/regseim.h	10467;"	d
BM_EIM_WCR_WDOG_EN	include/regseim.h	10492;"	d
BM_EIM_WCR_WDOG_LIMIT	include/regseim.h	10520;"	d
BM_EIM_WIAR_ACLK_EN	include/regseim.h	11089;"	d
BM_EIM_WIAR_ERRST	include/regseim.h	11064;"	d
BM_EIM_WIAR_INT	include/regseim.h	11036;"	d
BM_EIM_WIAR_IPS_ACK	include/regseim.h	11014;"	d
BM_EIM_WIAR_IPS_REQ	include/regseim.h	10988;"	d
BM_SDMAARM_CHN0ADDR_CHN0ADDR	include/regssdmaarm.h	1727;"	d
BM_SDMAARM_CHN0ADDR_SMSZ	include/regssdmaarm.h	1756;"	d
BM_SDMAARM_CHNENBLn_ENBLN	include/regssdmaarm.h	2478;"	d
BM_SDMAARM_CONFIG_ACR	include/regssdmaarm.h	1017;"	d
BM_SDMAARM_CONFIG_CSM	include/regssdmaarm.h	990;"	d
BM_SDMAARM_CONFIG_DSPDMA	include/regssdmaarm.h	1066;"	d
BM_SDMAARM_CONFIG_RTDOBS	include/regssdmaarm.h	1042;"	d
BM_SDMAARM_DSPOVR_DO	include/regssdmaarm.h	446;"	d
BM_SDMAARM_EVTERRDBG_CHNERR	include/regssdmaarm.h	920;"	d
BM_SDMAARM_EVTERR_CHNERR	include/regssdmaarm.h	705;"	d
BM_SDMAARM_EVTOVR_EO	include/regssdmaarm.h	381;"	d
BM_SDMAARM_EVTPEND_EP	include/regssdmaarm.h	575;"	d
BM_SDMAARM_EVT_MIRROR2_EVENTS	include/regssdmaarm.h	1875;"	d
BM_SDMAARM_EVT_MIRROR_EVENTS	include/regssdmaarm.h	1819;"	d
BM_SDMAARM_HOSTOVR_HO	include/regssdmaarm.h	508;"	d
BM_SDMAARM_HSTART_HSTART_HE	include/regssdmaarm.h	320;"	d
BM_SDMAARM_ILLINSTADDR_ILLINSTADDR	include/regssdmaarm.h	1660;"	d
BM_SDMAARM_INTRMASK_HIMASK	include/regssdmaarm.h	759;"	d
BM_SDMAARM_INTR_HI	include/regssdmaarm.h	186;"	d
BM_SDMAARM_MC0PTR_MC0PTR	include/regssdmaarm.h	120;"	d
BM_SDMAARM_ONCE_CMD_CMD	include/regssdmaarm.h	1597;"	d
BM_SDMAARM_ONCE_DATA_DATA	include/regssdmaarm.h	1290;"	d
BM_SDMAARM_ONCE_ENB_ENB	include/regssdmaarm.h	1230;"	d
BM_SDMAARM_ONCE_INSTR_INSTR	include/regssdmaarm.h	1351;"	d
BM_SDMAARM_ONCE_STAT_ECDR	include/regssdmaarm.h	1426;"	d
BM_SDMAARM_ONCE_STAT_EDR	include/regssdmaarm.h	1478;"	d
BM_SDMAARM_ONCE_STAT_MST	include/regssdmaarm.h	1442;"	d
BM_SDMAARM_ONCE_STAT_ODR	include/regssdmaarm.h	1466;"	d
BM_SDMAARM_ONCE_STAT_PST	include/regssdmaarm.h	1533;"	d
BM_SDMAARM_ONCE_STAT_RCV	include/regssdmaarm.h	1491;"	d
BM_SDMAARM_ONCE_STAT_SWB	include/regssdmaarm.h	1454;"	d
BM_SDMAARM_PSW_CCP	include/regssdmaarm.h	840;"	d
BM_SDMAARM_PSW_CCR	include/regssdmaarm.h	821;"	d
BM_SDMAARM_PSW_NCP	include/regssdmaarm.h	870;"	d
BM_SDMAARM_PSW_NCR	include/regssdmaarm.h	853;"	d
BM_SDMAARM_RESET_RESCHED	include/regssdmaarm.h	649;"	d
BM_SDMAARM_RESET_RESET	include/regssdmaarm.h	634;"	d
BM_SDMAARM_SDMA_CHNPRIn_CHNPRIN	include/regssdmaarm.h	2411;"	d
BM_SDMAARM_SDMA_LOCK_LOCK	include/regssdmaarm.h	1138;"	d
BM_SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR	include/regssdmaarm.h	1164;"	d
BM_SDMAARM_STOP_STAT_HE	include/regssdmaarm.h	249;"	d
BM_SDMAARM_XTRIG_CONF1_CNF0	include/regssdmaarm.h	1965;"	d
BM_SDMAARM_XTRIG_CONF1_CNF1	include/regssdmaarm.h	2012;"	d
BM_SDMAARM_XTRIG_CONF1_CNF2	include/regssdmaarm.h	2059;"	d
BM_SDMAARM_XTRIG_CONF1_CNF3	include/regssdmaarm.h	2106;"	d
BM_SDMAARM_XTRIG_CONF1_NUM0	include/regssdmaarm.h	1939;"	d
BM_SDMAARM_XTRIG_CONF1_NUM1	include/regssdmaarm.h	1986;"	d
BM_SDMAARM_XTRIG_CONF1_NUM2	include/regssdmaarm.h	2033;"	d
BM_SDMAARM_XTRIG_CONF1_NUM3	include/regssdmaarm.h	2080;"	d
BM_SDMAARM_XTRIG_CONF2_CNF4	include/regssdmaarm.h	2204;"	d
BM_SDMAARM_XTRIG_CONF2_CNF5	include/regssdmaarm.h	2251;"	d
BM_SDMAARM_XTRIG_CONF2_CNF6	include/regssdmaarm.h	2298;"	d
BM_SDMAARM_XTRIG_CONF2_CNF7	include/regssdmaarm.h	2345;"	d
BM_SDMAARM_XTRIG_CONF2_NUM4	include/regssdmaarm.h	2178;"	d
BM_SDMAARM_XTRIG_CONF2_NUM5	include/regssdmaarm.h	2225;"	d
BM_SDMAARM_XTRIG_CONF2_NUM6	include/regssdmaarm.h	2272;"	d
BM_SDMAARM_XTRIG_CONF2_NUM7	include/regssdmaarm.h	2319;"	d
BOOL	include/func_error.h	/^typedef unsigned char	BOOL;$/;"	t
BOOLEAN	include/driver_defs.h	/^typedef uint8_t	BOOLEAN;$/;"	t
BOOT_LED_RST	include/reg_def.h	243;"	d
BOOT_ROM_BASE_ADDR	include/soc_memory_map.h	50;"	d
BP0	spi_drv/driver.c	/^		u8	BP0			: 1;   		\/* BIT2		: Block protection0		*\/$/;"	m	struct:_eeprom_status::__anon5	file:
BP1	spi_drv/driver.c	/^		u8	BP1			: 1;   		\/* BIT3		: Block protection2		*\/$/;"	m	struct:_eeprom_status::__anon5	file:
BP_CCM_CACRR_ARM_PODF	include/regsccm.h	786;"	d
BP_CCM_CBCDR_AHB_PODF	include/regsccm.h	1012;"	d
BP_CCM_CBCDR_AXI_ALT_SEL	include/regsccm.h	952;"	d
BP_CCM_CBCDR_AXI_PODF	include/regsccm.h	1043;"	d
BP_CCM_CBCDR_AXI_SEL	include/regsccm.h	928;"	d
BP_CCM_CBCDR_IPG_PODF	include/regsccm.h	981;"	d
BP_CCM_CBCDR_MMDC_CH0_AXI_PODF	include/regsccm.h	1073;"	d
BP_CCM_CBCDR_MMDC_CH1_AXI_PODF	include/regsccm.h	904;"	d
BP_CCM_CBCDR_PERIPH2_CLK2_PODF	include/regsccm.h	873;"	d
BP_CCM_CBCDR_PERIPH2_CLK_SEL	include/regsccm.h	1122;"	d
BP_CCM_CBCDR_PERIPH_CLK2_PODF	include/regsccm.h	1152;"	d
BP_CCM_CBCDR_PERIPH_CLK_SEL	include/regsccm.h	1098;"	d
BP_CCM_CBCMR_GPU2D_CLK_SEL	include/regsccm.h	1392;"	d
BP_CCM_CBCMR_GPU2D_CORE_PODF	include/regsccm.h	1558;"	d
BP_CCM_CBCMR_GPU2D_CORE_SEL	include/regsccm.h	1266;"	d
BP_CCM_CBCMR_GPU3D_CORE_CLK_SEL	include/regsccm.h	1240;"	d
BP_CCM_CBCMR_GPU3D_CORE_PODF	include/regsccm.h	1528;"	d
BP_CCM_CBCMR_MLB_SYS_CLK_PODF	include/regsccm.h	1498;"	d
BP_CCM_CBCMR_PCIE_AXI_CLK_SEL	include/regsccm.h	1290;"	d
BP_CCM_CBCMR_PERIPH2_CLK2_SEL	include/regsccm.h	1442;"	d
BP_CCM_CBCMR_PERIPH_CLK2_SEL	include/regsccm.h	1340;"	d
BP_CCM_CBCMR_PRE_PERIPH2_CLK_SEL	include/regsccm.h	1468;"	d
BP_CCM_CBCMR_PRE_PERIPH_CLK_SEL	include/regsccm.h	1418;"	d
BP_CCM_CBCMR_VDOAXI_CLK_SEL	include/regsccm.h	1314;"	d
BP_CCM_CBCMR_VPU_AXI_CLK_SEL	include/regsccm.h	1366;"	d
BP_CCM_CCDR_MMDC_CH0_MASK	include/regsccm.h	346;"	d
BP_CCM_CCDR_MMDC_CH1_MASK	include/regsccm.h	321;"	d
BP_CCM_CCGR0_CG0	include/regsccm.h	5638;"	d
BP_CCM_CCGR0_CG1	include/regsccm.h	5658;"	d
BP_CCM_CCGR0_CG10	include/regsccm.h	5838;"	d
BP_CCM_CCGR0_CG11	include/regsccm.h	5858;"	d
BP_CCM_CCGR0_CG12	include/regsccm.h	5878;"	d
BP_CCM_CCGR0_CG13	include/regsccm.h	5898;"	d
BP_CCM_CCGR0_CG14	include/regsccm.h	5918;"	d
BP_CCM_CCGR0_CG15	include/regsccm.h	5938;"	d
BP_CCM_CCGR0_CG2	include/regsccm.h	5678;"	d
BP_CCM_CCGR0_CG3	include/regsccm.h	5698;"	d
BP_CCM_CCGR0_CG4	include/regsccm.h	5718;"	d
BP_CCM_CCGR0_CG5	include/regsccm.h	5738;"	d
BP_CCM_CCGR0_CG6	include/regsccm.h	5758;"	d
BP_CCM_CCGR0_CG7	include/regsccm.h	5778;"	d
BP_CCM_CCGR0_CG8	include/regsccm.h	5798;"	d
BP_CCM_CCGR0_CG9	include/regsccm.h	5818;"	d
BP_CCM_CCGR1_CG0	include/regsccm.h	6018;"	d
BP_CCM_CCGR1_CG1	include/regsccm.h	6038;"	d
BP_CCM_CCGR1_CG10	include/regsccm.h	6218;"	d
BP_CCM_CCGR1_CG11	include/regsccm.h	6238;"	d
BP_CCM_CCGR1_CG12	include/regsccm.h	6259;"	d
BP_CCM_CCGR1_CG13	include/regsccm.h	6279;"	d
BP_CCM_CCGR1_CG14	include/regsccm.h	6299;"	d
BP_CCM_CCGR1_CG15	include/regsccm.h	6319;"	d
BP_CCM_CCGR1_CG2	include/regsccm.h	6058;"	d
BP_CCM_CCGR1_CG3	include/regsccm.h	6078;"	d
BP_CCM_CCGR1_CG4	include/regsccm.h	6098;"	d
BP_CCM_CCGR1_CG5	include/regsccm.h	6118;"	d
BP_CCM_CCGR1_CG6	include/regsccm.h	6138;"	d
BP_CCM_CCGR1_CG7	include/regsccm.h	6158;"	d
BP_CCM_CCGR1_CG8	include/regsccm.h	6178;"	d
BP_CCM_CCGR1_CG9	include/regsccm.h	6198;"	d
BP_CCM_CCGR2_CG0	include/regsccm.h	6399;"	d
BP_CCM_CCGR2_CG1	include/regsccm.h	6419;"	d
BP_CCM_CCGR2_CG10	include/regsccm.h	6599;"	d
BP_CCM_CCGR2_CG11	include/regsccm.h	6619;"	d
BP_CCM_CCGR2_CG12	include/regsccm.h	6639;"	d
BP_CCM_CCGR2_CG13	include/regsccm.h	6659;"	d
BP_CCM_CCGR2_CG14	include/regsccm.h	6679;"	d
BP_CCM_CCGR2_CG15	include/regsccm.h	6699;"	d
BP_CCM_CCGR2_CG2	include/regsccm.h	6439;"	d
BP_CCM_CCGR2_CG3	include/regsccm.h	6459;"	d
BP_CCM_CCGR2_CG4	include/regsccm.h	6479;"	d
BP_CCM_CCGR2_CG5	include/regsccm.h	6499;"	d
BP_CCM_CCGR2_CG6	include/regsccm.h	6519;"	d
BP_CCM_CCGR2_CG7	include/regsccm.h	6539;"	d
BP_CCM_CCGR2_CG8	include/regsccm.h	6559;"	d
BP_CCM_CCGR2_CG9	include/regsccm.h	6579;"	d
BP_CCM_CCGR3_CG0	include/regsccm.h	6779;"	d
BP_CCM_CCGR3_CG1	include/regsccm.h	6799;"	d
BP_CCM_CCGR3_CG10	include/regsccm.h	6979;"	d
BP_CCM_CCGR3_CG11	include/regsccm.h	6999;"	d
BP_CCM_CCGR3_CG12	include/regsccm.h	7019;"	d
BP_CCM_CCGR3_CG13	include/regsccm.h	7039;"	d
BP_CCM_CCGR3_CG14	include/regsccm.h	7059;"	d
BP_CCM_CCGR3_CG15	include/regsccm.h	7081;"	d
BP_CCM_CCGR3_CG2	include/regsccm.h	6819;"	d
BP_CCM_CCGR3_CG3	include/regsccm.h	6839;"	d
BP_CCM_CCGR3_CG4	include/regsccm.h	6859;"	d
BP_CCM_CCGR3_CG5	include/regsccm.h	6879;"	d
BP_CCM_CCGR3_CG6	include/regsccm.h	6899;"	d
BP_CCM_CCGR3_CG7	include/regsccm.h	6919;"	d
BP_CCM_CCGR3_CG8	include/regsccm.h	6939;"	d
BP_CCM_CCGR3_CG9	include/regsccm.h	6959;"	d
BP_CCM_CCGR4_CG0	include/regsccm.h	7161;"	d
BP_CCM_CCGR4_CG1	include/regsccm.h	7181;"	d
BP_CCM_CCGR4_CG10	include/regsccm.h	7361;"	d
BP_CCM_CCGR4_CG11	include/regsccm.h	7381;"	d
BP_CCM_CCGR4_CG12	include/regsccm.h	7401;"	d
BP_CCM_CCGR4_CG13	include/regsccm.h	7421;"	d
BP_CCM_CCGR4_CG14	include/regsccm.h	7441;"	d
BP_CCM_CCGR4_CG15	include/regsccm.h	7461;"	d
BP_CCM_CCGR4_CG2	include/regsccm.h	7201;"	d
BP_CCM_CCGR4_CG3	include/regsccm.h	7221;"	d
BP_CCM_CCGR4_CG4	include/regsccm.h	7241;"	d
BP_CCM_CCGR4_CG5	include/regsccm.h	7261;"	d
BP_CCM_CCGR4_CG6	include/regsccm.h	7281;"	d
BP_CCM_CCGR4_CG7	include/regsccm.h	7301;"	d
BP_CCM_CCGR4_CG8	include/regsccm.h	7321;"	d
BP_CCM_CCGR4_CG9	include/regsccm.h	7341;"	d
BP_CCM_CCGR5_CG0	include/regsccm.h	7541;"	d
BP_CCM_CCGR5_CG1	include/regsccm.h	7561;"	d
BP_CCM_CCGR5_CG10	include/regsccm.h	7741;"	d
BP_CCM_CCGR5_CG11	include/regsccm.h	7761;"	d
BP_CCM_CCGR5_CG12	include/regsccm.h	7781;"	d
BP_CCM_CCGR5_CG13	include/regsccm.h	7801;"	d
BP_CCM_CCGR5_CG14	include/regsccm.h	7821;"	d
BP_CCM_CCGR5_CG15	include/regsccm.h	7841;"	d
BP_CCM_CCGR5_CG2	include/regsccm.h	7581;"	d
BP_CCM_CCGR5_CG3	include/regsccm.h	7601;"	d
BP_CCM_CCGR5_CG4	include/regsccm.h	7621;"	d
BP_CCM_CCGR5_CG5	include/regsccm.h	7641;"	d
BP_CCM_CCGR5_CG6	include/regsccm.h	7661;"	d
BP_CCM_CCGR5_CG7	include/regsccm.h	7681;"	d
BP_CCM_CCGR5_CG8	include/regsccm.h	7701;"	d
BP_CCM_CCGR5_CG9	include/regsccm.h	7721;"	d
BP_CCM_CCGR6_CG0	include/regsccm.h	7921;"	d
BP_CCM_CCGR6_CG1	include/regsccm.h	7941;"	d
BP_CCM_CCGR6_CG10	include/regsccm.h	8121;"	d
BP_CCM_CCGR6_CG11	include/regsccm.h	8141;"	d
BP_CCM_CCGR6_CG12	include/regsccm.h	8161;"	d
BP_CCM_CCGR6_CG13	include/regsccm.h	8181;"	d
BP_CCM_CCGR6_CG14	include/regsccm.h	8201;"	d
BP_CCM_CCGR6_CG15	include/regsccm.h	8221;"	d
BP_CCM_CCGR6_CG2	include/regsccm.h	7961;"	d
BP_CCM_CCGR6_CG3	include/regsccm.h	7981;"	d
BP_CCM_CCGR6_CG4	include/regsccm.h	8001;"	d
BP_CCM_CCGR6_CG5	include/regsccm.h	8021;"	d
BP_CCM_CCGR6_CG6	include/regsccm.h	8041;"	d
BP_CCM_CCGR6_CG7	include/regsccm.h	8061;"	d
BP_CCM_CCGR6_CG8	include/regsccm.h	8081;"	d
BP_CCM_CCGR6_CG9	include/regsccm.h	8101;"	d
BP_CCM_CCOSR_CLKO1_DIV	include/regsccm.h	5252;"	d
BP_CCM_CCOSR_CLKO1_EN	include/regsccm.h	5276;"	d
BP_CCM_CCOSR_CLKO1_SEL	include/regsccm.h	5222;"	d
BP_CCM_CCOSR_CLKO2_DIV	include/regsccm.h	5382;"	d
BP_CCM_CCOSR_CLKO2_EN	include/regsccm.h	5406;"	d
BP_CCM_CCOSR_CLKO2_SEL	include/regsccm.h	5352;"	d
BP_CCM_CCOSR_CLKO_SEL	include/regsccm.h	5300;"	d
BP_CCM_CCR_COSC_EN	include/regsccm.h	170;"	d
BP_CCM_CCR_OSCNT	include/regsccm.h	140;"	d
BP_CCM_CCR_RBC_EN	include/regsccm.h	249;"	d
BP_CCM_CCR_REG_BYPASS_COUNT	include/regsccm.h	223;"	d
BP_CCM_CCR_WB_COUNT	include/regsccm.h	197;"	d
BP_CCM_CCSR_PDF_307M_DIS_MASK	include/regsccm.h	636;"	d
BP_CCM_CCSR_PDF_396M_DIS_MASK	include/regsccm.h	611;"	d
BP_CCM_CCSR_PDF_508M_DIS_MASK	include/regsccm.h	686;"	d
BP_CCM_CCSR_PDF_528M_DIS_MASK	include/regsccm.h	661;"	d
BP_CCM_CCSR_PDF_540M_DIS_MASK	include/regsccm.h	711;"	d
BP_CCM_CCSR_PLL1_SW_CLK_SEL	include/regsccm.h	560;"	d
BP_CCM_CCSR_PLL2_SW_CLK_SEL	include/regsccm.h	532;"	d
BP_CCM_CCSR_PLL3_SW_CLK_SEL	include/regsccm.h	504;"	d
BP_CCM_CCSR_STEP_SEL	include/regsccm.h	586;"	d
BP_CCM_CDCDR_HSI_TX_CLK_SEL	include/regsccm.h	2994;"	d
BP_CCM_CDCDR_HSI_TX_PODF	include/regsccm.h	3024;"	d
BP_CCM_CDCDR_SPDIF0_CLK_PODF	include/regsccm.h	2944;"	d
BP_CCM_CDCDR_SPDIF0_CLK_PRED	include/regsccm.h	2970;"	d
BP_CCM_CDCDR_SPDIF0_CLK_SEL	include/regsccm.h	2920;"	d
BP_CCM_CDCDR_SPDIF1_CLK_PODF	include/regsccm.h	2869;"	d
BP_CCM_CDCDR_SPDIF1_CLK_PRED	include/regsccm.h	2895;"	d
BP_CCM_CDCDR_SPDIF1_CLK_SEL	include/regsccm.h	2845;"	d
BP_CCM_CDHIPR_AHB_PODF_BUSY	include/regsccm.h	3797;"	d
BP_CCM_CDHIPR_ARM_PODF_BUSY	include/regsccm.h	3885;"	d
BP_CCM_CDHIPR_AXI_PODF_BUSY	include/regsccm.h	3779;"	d
BP_CCM_CDHIPR_MMDC_CH0_PODF_BUSY	include/regsccm.h	3850;"	d
BP_CCM_CDHIPR_MMDC_CH1_PODF_BUSY	include/regsccm.h	3815;"	d
BP_CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY	include/regsccm.h	3832;"	d
BP_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY	include/regsccm.h	3867;"	d
BP_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	5527;"	d
BP_CCM_CGPR_FPL	include/regsccm.h	5550;"	d
BP_CCM_CGPR_MMDC_EXT_CLK_DIS	include/regsccm.h	5503;"	d
BP_CCM_CGPR_PMIC_DELAY_SCALER	include/regsccm.h	5479;"	d
BP_CCM_CHSCCDR_IPU1_DI0_CLK_SEL	include/regsccm.h	3102;"	d
BP_CCM_CHSCCDR_IPU1_DI0_PODF	include/regsccm.h	3132;"	d
BP_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	3161;"	d
BP_CCM_CHSCCDR_IPU1_DI1_CLK_SEL	include/regsccm.h	3189;"	d
BP_CCM_CHSCCDR_IPU1_DI1_PODF	include/regsccm.h	3219;"	d
BP_CCM_CHSCCDR_IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	3248;"	d
BP_CCM_CIMR_ARM_PODF_LOADED	include/regsccm.h	5132;"	d
BP_CCM_CIMR_MASK_AHB_PODF_LOADED	include/regsccm.h	5036;"	d
BP_CCM_CIMR_MASK_AXI_B_PODF_LOADED	include/regsccm.h	4996;"	d
BP_CCM_CIMR_MASK_AXI_PODF_LOADED	include/regsccm.h	4972;"	d
BP_CCM_CIMR_MASK_COSC_READY	include/regsccm.h	4948;"	d
BP_CCM_CIMR_MASK_LRF_PLL	include/regsccm.h	4924;"	d
BP_CCM_CIMR_MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	5108;"	d
BP_CCM_CIMR_MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	5060;"	d
BP_CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	5012;"	d
BP_CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	5084;"	d
BP_CCM_CISR_AHB_PODF_LOADED	include/regsccm.h	4747;"	d
BP_CCM_CISR_ARM_PODF_LOADED	include/regsccm.h	4844;"	d
BP_CCM_CISR_AXI_B_PODF_LOADED	include/regsccm.h	4707;"	d
BP_CCM_CISR_AXI_PODF_LOADED	include/regsccm.h	4683;"	d
BP_CCM_CISR_COSC_READY	include/regsccm.h	4659;"	d
BP_CCM_CISR_LRF_PLL	include/regsccm.h	4635;"	d
BP_CCM_CISR_MMDC_CH0_PODF_LOADED	include/regsccm.h	4819;"	d
BP_CCM_CISR_MMDC_CH1_PODF_LOADED	include/regsccm.h	4771;"	d
BP_CCM_CISR_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	4723;"	d
BP_CCM_CISR_PERIPH_CLK_SEL_LOADED	include/regsccm.h	4795;"	d
BP_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	include/regsccm.h	4230;"	d
BP_CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	4427;"	d
BP_CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	4453;"	d
BP_CCM_CLPCR_BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	4203;"	d
BP_CCM_CLPCR_COSC_PWRDOWN	include/regsccm.h	4377;"	d
BP_CCM_CLPCR_DIS_REF_OSC	include/regsccm.h	4292;"	d
BP_CCM_CLPCR_LPM	include/regsccm.h	4175;"	d
BP_CCM_CLPCR_MASK_CORE0_WFI	include/regsccm.h	4478;"	d
BP_CCM_CLPCR_MASK_CORE1_WFI	include/regsccm.h	4503;"	d
BP_CCM_CLPCR_MASK_L2CC_IDLE	include/regsccm.h	4553;"	d
BP_CCM_CLPCR_MASK_SCU_IDLE	include/regsccm.h	4528;"	d
BP_CCM_CLPCR_SBYOS	include/regsccm.h	4261;"	d
BP_CCM_CLPCR_STBY_COUNT	include/regsccm.h	4349;"	d
BP_CCM_CLPCR_VSTBY	include/regsccm.h	4320;"	d
BP_CCM_CLPCR_WB_PER_AT_LPM	include/regsccm.h	4401;"	d
BP_CCM_CMEOR_MOD_EN_OV_CAN1_CPI	include/regsccm.h	8525;"	d
BP_CCM_CMEOR_MOD_EN_OV_CAN2_CPI	include/regsccm.h	8500;"	d
BP_CCM_CMEOR_MOD_EN_OV_DAP	include/regsccm.h	8402;"	d
BP_CCM_CMEOR_MOD_EN_OV_EPIT	include/regsccm.h	8354;"	d
BP_CCM_CMEOR_MOD_EN_OV_GPT	include/regsccm.h	8329;"	d
BP_CCM_CMEOR_MOD_EN_OV_GPU2D	include/regsccm.h	8451;"	d
BP_CCM_CMEOR_MOD_EN_OV_GPU3D	include/regsccm.h	8475;"	d
BP_CCM_CMEOR_MOD_EN_OV_VDOA	include/regsccm.h	8304;"	d
BP_CCM_CMEOR_MOD_EN_OV_VPU	include/regsccm.h	8426;"	d
BP_CCM_CMEOR_MOD_EN_USDHC	include/regsccm.h	8378;"	d
BP_CCM_CS1CDR_ESAI_CLK_PODF	include/regsccm.h	2524;"	d
BP_CCM_CS1CDR_ESAI_CLK_PRED	include/regsccm.h	2439;"	d
BP_CCM_CS1CDR_SSI1_CLK_PODF	include/regsccm.h	2379;"	d
BP_CCM_CS1CDR_SSI1_CLK_PRED	include/regsccm.h	2409;"	d
BP_CCM_CS1CDR_SSI3_CLK_PODF	include/regsccm.h	2464;"	d
BP_CCM_CS1CDR_SSI3_CLK_PRED	include/regsccm.h	2494;"	d
BP_CCM_CS2CDR_ENFC_CLK_PODF	include/regsccm.h	2768;"	d
BP_CCM_CS2CDR_ENFC_CLK_PRED	include/regsccm.h	2743;"	d
BP_CCM_CS2CDR_ENFC_CLK_SEL	include/regsccm.h	2713;"	d
BP_CCM_CS2CDR_LDB_DI0_CLK_SEL	include/regsccm.h	2659;"	d
BP_CCM_CS2CDR_LDB_DI1_CLK_SEL	include/regsccm.h	2687;"	d
BP_CCM_CS2CDR_SSI2_CLK_PODF	include/regsccm.h	2601;"	d
BP_CCM_CS2CDR_SSI2_CLK_PRED	include/regsccm.h	2631;"	d
BP_CCM_CSCDR1_UART_CLK_PODF	include/regsccm.h	2153;"	d
BP_CCM_CSCDR1_USDHC1_PODF	include/regsccm.h	2183;"	d
BP_CCM_CSCDR1_USDHC2_PODF	include/regsccm.h	2213;"	d
BP_CCM_CSCDR1_USDHC3_PODF	include/regsccm.h	2243;"	d
BP_CCM_CSCDR1_USDHC4_PODF	include/regsccm.h	2273;"	d
BP_CCM_CSCDR1_VPU_AXI_PODF	include/regsccm.h	2303;"	d
BP_CCM_CSCDR2_ECSPI_CLK_PODF	include/regsccm.h	3500;"	d
BP_CCM_CSCDR2_EPDC_PIX_CLK_SEL	include/regsccm.h	3415;"	d
BP_CCM_CSCDR2_EPDC_PIX_PODF	include/regsccm.h	3445;"	d
BP_CCM_CSCDR2_EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	3474;"	d
BP_CCM_CSCDR2_LCDIF_PIX_CLK_SEL	include/regsccm.h	3328;"	d
BP_CCM_CSCDR2_LCDIF_PIX_PODF	include/regsccm.h	3358;"	d
BP_CCM_CSCDR2_LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	3387;"	d
BP_CCM_CSCDR3_EPDC_CLK_SEL	include/regsccm.h	3631;"	d
BP_CCM_CSCDR3_EPDC_PODF	include/regsccm.h	3662;"	d
BP_CCM_CSCDR3_IPU1_HSP_CLK_SEL	include/regsccm.h	3575;"	d
BP_CCM_CSCDR3_IPU1_HSP_PODF	include/regsccm.h	3605;"	d
BP_CCM_CSCMR1_ACLK_EIM_SLOW_PODF	include/regsccm.h	1870;"	d
BP_CCM_CSCMR1_ACLK_EIM_SLOW_SEL	include/regsccm.h	1922;"	d
BP_CCM_CSCMR1_ACLK_PODF	include/regsccm.h	1845;"	d
BP_CCM_CSCMR1_ACLK_SEL	include/regsccm.h	1896;"	d
BP_CCM_CSCMR1_PERCLK_PODF	include/regsccm.h	1649;"	d
BP_CCM_CSCMR1_SSI1_CLK_SEL	include/regsccm.h	1674;"	d
BP_CCM_CSCMR1_SSI2_CLK_SEL	include/regsccm.h	1699;"	d
BP_CCM_CSCMR1_SSI3_CLK_SEL	include/regsccm.h	1724;"	d
BP_CCM_CSCMR1_USDHC1_CLK_SEL	include/regsccm.h	1748;"	d
BP_CCM_CSCMR1_USDHC2_CLK_SEL	include/regsccm.h	1772;"	d
BP_CCM_CSCMR1_USDHC3_CLK_SEL	include/regsccm.h	1796;"	d
BP_CCM_CSCMR1_USDHC4_CLK_SEL	include/regsccm.h	1820;"	d
BP_CCM_CSCMR2_CAN_CLK_PODF	include/regsccm.h	2001;"	d
BP_CCM_CSCMR2_ESAI_CLK_SEL	include/regsccm.h	2074;"	d
BP_CCM_CSCMR2_LDB_DI0_IPU_DIV	include/regsccm.h	2025;"	d
BP_CCM_CSCMR2_LDB_DI1_IPU_DIV	include/regsccm.h	2049;"	d
BP_CCM_CSR_COSC_READY	include/regsccm.h	429;"	d
BP_CCM_CSR_REF_EN_B	include/regsccm.h	412;"	d
BP_CCM_CTOR_OBS_EN	include/regsccm.h	4085;"	d
BP_CCM_CTOR_OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	4061;"	d
BP_CCM_CTOR_OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	4006;"	d
BP_CCM_CTOR_OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	3967;"	d
BP_EIM_CS0GCR1_AUS	include/regseim.h	579;"	d
BP_EIM_CS0GCR1_BCD	include/regseim.h	437;"	d
BP_EIM_CS0GCR1_BCS	include/regseim.h	467;"	d
BP_EIM_CS0GCR1_BL	include/regseim.h	383;"	d
BP_EIM_CS0GCR1_CRE	include/regseim.h	318;"	d
BP_EIM_CS0GCR1_CREP	include/regseim.h	346;"	d
BP_EIM_CS0GCR1_CSEN	include/regseim.h	157;"	d
BP_EIM_CS0GCR1_CSREC	include/regseim.h	554;"	d
BP_EIM_CS0GCR1_DSZ	include/regseim.h	499;"	d
BP_EIM_CS0GCR1_GBC	include/regseim.h	607;"	d
BP_EIM_CS0GCR1_MUM	include/regseim.h	235;"	d
BP_EIM_CS0GCR1_PSZ	include/regseim.h	671;"	d
BP_EIM_CS0GCR1_RFL	include/regseim.h	293;"	d
BP_EIM_CS0GCR1_SP	include/regseim.h	525;"	d
BP_EIM_CS0GCR1_SRD	include/regseim.h	209;"	d
BP_EIM_CS0GCR1_SWR	include/regseim.h	183;"	d
BP_EIM_CS0GCR1_WC	include/regseim.h	408;"	d
BP_EIM_CS0GCR1_WFL	include/regseim.h	264;"	d
BP_EIM_CS0GCR1_WP	include/regseim.h	633;"	d
BP_EIM_CS0GCR2_ADH	include/regseim.h	747;"	d
BP_EIM_CS0GCR2_DAE	include/regseim.h	805;"	d
BP_EIM_CS0GCR2_DAP	include/regseim.h	831;"	d
BP_EIM_CS0GCR2_DAPS	include/regseim.h	778;"	d
BP_EIM_CS0GCR2_MUX16_BYP_GRANT	include/regseim.h	856;"	d
BP_EIM_CS0RCR1_OEA	include/regseim.h	1024;"	d
BP_EIM_CS0RCR1_OEN	include/regseim.h	993;"	d
BP_EIM_CS0RCR1_RADVA	include/regseim.h	1101;"	d
BP_EIM_CS0RCR1_RADVN	include/regseim.h	1051;"	d
BP_EIM_CS0RCR1_RAL	include/regseim.h	1073;"	d
BP_EIM_CS0RCR1_RCSA	include/regseim.h	965;"	d
BP_EIM_CS0RCR1_RCSN	include/regseim.h	937;"	d
BP_EIM_CS0RCR1_RWSC	include/regseim.h	1140;"	d
BP_EIM_CS0RCR2_APR	include/regseim.h	1353;"	d
BP_EIM_CS0RCR2_PAT	include/regseim.h	1329;"	d
BP_EIM_CS0RCR2_RBE	include/regseim.h	1240;"	d
BP_EIM_CS0RCR2_RBEA	include/regseim.h	1268;"	d
BP_EIM_CS0RCR2_RBEN	include/regseim.h	1216;"	d
BP_EIM_CS0RCR2_RL	include/regseim.h	1296;"	d
BP_EIM_CS0WCR1_WADVA	include/regseim.h	1628;"	d
BP_EIM_CS0WCR1_WADVN	include/regseim.h	1600;"	d
BP_EIM_CS0WCR1_WAL	include/regseim.h	1710;"	d
BP_EIM_CS0WCR1_WBEA	include/regseim.h	1574;"	d
BP_EIM_CS0WCR1_WBED	include/regseim.h	1688;"	d
BP_EIM_CS0WCR1_WBEN	include/regseim.h	1545;"	d
BP_EIM_CS0WCR1_WCSA	include/regseim.h	1460;"	d
BP_EIM_CS0WCR1_WCSN	include/regseim.h	1431;"	d
BP_EIM_CS0WCR1_WEA	include/regseim.h	1519;"	d
BP_EIM_CS0WCR1_WEN	include/regseim.h	1489;"	d
BP_EIM_CS0WCR1_WWSC	include/regseim.h	1667;"	d
BP_EIM_CS0WCR2_WBCDD	include/regseim.h	1773;"	d
BP_EIM_CS1GCR1_AUS	include/regseim.h	2281;"	d
BP_EIM_CS1GCR1_BCD	include/regseim.h	2139;"	d
BP_EIM_CS1GCR1_BCS	include/regseim.h	2169;"	d
BP_EIM_CS1GCR1_BL	include/regseim.h	2085;"	d
BP_EIM_CS1GCR1_CRE	include/regseim.h	2020;"	d
BP_EIM_CS1GCR1_CREP	include/regseim.h	2048;"	d
BP_EIM_CS1GCR1_CSEN	include/regseim.h	1859;"	d
BP_EIM_CS1GCR1_CSREC	include/regseim.h	2256;"	d
BP_EIM_CS1GCR1_DSZ	include/regseim.h	2201;"	d
BP_EIM_CS1GCR1_GBC	include/regseim.h	2309;"	d
BP_EIM_CS1GCR1_MUM	include/regseim.h	1937;"	d
BP_EIM_CS1GCR1_PSZ	include/regseim.h	2373;"	d
BP_EIM_CS1GCR1_RFL	include/regseim.h	1995;"	d
BP_EIM_CS1GCR1_SP	include/regseim.h	2227;"	d
BP_EIM_CS1GCR1_SRD	include/regseim.h	1911;"	d
BP_EIM_CS1GCR1_SWR	include/regseim.h	1885;"	d
BP_EIM_CS1GCR1_WC	include/regseim.h	2110;"	d
BP_EIM_CS1GCR1_WFL	include/regseim.h	1966;"	d
BP_EIM_CS1GCR1_WP	include/regseim.h	2335;"	d
BP_EIM_CS1GCR2_ADH	include/regseim.h	2449;"	d
BP_EIM_CS1GCR2_DAE	include/regseim.h	2507;"	d
BP_EIM_CS1GCR2_DAP	include/regseim.h	2533;"	d
BP_EIM_CS1GCR2_DAPS	include/regseim.h	2480;"	d
BP_EIM_CS1GCR2_MUX16_BYP_GRANT	include/regseim.h	2558;"	d
BP_EIM_CS1RCR1_OEA	include/regseim.h	2726;"	d
BP_EIM_CS1RCR1_OEN	include/regseim.h	2695;"	d
BP_EIM_CS1RCR1_RADVA	include/regseim.h	2803;"	d
BP_EIM_CS1RCR1_RADVN	include/regseim.h	2753;"	d
BP_EIM_CS1RCR1_RAL	include/regseim.h	2775;"	d
BP_EIM_CS1RCR1_RCSA	include/regseim.h	2667;"	d
BP_EIM_CS1RCR1_RCSN	include/regseim.h	2639;"	d
BP_EIM_CS1RCR1_RWSC	include/regseim.h	2842;"	d
BP_EIM_CS1RCR2_APR	include/regseim.h	3055;"	d
BP_EIM_CS1RCR2_PAT	include/regseim.h	3031;"	d
BP_EIM_CS1RCR2_RBE	include/regseim.h	2942;"	d
BP_EIM_CS1RCR2_RBEA	include/regseim.h	2970;"	d
BP_EIM_CS1RCR2_RBEN	include/regseim.h	2918;"	d
BP_EIM_CS1RCR2_RL	include/regseim.h	2998;"	d
BP_EIM_CS1WCR1_WADVA	include/regseim.h	3330;"	d
BP_EIM_CS1WCR1_WADVN	include/regseim.h	3302;"	d
BP_EIM_CS1WCR1_WAL	include/regseim.h	3412;"	d
BP_EIM_CS1WCR1_WBEA	include/regseim.h	3276;"	d
BP_EIM_CS1WCR1_WBED	include/regseim.h	3390;"	d
BP_EIM_CS1WCR1_WBEN	include/regseim.h	3247;"	d
BP_EIM_CS1WCR1_WCSA	include/regseim.h	3162;"	d
BP_EIM_CS1WCR1_WCSN	include/regseim.h	3133;"	d
BP_EIM_CS1WCR1_WEA	include/regseim.h	3221;"	d
BP_EIM_CS1WCR1_WEN	include/regseim.h	3191;"	d
BP_EIM_CS1WCR1_WWSC	include/regseim.h	3369;"	d
BP_EIM_CS1WCR2_WBCDD	include/regseim.h	3475;"	d
BP_EIM_CS2GCR1_AUS	include/regseim.h	3983;"	d
BP_EIM_CS2GCR1_BCD	include/regseim.h	3841;"	d
BP_EIM_CS2GCR1_BCS	include/regseim.h	3871;"	d
BP_EIM_CS2GCR1_BL	include/regseim.h	3787;"	d
BP_EIM_CS2GCR1_CRE	include/regseim.h	3722;"	d
BP_EIM_CS2GCR1_CREP	include/regseim.h	3750;"	d
BP_EIM_CS2GCR1_CSEN	include/regseim.h	3561;"	d
BP_EIM_CS2GCR1_CSREC	include/regseim.h	3958;"	d
BP_EIM_CS2GCR1_DSZ	include/regseim.h	3903;"	d
BP_EIM_CS2GCR1_GBC	include/regseim.h	4011;"	d
BP_EIM_CS2GCR1_MUM	include/regseim.h	3639;"	d
BP_EIM_CS2GCR1_PSZ	include/regseim.h	4075;"	d
BP_EIM_CS2GCR1_RFL	include/regseim.h	3697;"	d
BP_EIM_CS2GCR1_SP	include/regseim.h	3929;"	d
BP_EIM_CS2GCR1_SRD	include/regseim.h	3613;"	d
BP_EIM_CS2GCR1_SWR	include/regseim.h	3587;"	d
BP_EIM_CS2GCR1_WC	include/regseim.h	3812;"	d
BP_EIM_CS2GCR1_WFL	include/regseim.h	3668;"	d
BP_EIM_CS2GCR1_WP	include/regseim.h	4037;"	d
BP_EIM_CS2GCR2_ADH	include/regseim.h	4151;"	d
BP_EIM_CS2GCR2_DAE	include/regseim.h	4209;"	d
BP_EIM_CS2GCR2_DAP	include/regseim.h	4235;"	d
BP_EIM_CS2GCR2_DAPS	include/regseim.h	4182;"	d
BP_EIM_CS2GCR2_MUX16_BYP_GRANT	include/regseim.h	4260;"	d
BP_EIM_CS2RCR1_OEA	include/regseim.h	4428;"	d
BP_EIM_CS2RCR1_OEN	include/regseim.h	4397;"	d
BP_EIM_CS2RCR1_RADVA	include/regseim.h	4505;"	d
BP_EIM_CS2RCR1_RADVN	include/regseim.h	4455;"	d
BP_EIM_CS2RCR1_RAL	include/regseim.h	4477;"	d
BP_EIM_CS2RCR1_RCSA	include/regseim.h	4369;"	d
BP_EIM_CS2RCR1_RCSN	include/regseim.h	4341;"	d
BP_EIM_CS2RCR1_RWSC	include/regseim.h	4544;"	d
BP_EIM_CS2RCR2_APR	include/regseim.h	4757;"	d
BP_EIM_CS2RCR2_PAT	include/regseim.h	4733;"	d
BP_EIM_CS2RCR2_RBE	include/regseim.h	4644;"	d
BP_EIM_CS2RCR2_RBEA	include/regseim.h	4672;"	d
BP_EIM_CS2RCR2_RBEN	include/regseim.h	4620;"	d
BP_EIM_CS2RCR2_RL	include/regseim.h	4700;"	d
BP_EIM_CS2WCR1_WADVA	include/regseim.h	5032;"	d
BP_EIM_CS2WCR1_WADVN	include/regseim.h	5004;"	d
BP_EIM_CS2WCR1_WAL	include/regseim.h	5114;"	d
BP_EIM_CS2WCR1_WBEA	include/regseim.h	4978;"	d
BP_EIM_CS2WCR1_WBED	include/regseim.h	5092;"	d
BP_EIM_CS2WCR1_WBEN	include/regseim.h	4949;"	d
BP_EIM_CS2WCR1_WCSA	include/regseim.h	4864;"	d
BP_EIM_CS2WCR1_WCSN	include/regseim.h	4835;"	d
BP_EIM_CS2WCR1_WEA	include/regseim.h	4923;"	d
BP_EIM_CS2WCR1_WEN	include/regseim.h	4893;"	d
BP_EIM_CS2WCR1_WWSC	include/regseim.h	5071;"	d
BP_EIM_CS2WCR2_WBCDD	include/regseim.h	5177;"	d
BP_EIM_CS3GCR1_AUS	include/regseim.h	5685;"	d
BP_EIM_CS3GCR1_BCD	include/regseim.h	5543;"	d
BP_EIM_CS3GCR1_BCS	include/regseim.h	5573;"	d
BP_EIM_CS3GCR1_BL	include/regseim.h	5489;"	d
BP_EIM_CS3GCR1_CRE	include/regseim.h	5424;"	d
BP_EIM_CS3GCR1_CREP	include/regseim.h	5452;"	d
BP_EIM_CS3GCR1_CSEN	include/regseim.h	5263;"	d
BP_EIM_CS3GCR1_CSREC	include/regseim.h	5660;"	d
BP_EIM_CS3GCR1_DSZ	include/regseim.h	5605;"	d
BP_EIM_CS3GCR1_GBC	include/regseim.h	5713;"	d
BP_EIM_CS3GCR1_MUM	include/regseim.h	5341;"	d
BP_EIM_CS3GCR1_PSZ	include/regseim.h	5777;"	d
BP_EIM_CS3GCR1_RFL	include/regseim.h	5399;"	d
BP_EIM_CS3GCR1_SP	include/regseim.h	5631;"	d
BP_EIM_CS3GCR1_SRD	include/regseim.h	5315;"	d
BP_EIM_CS3GCR1_SWR	include/regseim.h	5289;"	d
BP_EIM_CS3GCR1_WC	include/regseim.h	5514;"	d
BP_EIM_CS3GCR1_WFL	include/regseim.h	5370;"	d
BP_EIM_CS3GCR1_WP	include/regseim.h	5739;"	d
BP_EIM_CS3GCR2_ADH	include/regseim.h	5853;"	d
BP_EIM_CS3GCR2_DAE	include/regseim.h	5911;"	d
BP_EIM_CS3GCR2_DAP	include/regseim.h	5937;"	d
BP_EIM_CS3GCR2_DAPS	include/regseim.h	5884;"	d
BP_EIM_CS3GCR2_MUX16_BYP_GRANT	include/regseim.h	5962;"	d
BP_EIM_CS3RCR1_OEA	include/regseim.h	6130;"	d
BP_EIM_CS3RCR1_OEN	include/regseim.h	6099;"	d
BP_EIM_CS3RCR1_RADVA	include/regseim.h	6207;"	d
BP_EIM_CS3RCR1_RADVN	include/regseim.h	6157;"	d
BP_EIM_CS3RCR1_RAL	include/regseim.h	6179;"	d
BP_EIM_CS3RCR1_RCSA	include/regseim.h	6071;"	d
BP_EIM_CS3RCR1_RCSN	include/regseim.h	6043;"	d
BP_EIM_CS3RCR1_RWSC	include/regseim.h	6246;"	d
BP_EIM_CS3RCR2_APR	include/regseim.h	6459;"	d
BP_EIM_CS3RCR2_PAT	include/regseim.h	6435;"	d
BP_EIM_CS3RCR2_RBE	include/regseim.h	6346;"	d
BP_EIM_CS3RCR2_RBEA	include/regseim.h	6374;"	d
BP_EIM_CS3RCR2_RBEN	include/regseim.h	6322;"	d
BP_EIM_CS3RCR2_RL	include/regseim.h	6402;"	d
BP_EIM_CS3WCR1_WADVA	include/regseim.h	6734;"	d
BP_EIM_CS3WCR1_WADVN	include/regseim.h	6706;"	d
BP_EIM_CS3WCR1_WAL	include/regseim.h	6816;"	d
BP_EIM_CS3WCR1_WBEA	include/regseim.h	6680;"	d
BP_EIM_CS3WCR1_WBED	include/regseim.h	6794;"	d
BP_EIM_CS3WCR1_WBEN	include/regseim.h	6651;"	d
BP_EIM_CS3WCR1_WCSA	include/regseim.h	6566;"	d
BP_EIM_CS3WCR1_WCSN	include/regseim.h	6537;"	d
BP_EIM_CS3WCR1_WEA	include/regseim.h	6625;"	d
BP_EIM_CS3WCR1_WEN	include/regseim.h	6595;"	d
BP_EIM_CS3WCR1_WWSC	include/regseim.h	6773;"	d
BP_EIM_CS3WCR2_WBCDD	include/regseim.h	6879;"	d
BP_EIM_CS4GCR1_AUS	include/regseim.h	7387;"	d
BP_EIM_CS4GCR1_BCD	include/regseim.h	7245;"	d
BP_EIM_CS4GCR1_BCS	include/regseim.h	7275;"	d
BP_EIM_CS4GCR1_BL	include/regseim.h	7191;"	d
BP_EIM_CS4GCR1_CRE	include/regseim.h	7126;"	d
BP_EIM_CS4GCR1_CREP	include/regseim.h	7154;"	d
BP_EIM_CS4GCR1_CSEN	include/regseim.h	6965;"	d
BP_EIM_CS4GCR1_CSREC	include/regseim.h	7362;"	d
BP_EIM_CS4GCR1_DSZ	include/regseim.h	7307;"	d
BP_EIM_CS4GCR1_GBC	include/regseim.h	7415;"	d
BP_EIM_CS4GCR1_MUM	include/regseim.h	7043;"	d
BP_EIM_CS4GCR1_PSZ	include/regseim.h	7479;"	d
BP_EIM_CS4GCR1_RFL	include/regseim.h	7101;"	d
BP_EIM_CS4GCR1_SP	include/regseim.h	7333;"	d
BP_EIM_CS4GCR1_SRD	include/regseim.h	7017;"	d
BP_EIM_CS4GCR1_SWR	include/regseim.h	6991;"	d
BP_EIM_CS4GCR1_WC	include/regseim.h	7216;"	d
BP_EIM_CS4GCR1_WFL	include/regseim.h	7072;"	d
BP_EIM_CS4GCR1_WP	include/regseim.h	7441;"	d
BP_EIM_CS4GCR2_ADH	include/regseim.h	7555;"	d
BP_EIM_CS4GCR2_DAE	include/regseim.h	7613;"	d
BP_EIM_CS4GCR2_DAP	include/regseim.h	7639;"	d
BP_EIM_CS4GCR2_DAPS	include/regseim.h	7586;"	d
BP_EIM_CS4GCR2_MUX16_BYP_GRANT	include/regseim.h	7664;"	d
BP_EIM_CS4RCR1_OEA	include/regseim.h	7832;"	d
BP_EIM_CS4RCR1_OEN	include/regseim.h	7801;"	d
BP_EIM_CS4RCR1_RADVA	include/regseim.h	7909;"	d
BP_EIM_CS4RCR1_RADVN	include/regseim.h	7859;"	d
BP_EIM_CS4RCR1_RAL	include/regseim.h	7881;"	d
BP_EIM_CS4RCR1_RCSA	include/regseim.h	7773;"	d
BP_EIM_CS4RCR1_RCSN	include/regseim.h	7745;"	d
BP_EIM_CS4RCR1_RWSC	include/regseim.h	7948;"	d
BP_EIM_CS4RCR2_APR	include/regseim.h	8161;"	d
BP_EIM_CS4RCR2_PAT	include/regseim.h	8137;"	d
BP_EIM_CS4RCR2_RBE	include/regseim.h	8048;"	d
BP_EIM_CS4RCR2_RBEA	include/regseim.h	8076;"	d
BP_EIM_CS4RCR2_RBEN	include/regseim.h	8024;"	d
BP_EIM_CS4RCR2_RL	include/regseim.h	8104;"	d
BP_EIM_CS4WCR1_WADVA	include/regseim.h	8436;"	d
BP_EIM_CS4WCR1_WADVN	include/regseim.h	8408;"	d
BP_EIM_CS4WCR1_WAL	include/regseim.h	8518;"	d
BP_EIM_CS4WCR1_WBEA	include/regseim.h	8382;"	d
BP_EIM_CS4WCR1_WBED	include/regseim.h	8496;"	d
BP_EIM_CS4WCR1_WBEN	include/regseim.h	8353;"	d
BP_EIM_CS4WCR1_WCSA	include/regseim.h	8268;"	d
BP_EIM_CS4WCR1_WCSN	include/regseim.h	8239;"	d
BP_EIM_CS4WCR1_WEA	include/regseim.h	8327;"	d
BP_EIM_CS4WCR1_WEN	include/regseim.h	8297;"	d
BP_EIM_CS4WCR1_WWSC	include/regseim.h	8475;"	d
BP_EIM_CS4WCR2_WBCDD	include/regseim.h	8581;"	d
BP_EIM_CS5GCR1_AUS	include/regseim.h	9089;"	d
BP_EIM_CS5GCR1_BCD	include/regseim.h	8947;"	d
BP_EIM_CS5GCR1_BCS	include/regseim.h	8977;"	d
BP_EIM_CS5GCR1_BL	include/regseim.h	8893;"	d
BP_EIM_CS5GCR1_CRE	include/regseim.h	8828;"	d
BP_EIM_CS5GCR1_CREP	include/regseim.h	8856;"	d
BP_EIM_CS5GCR1_CSEN	include/regseim.h	8667;"	d
BP_EIM_CS5GCR1_CSREC	include/regseim.h	9064;"	d
BP_EIM_CS5GCR1_DSZ	include/regseim.h	9009;"	d
BP_EIM_CS5GCR1_GBC	include/regseim.h	9117;"	d
BP_EIM_CS5GCR1_MUM	include/regseim.h	8745;"	d
BP_EIM_CS5GCR1_PSZ	include/regseim.h	9181;"	d
BP_EIM_CS5GCR1_RFL	include/regseim.h	8803;"	d
BP_EIM_CS5GCR1_SP	include/regseim.h	9035;"	d
BP_EIM_CS5GCR1_SRD	include/regseim.h	8719;"	d
BP_EIM_CS5GCR1_SWR	include/regseim.h	8693;"	d
BP_EIM_CS5GCR1_WC	include/regseim.h	8918;"	d
BP_EIM_CS5GCR1_WFL	include/regseim.h	8774;"	d
BP_EIM_CS5GCR1_WP	include/regseim.h	9143;"	d
BP_EIM_CS5GCR2_ADH	include/regseim.h	9257;"	d
BP_EIM_CS5GCR2_DAE	include/regseim.h	9315;"	d
BP_EIM_CS5GCR2_DAP	include/regseim.h	9341;"	d
BP_EIM_CS5GCR2_DAPS	include/regseim.h	9288;"	d
BP_EIM_CS5GCR2_MUX16_BYP_GRANT	include/regseim.h	9366;"	d
BP_EIM_CS5RCR1_OEA	include/regseim.h	9534;"	d
BP_EIM_CS5RCR1_OEN	include/regseim.h	9503;"	d
BP_EIM_CS5RCR1_RADVA	include/regseim.h	9611;"	d
BP_EIM_CS5RCR1_RADVN	include/regseim.h	9561;"	d
BP_EIM_CS5RCR1_RAL	include/regseim.h	9583;"	d
BP_EIM_CS5RCR1_RCSA	include/regseim.h	9475;"	d
BP_EIM_CS5RCR1_RCSN	include/regseim.h	9447;"	d
BP_EIM_CS5RCR1_RWSC	include/regseim.h	9650;"	d
BP_EIM_CS5RCR2_APR	include/regseim.h	9863;"	d
BP_EIM_CS5RCR2_PAT	include/regseim.h	9839;"	d
BP_EIM_CS5RCR2_RBE	include/regseim.h	9750;"	d
BP_EIM_CS5RCR2_RBEA	include/regseim.h	9778;"	d
BP_EIM_CS5RCR2_RBEN	include/regseim.h	9726;"	d
BP_EIM_CS5RCR2_RL	include/regseim.h	9806;"	d
BP_EIM_CS5WCR1_WADVA	include/regseim.h	10138;"	d
BP_EIM_CS5WCR1_WADVN	include/regseim.h	10110;"	d
BP_EIM_CS5WCR1_WAL	include/regseim.h	10220;"	d
BP_EIM_CS5WCR1_WBEA	include/regseim.h	10084;"	d
BP_EIM_CS5WCR1_WBED	include/regseim.h	10198;"	d
BP_EIM_CS5WCR1_WBEN	include/regseim.h	10055;"	d
BP_EIM_CS5WCR1_WCSA	include/regseim.h	9970;"	d
BP_EIM_CS5WCR1_WCSN	include/regseim.h	9941;"	d
BP_EIM_CS5WCR1_WEA	include/regseim.h	10029;"	d
BP_EIM_CS5WCR1_WEN	include/regseim.h	9999;"	d
BP_EIM_CS5WCR1_WWSC	include/regseim.h	10177;"	d
BP_EIM_CS5WCR2_WBCDD	include/regseim.h	10283;"	d
BP_EIM_DCR_DLL_CTRL_ENABLE	include/regseim.h	10609;"	d
BP_EIM_DCR_DLL_CTRL_GATE_UPDATE	include/regseim.h	10713;"	d
BP_EIM_DCR_DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	10778;"	d
BP_EIM_DCR_DLL_CTRL_REF_UPDATE_INT	include/regseim.h	10824;"	d
BP_EIM_DCR_DLL_CTRL_RESET	include/regseim.h	10631;"	d
BP_EIM_DCR_DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	10655;"	d
BP_EIM_DCR_DLL_CTRL_SLV_OFFSET	include/regseim.h	10699;"	d
BP_EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	10679;"	d
BP_EIM_DCR_DLL_CTRL_SLV_OVERRIDE	include/regseim.h	10736;"	d
BP_EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	10757;"	d
BP_EIM_DCR_DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	10801;"	d
BP_EIM_DSR_DLL_STS_REF_LOCK	include/regseim.h	10898;"	d
BP_EIM_DSR_DLL_STS_REF_SEL	include/regseim.h	10924;"	d
BP_EIM_DSR_DLL_STS_SLV_LOCK	include/regseim.h	10885;"	d
BP_EIM_DSR_DLL_STS_SLV_SEL	include/regseim.h	10912;"	d
BP_EIM_EAR_ERROR_ADDR	include/regseim.h	11149;"	d
BP_EIM_WCR_BCM	include/regseim.h	10362;"	d
BP_EIM_WCR_CONT_BCLK_SEL	include/regseim.h	10416;"	d
BP_EIM_WCR_FRUN_ACLK_EN	include/regseim.h	10537;"	d
BP_EIM_WCR_GBCD	include/regseim.h	10391;"	d
BP_EIM_WCR_INTEN	include/regseim.h	10442;"	d
BP_EIM_WCR_INTPOL	include/regseim.h	10466;"	d
BP_EIM_WCR_WDOG_EN	include/regseim.h	10491;"	d
BP_EIM_WCR_WDOG_LIMIT	include/regseim.h	10519;"	d
BP_EIM_WIAR_ACLK_EN	include/regseim.h	11088;"	d
BP_EIM_WIAR_ERRST	include/regseim.h	11063;"	d
BP_EIM_WIAR_INT	include/regseim.h	11035;"	d
BP_EIM_WIAR_IPS_ACK	include/regseim.h	11013;"	d
BP_EIM_WIAR_IPS_REQ	include/regseim.h	10987;"	d
BP_SDMAARM_CHN0ADDR_CHN0ADDR	include/regssdmaarm.h	1726;"	d
BP_SDMAARM_CHN0ADDR_SMSZ	include/regssdmaarm.h	1755;"	d
BP_SDMAARM_CHNENBLn_ENBLN	include/regssdmaarm.h	2477;"	d
BP_SDMAARM_CONFIG_ACR	include/regssdmaarm.h	1016;"	d
BP_SDMAARM_CONFIG_CSM	include/regssdmaarm.h	989;"	d
BP_SDMAARM_CONFIG_DSPDMA	include/regssdmaarm.h	1065;"	d
BP_SDMAARM_CONFIG_RTDOBS	include/regssdmaarm.h	1041;"	d
BP_SDMAARM_DSPOVR_DO	include/regssdmaarm.h	445;"	d
BP_SDMAARM_EVTERRDBG_CHNERR	include/regssdmaarm.h	919;"	d
BP_SDMAARM_EVTERR_CHNERR	include/regssdmaarm.h	704;"	d
BP_SDMAARM_EVTOVR_EO	include/regssdmaarm.h	380;"	d
BP_SDMAARM_EVTPEND_EP	include/regssdmaarm.h	574;"	d
BP_SDMAARM_EVT_MIRROR2_EVENTS	include/regssdmaarm.h	1874;"	d
BP_SDMAARM_EVT_MIRROR_EVENTS	include/regssdmaarm.h	1818;"	d
BP_SDMAARM_HOSTOVR_HO	include/regssdmaarm.h	507;"	d
BP_SDMAARM_HSTART_HSTART_HE	include/regssdmaarm.h	319;"	d
BP_SDMAARM_ILLINSTADDR_ILLINSTADDR	include/regssdmaarm.h	1659;"	d
BP_SDMAARM_INTRMASK_HIMASK	include/regssdmaarm.h	758;"	d
BP_SDMAARM_INTR_HI	include/regssdmaarm.h	185;"	d
BP_SDMAARM_MC0PTR_MC0PTR	include/regssdmaarm.h	119;"	d
BP_SDMAARM_ONCE_CMD_CMD	include/regssdmaarm.h	1596;"	d
BP_SDMAARM_ONCE_DATA_DATA	include/regssdmaarm.h	1289;"	d
BP_SDMAARM_ONCE_ENB_ENB	include/regssdmaarm.h	1229;"	d
BP_SDMAARM_ONCE_INSTR_INSTR	include/regssdmaarm.h	1350;"	d
BP_SDMAARM_ONCE_STAT_ECDR	include/regssdmaarm.h	1425;"	d
BP_SDMAARM_ONCE_STAT_EDR	include/regssdmaarm.h	1477;"	d
BP_SDMAARM_ONCE_STAT_MST	include/regssdmaarm.h	1441;"	d
BP_SDMAARM_ONCE_STAT_ODR	include/regssdmaarm.h	1465;"	d
BP_SDMAARM_ONCE_STAT_PST	include/regssdmaarm.h	1532;"	d
BP_SDMAARM_ONCE_STAT_RCV	include/regssdmaarm.h	1490;"	d
BP_SDMAARM_ONCE_STAT_SWB	include/regssdmaarm.h	1453;"	d
BP_SDMAARM_PSW_CCP	include/regssdmaarm.h	839;"	d
BP_SDMAARM_PSW_CCR	include/regssdmaarm.h	820;"	d
BP_SDMAARM_PSW_NCP	include/regssdmaarm.h	869;"	d
BP_SDMAARM_PSW_NCR	include/regssdmaarm.h	852;"	d
BP_SDMAARM_RESET_RESCHED	include/regssdmaarm.h	648;"	d
BP_SDMAARM_RESET_RESET	include/regssdmaarm.h	633;"	d
BP_SDMAARM_SDMA_CHNPRIn_CHNPRIN	include/regssdmaarm.h	2410;"	d
BP_SDMAARM_SDMA_LOCK_LOCK	include/regssdmaarm.h	1137;"	d
BP_SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR	include/regssdmaarm.h	1163;"	d
BP_SDMAARM_STOP_STAT_HE	include/regssdmaarm.h	248;"	d
BP_SDMAARM_XTRIG_CONF1_CNF0	include/regssdmaarm.h	1964;"	d
BP_SDMAARM_XTRIG_CONF1_CNF1	include/regssdmaarm.h	2011;"	d
BP_SDMAARM_XTRIG_CONF1_CNF2	include/regssdmaarm.h	2058;"	d
BP_SDMAARM_XTRIG_CONF1_CNF3	include/regssdmaarm.h	2105;"	d
BP_SDMAARM_XTRIG_CONF1_NUM0	include/regssdmaarm.h	1938;"	d
BP_SDMAARM_XTRIG_CONF1_NUM1	include/regssdmaarm.h	1985;"	d
BP_SDMAARM_XTRIG_CONF1_NUM2	include/regssdmaarm.h	2032;"	d
BP_SDMAARM_XTRIG_CONF1_NUM3	include/regssdmaarm.h	2079;"	d
BP_SDMAARM_XTRIG_CONF2_CNF4	include/regssdmaarm.h	2203;"	d
BP_SDMAARM_XTRIG_CONF2_CNF5	include/regssdmaarm.h	2250;"	d
BP_SDMAARM_XTRIG_CONF2_CNF6	include/regssdmaarm.h	2297;"	d
BP_SDMAARM_XTRIG_CONF2_CNF7	include/regssdmaarm.h	2344;"	d
BP_SDMAARM_XTRIG_CONF2_NUM4	include/regssdmaarm.h	2177;"	d
BP_SDMAARM_XTRIG_CONF2_NUM5	include/regssdmaarm.h	2224;"	d
BP_SDMAARM_XTRIG_CONF2_NUM6	include/regssdmaarm.h	2271;"	d
BP_SDMAARM_XTRIG_CONF2_NUM7	include/regssdmaarm.h	2318;"	d
BV_FLD	include/regs.h	110;"	d
BV_FLDn	include/regs.h	216;"	d
BV_VAL	include/regs.h	111;"	d
BV_VALn	include/regs.h	217;"	d
BVn_FLD	include/regs.h	322;"	d
BVn_FLDn	include/regs.h	428;"	d
BVn_VAL	include/regs.h	323;"	d
BVn_VALn	include/regs.h	429;"	d
BW_CCM_CACRR_ARM_PODF	include/regsccm.h	797;"	d
BW_CCM_CBCDR_AHB_PODF	include/regsccm.h	1023;"	d
BW_CCM_CBCDR_AXI_ALT_SEL	include/regsccm.h	963;"	d
BW_CCM_CBCDR_AXI_PODF	include/regsccm.h	1054;"	d
BW_CCM_CBCDR_AXI_SEL	include/regsccm.h	939;"	d
BW_CCM_CBCDR_IPG_PODF	include/regsccm.h	992;"	d
BW_CCM_CBCDR_MMDC_CH0_AXI_PODF	include/regsccm.h	1084;"	d
BW_CCM_CBCDR_MMDC_CH1_AXI_PODF	include/regsccm.h	915;"	d
BW_CCM_CBCDR_PERIPH2_CLK2_PODF	include/regsccm.h	884;"	d
BW_CCM_CBCDR_PERIPH2_CLK_SEL	include/regsccm.h	1133;"	d
BW_CCM_CBCDR_PERIPH_CLK2_PODF	include/regsccm.h	1163;"	d
BW_CCM_CBCDR_PERIPH_CLK_SEL	include/regsccm.h	1109;"	d
BW_CCM_CBCMR_GPU2D_CLK_SEL	include/regsccm.h	1403;"	d
BW_CCM_CBCMR_GPU2D_CORE_PODF	include/regsccm.h	1569;"	d
BW_CCM_CBCMR_GPU2D_CORE_SEL	include/regsccm.h	1277;"	d
BW_CCM_CBCMR_GPU3D_CORE_CLK_SEL	include/regsccm.h	1251;"	d
BW_CCM_CBCMR_GPU3D_CORE_PODF	include/regsccm.h	1539;"	d
BW_CCM_CBCMR_MLB_SYS_CLK_PODF	include/regsccm.h	1509;"	d
BW_CCM_CBCMR_PCIE_AXI_CLK_SEL	include/regsccm.h	1301;"	d
BW_CCM_CBCMR_PERIPH2_CLK2_SEL	include/regsccm.h	1453;"	d
BW_CCM_CBCMR_PERIPH_CLK2_SEL	include/regsccm.h	1351;"	d
BW_CCM_CBCMR_PRE_PERIPH2_CLK_SEL	include/regsccm.h	1479;"	d
BW_CCM_CBCMR_PRE_PERIPH_CLK_SEL	include/regsccm.h	1429;"	d
BW_CCM_CBCMR_VDOAXI_CLK_SEL	include/regsccm.h	1325;"	d
BW_CCM_CBCMR_VPU_AXI_CLK_SEL	include/regsccm.h	1377;"	d
BW_CCM_CCDR_MMDC_CH0_MASK	include/regsccm.h	357;"	d
BW_CCM_CCDR_MMDC_CH1_MASK	include/regsccm.h	332;"	d
BW_CCM_CCGR0_CG0	include/regsccm.h	5649;"	d
BW_CCM_CCGR0_CG1	include/regsccm.h	5669;"	d
BW_CCM_CCGR0_CG10	include/regsccm.h	5849;"	d
BW_CCM_CCGR0_CG11	include/regsccm.h	5869;"	d
BW_CCM_CCGR0_CG12	include/regsccm.h	5889;"	d
BW_CCM_CCGR0_CG13	include/regsccm.h	5909;"	d
BW_CCM_CCGR0_CG14	include/regsccm.h	5929;"	d
BW_CCM_CCGR0_CG15	include/regsccm.h	5949;"	d
BW_CCM_CCGR0_CG2	include/regsccm.h	5689;"	d
BW_CCM_CCGR0_CG3	include/regsccm.h	5709;"	d
BW_CCM_CCGR0_CG4	include/regsccm.h	5729;"	d
BW_CCM_CCGR0_CG5	include/regsccm.h	5749;"	d
BW_CCM_CCGR0_CG6	include/regsccm.h	5769;"	d
BW_CCM_CCGR0_CG7	include/regsccm.h	5789;"	d
BW_CCM_CCGR0_CG8	include/regsccm.h	5809;"	d
BW_CCM_CCGR0_CG9	include/regsccm.h	5829;"	d
BW_CCM_CCGR1_CG0	include/regsccm.h	6029;"	d
BW_CCM_CCGR1_CG1	include/regsccm.h	6049;"	d
BW_CCM_CCGR1_CG10	include/regsccm.h	6229;"	d
BW_CCM_CCGR1_CG11	include/regsccm.h	6249;"	d
BW_CCM_CCGR1_CG12	include/regsccm.h	6270;"	d
BW_CCM_CCGR1_CG13	include/regsccm.h	6290;"	d
BW_CCM_CCGR1_CG14	include/regsccm.h	6310;"	d
BW_CCM_CCGR1_CG15	include/regsccm.h	6330;"	d
BW_CCM_CCGR1_CG2	include/regsccm.h	6069;"	d
BW_CCM_CCGR1_CG3	include/regsccm.h	6089;"	d
BW_CCM_CCGR1_CG4	include/regsccm.h	6109;"	d
BW_CCM_CCGR1_CG5	include/regsccm.h	6129;"	d
BW_CCM_CCGR1_CG6	include/regsccm.h	6149;"	d
BW_CCM_CCGR1_CG7	include/regsccm.h	6169;"	d
BW_CCM_CCGR1_CG8	include/regsccm.h	6189;"	d
BW_CCM_CCGR1_CG9	include/regsccm.h	6209;"	d
BW_CCM_CCGR2_CG0	include/regsccm.h	6410;"	d
BW_CCM_CCGR2_CG1	include/regsccm.h	6430;"	d
BW_CCM_CCGR2_CG10	include/regsccm.h	6610;"	d
BW_CCM_CCGR2_CG11	include/regsccm.h	6630;"	d
BW_CCM_CCGR2_CG12	include/regsccm.h	6650;"	d
BW_CCM_CCGR2_CG13	include/regsccm.h	6670;"	d
BW_CCM_CCGR2_CG14	include/regsccm.h	6690;"	d
BW_CCM_CCGR2_CG15	include/regsccm.h	6710;"	d
BW_CCM_CCGR2_CG2	include/regsccm.h	6450;"	d
BW_CCM_CCGR2_CG3	include/regsccm.h	6470;"	d
BW_CCM_CCGR2_CG4	include/regsccm.h	6490;"	d
BW_CCM_CCGR2_CG5	include/regsccm.h	6510;"	d
BW_CCM_CCGR2_CG6	include/regsccm.h	6530;"	d
BW_CCM_CCGR2_CG7	include/regsccm.h	6550;"	d
BW_CCM_CCGR2_CG8	include/regsccm.h	6570;"	d
BW_CCM_CCGR2_CG9	include/regsccm.h	6590;"	d
BW_CCM_CCGR3_CG0	include/regsccm.h	6790;"	d
BW_CCM_CCGR3_CG1	include/regsccm.h	6810;"	d
BW_CCM_CCGR3_CG10	include/regsccm.h	6990;"	d
BW_CCM_CCGR3_CG11	include/regsccm.h	7010;"	d
BW_CCM_CCGR3_CG12	include/regsccm.h	7030;"	d
BW_CCM_CCGR3_CG13	include/regsccm.h	7050;"	d
BW_CCM_CCGR3_CG14	include/regsccm.h	7070;"	d
BW_CCM_CCGR3_CG15	include/regsccm.h	7092;"	d
BW_CCM_CCGR3_CG2	include/regsccm.h	6830;"	d
BW_CCM_CCGR3_CG3	include/regsccm.h	6850;"	d
BW_CCM_CCGR3_CG4	include/regsccm.h	6870;"	d
BW_CCM_CCGR3_CG5	include/regsccm.h	6890;"	d
BW_CCM_CCGR3_CG6	include/regsccm.h	6910;"	d
BW_CCM_CCGR3_CG7	include/regsccm.h	6930;"	d
BW_CCM_CCGR3_CG8	include/regsccm.h	6950;"	d
BW_CCM_CCGR3_CG9	include/regsccm.h	6970;"	d
BW_CCM_CCGR4_CG0	include/regsccm.h	7172;"	d
BW_CCM_CCGR4_CG1	include/regsccm.h	7192;"	d
BW_CCM_CCGR4_CG10	include/regsccm.h	7372;"	d
BW_CCM_CCGR4_CG11	include/regsccm.h	7392;"	d
BW_CCM_CCGR4_CG12	include/regsccm.h	7412;"	d
BW_CCM_CCGR4_CG13	include/regsccm.h	7432;"	d
BW_CCM_CCGR4_CG14	include/regsccm.h	7452;"	d
BW_CCM_CCGR4_CG15	include/regsccm.h	7472;"	d
BW_CCM_CCGR4_CG2	include/regsccm.h	7212;"	d
BW_CCM_CCGR4_CG3	include/regsccm.h	7232;"	d
BW_CCM_CCGR4_CG4	include/regsccm.h	7252;"	d
BW_CCM_CCGR4_CG5	include/regsccm.h	7272;"	d
BW_CCM_CCGR4_CG6	include/regsccm.h	7292;"	d
BW_CCM_CCGR4_CG7	include/regsccm.h	7312;"	d
BW_CCM_CCGR4_CG8	include/regsccm.h	7332;"	d
BW_CCM_CCGR4_CG9	include/regsccm.h	7352;"	d
BW_CCM_CCGR5_CG0	include/regsccm.h	7552;"	d
BW_CCM_CCGR5_CG1	include/regsccm.h	7572;"	d
BW_CCM_CCGR5_CG10	include/regsccm.h	7752;"	d
BW_CCM_CCGR5_CG11	include/regsccm.h	7772;"	d
BW_CCM_CCGR5_CG12	include/regsccm.h	7792;"	d
BW_CCM_CCGR5_CG13	include/regsccm.h	7812;"	d
BW_CCM_CCGR5_CG14	include/regsccm.h	7832;"	d
BW_CCM_CCGR5_CG15	include/regsccm.h	7852;"	d
BW_CCM_CCGR5_CG2	include/regsccm.h	7592;"	d
BW_CCM_CCGR5_CG3	include/regsccm.h	7612;"	d
BW_CCM_CCGR5_CG4	include/regsccm.h	7632;"	d
BW_CCM_CCGR5_CG5	include/regsccm.h	7652;"	d
BW_CCM_CCGR5_CG6	include/regsccm.h	7672;"	d
BW_CCM_CCGR5_CG7	include/regsccm.h	7692;"	d
BW_CCM_CCGR5_CG8	include/regsccm.h	7712;"	d
BW_CCM_CCGR5_CG9	include/regsccm.h	7732;"	d
BW_CCM_CCGR6_CG0	include/regsccm.h	7932;"	d
BW_CCM_CCGR6_CG1	include/regsccm.h	7952;"	d
BW_CCM_CCGR6_CG10	include/regsccm.h	8132;"	d
BW_CCM_CCGR6_CG11	include/regsccm.h	8152;"	d
BW_CCM_CCGR6_CG12	include/regsccm.h	8172;"	d
BW_CCM_CCGR6_CG13	include/regsccm.h	8192;"	d
BW_CCM_CCGR6_CG14	include/regsccm.h	8212;"	d
BW_CCM_CCGR6_CG15	include/regsccm.h	8232;"	d
BW_CCM_CCGR6_CG2	include/regsccm.h	7972;"	d
BW_CCM_CCGR6_CG3	include/regsccm.h	7992;"	d
BW_CCM_CCGR6_CG4	include/regsccm.h	8012;"	d
BW_CCM_CCGR6_CG5	include/regsccm.h	8032;"	d
BW_CCM_CCGR6_CG6	include/regsccm.h	8052;"	d
BW_CCM_CCGR6_CG7	include/regsccm.h	8072;"	d
BW_CCM_CCGR6_CG8	include/regsccm.h	8092;"	d
BW_CCM_CCGR6_CG9	include/regsccm.h	8112;"	d
BW_CCM_CCOSR_CLKO1_DIV	include/regsccm.h	5263;"	d
BW_CCM_CCOSR_CLKO1_EN	include/regsccm.h	5287;"	d
BW_CCM_CCOSR_CLKO1_SEL	include/regsccm.h	5233;"	d
BW_CCM_CCOSR_CLKO2_DIV	include/regsccm.h	5393;"	d
BW_CCM_CCOSR_CLKO2_EN	include/regsccm.h	5417;"	d
BW_CCM_CCOSR_CLKO2_SEL	include/regsccm.h	5363;"	d
BW_CCM_CCOSR_CLKO_SEL	include/regsccm.h	5311;"	d
BW_CCM_CCR_COSC_EN	include/regsccm.h	181;"	d
BW_CCM_CCR_OSCNT	include/regsccm.h	151;"	d
BW_CCM_CCR_RBC_EN	include/regsccm.h	260;"	d
BW_CCM_CCR_REG_BYPASS_COUNT	include/regsccm.h	234;"	d
BW_CCM_CCR_WB_COUNT	include/regsccm.h	208;"	d
BW_CCM_CCSR_PDF_307M_DIS_MASK	include/regsccm.h	647;"	d
BW_CCM_CCSR_PDF_396M_DIS_MASK	include/regsccm.h	622;"	d
BW_CCM_CCSR_PDF_508M_DIS_MASK	include/regsccm.h	697;"	d
BW_CCM_CCSR_PDF_528M_DIS_MASK	include/regsccm.h	672;"	d
BW_CCM_CCSR_PDF_540M_DIS_MASK	include/regsccm.h	722;"	d
BW_CCM_CCSR_PLL1_SW_CLK_SEL	include/regsccm.h	571;"	d
BW_CCM_CCSR_PLL2_SW_CLK_SEL	include/regsccm.h	543;"	d
BW_CCM_CCSR_PLL3_SW_CLK_SEL	include/regsccm.h	515;"	d
BW_CCM_CCSR_STEP_SEL	include/regsccm.h	597;"	d
BW_CCM_CDCDR_HSI_TX_CLK_SEL	include/regsccm.h	3005;"	d
BW_CCM_CDCDR_HSI_TX_PODF	include/regsccm.h	3035;"	d
BW_CCM_CDCDR_SPDIF0_CLK_PODF	include/regsccm.h	2955;"	d
BW_CCM_CDCDR_SPDIF0_CLK_PRED	include/regsccm.h	2981;"	d
BW_CCM_CDCDR_SPDIF0_CLK_SEL	include/regsccm.h	2931;"	d
BW_CCM_CDCDR_SPDIF1_CLK_PODF	include/regsccm.h	2880;"	d
BW_CCM_CDCDR_SPDIF1_CLK_PRED	include/regsccm.h	2906;"	d
BW_CCM_CDCDR_SPDIF1_CLK_SEL	include/regsccm.h	2856;"	d
BW_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	5538;"	d
BW_CCM_CGPR_FPL	include/regsccm.h	5561;"	d
BW_CCM_CGPR_MMDC_EXT_CLK_DIS	include/regsccm.h	5514;"	d
BW_CCM_CGPR_PMIC_DELAY_SCALER	include/regsccm.h	5490;"	d
BW_CCM_CHSCCDR_IPU1_DI0_CLK_SEL	include/regsccm.h	3113;"	d
BW_CCM_CHSCCDR_IPU1_DI0_PODF	include/regsccm.h	3143;"	d
BW_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	3172;"	d
BW_CCM_CHSCCDR_IPU1_DI1_CLK_SEL	include/regsccm.h	3200;"	d
BW_CCM_CHSCCDR_IPU1_DI1_PODF	include/regsccm.h	3230;"	d
BW_CCM_CHSCCDR_IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	3259;"	d
BW_CCM_CIMR_ARM_PODF_LOADED	include/regsccm.h	5143;"	d
BW_CCM_CIMR_MASK_AHB_PODF_LOADED	include/regsccm.h	5047;"	d
BW_CCM_CIMR_MASK_AXI_PODF_LOADED	include/regsccm.h	4983;"	d
BW_CCM_CIMR_MASK_COSC_READY	include/regsccm.h	4959;"	d
BW_CCM_CIMR_MASK_LRF_PLL	include/regsccm.h	4935;"	d
BW_CCM_CIMR_MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	5119;"	d
BW_CCM_CIMR_MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	5071;"	d
BW_CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	5023;"	d
BW_CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	5095;"	d
BW_CCM_CISR_AHB_PODF_LOADED	include/regsccm.h	4758;"	d
BW_CCM_CISR_ARM_PODF_LOADED	include/regsccm.h	4855;"	d
BW_CCM_CISR_AXI_PODF_LOADED	include/regsccm.h	4694;"	d
BW_CCM_CISR_COSC_READY	include/regsccm.h	4670;"	d
BW_CCM_CISR_LRF_PLL	include/regsccm.h	4646;"	d
BW_CCM_CISR_MMDC_CH0_PODF_LOADED	include/regsccm.h	4830;"	d
BW_CCM_CISR_MMDC_CH1_PODF_LOADED	include/regsccm.h	4782;"	d
BW_CCM_CISR_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	4734;"	d
BW_CCM_CISR_PERIPH_CLK_SEL_LOADED	include/regsccm.h	4806;"	d
BW_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	include/regsccm.h	4241;"	d
BW_CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	4438;"	d
BW_CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	4464;"	d
BW_CCM_CLPCR_BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	4214;"	d
BW_CCM_CLPCR_COSC_PWRDOWN	include/regsccm.h	4388;"	d
BW_CCM_CLPCR_DIS_REF_OSC	include/regsccm.h	4303;"	d
BW_CCM_CLPCR_LPM	include/regsccm.h	4186;"	d
BW_CCM_CLPCR_MASK_CORE0_WFI	include/regsccm.h	4489;"	d
BW_CCM_CLPCR_MASK_CORE1_WFI	include/regsccm.h	4514;"	d
BW_CCM_CLPCR_MASK_L2CC_IDLE	include/regsccm.h	4564;"	d
BW_CCM_CLPCR_MASK_SCU_IDLE	include/regsccm.h	4539;"	d
BW_CCM_CLPCR_SBYOS	include/regsccm.h	4272;"	d
BW_CCM_CLPCR_STBY_COUNT	include/regsccm.h	4360;"	d
BW_CCM_CLPCR_VSTBY	include/regsccm.h	4331;"	d
BW_CCM_CLPCR_WB_PER_AT_LPM	include/regsccm.h	4412;"	d
BW_CCM_CMEOR_MOD_EN_OV_CAN1_CPI	include/regsccm.h	8536;"	d
BW_CCM_CMEOR_MOD_EN_OV_CAN2_CPI	include/regsccm.h	8511;"	d
BW_CCM_CMEOR_MOD_EN_OV_DAP	include/regsccm.h	8413;"	d
BW_CCM_CMEOR_MOD_EN_OV_EPIT	include/regsccm.h	8365;"	d
BW_CCM_CMEOR_MOD_EN_OV_GPT	include/regsccm.h	8340;"	d
BW_CCM_CMEOR_MOD_EN_OV_GPU2D	include/regsccm.h	8462;"	d
BW_CCM_CMEOR_MOD_EN_OV_GPU3D	include/regsccm.h	8486;"	d
BW_CCM_CMEOR_MOD_EN_OV_VDOA	include/regsccm.h	8315;"	d
BW_CCM_CMEOR_MOD_EN_OV_VPU	include/regsccm.h	8437;"	d
BW_CCM_CMEOR_MOD_EN_USDHC	include/regsccm.h	8389;"	d
BW_CCM_CS1CDR_ESAI_CLK_PODF	include/regsccm.h	2535;"	d
BW_CCM_CS1CDR_ESAI_CLK_PRED	include/regsccm.h	2450;"	d
BW_CCM_CS1CDR_SSI1_CLK_PODF	include/regsccm.h	2390;"	d
BW_CCM_CS1CDR_SSI1_CLK_PRED	include/regsccm.h	2420;"	d
BW_CCM_CS1CDR_SSI3_CLK_PODF	include/regsccm.h	2475;"	d
BW_CCM_CS1CDR_SSI3_CLK_PRED	include/regsccm.h	2505;"	d
BW_CCM_CS2CDR_ENFC_CLK_PODF	include/regsccm.h	2779;"	d
BW_CCM_CS2CDR_ENFC_CLK_PRED	include/regsccm.h	2754;"	d
BW_CCM_CS2CDR_ENFC_CLK_SEL	include/regsccm.h	2724;"	d
BW_CCM_CS2CDR_LDB_DI0_CLK_SEL	include/regsccm.h	2670;"	d
BW_CCM_CS2CDR_LDB_DI1_CLK_SEL	include/regsccm.h	2698;"	d
BW_CCM_CS2CDR_SSI2_CLK_PODF	include/regsccm.h	2612;"	d
BW_CCM_CS2CDR_SSI2_CLK_PRED	include/regsccm.h	2642;"	d
BW_CCM_CSCDR1_UART_CLK_PODF	include/regsccm.h	2164;"	d
BW_CCM_CSCDR1_USDHC1_PODF	include/regsccm.h	2194;"	d
BW_CCM_CSCDR1_USDHC2_PODF	include/regsccm.h	2224;"	d
BW_CCM_CSCDR1_USDHC3_PODF	include/regsccm.h	2254;"	d
BW_CCM_CSCDR1_USDHC4_PODF	include/regsccm.h	2284;"	d
BW_CCM_CSCDR1_VPU_AXI_PODF	include/regsccm.h	2314;"	d
BW_CCM_CSCDR2_ECSPI_CLK_PODF	include/regsccm.h	3511;"	d
BW_CCM_CSCDR2_EPDC_PIX_CLK_SEL	include/regsccm.h	3426;"	d
BW_CCM_CSCDR2_EPDC_PIX_PODF	include/regsccm.h	3456;"	d
BW_CCM_CSCDR2_EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	3485;"	d
BW_CCM_CSCDR2_LCDIF_PIX_CLK_SEL	include/regsccm.h	3339;"	d
BW_CCM_CSCDR2_LCDIF_PIX_PODF	include/regsccm.h	3369;"	d
BW_CCM_CSCDR2_LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	3398;"	d
BW_CCM_CSCDR3_EPDC_CLK_SEL	include/regsccm.h	3642;"	d
BW_CCM_CSCDR3_EPDC_PODF	include/regsccm.h	3673;"	d
BW_CCM_CSCDR3_IPU1_HSP_CLK_SEL	include/regsccm.h	3586;"	d
BW_CCM_CSCDR3_IPU1_HSP_PODF	include/regsccm.h	3616;"	d
BW_CCM_CSCMR1_ACLK_EIM_SLOW_PODF	include/regsccm.h	1881;"	d
BW_CCM_CSCMR1_ACLK_EIM_SLOW_SEL	include/regsccm.h	1933;"	d
BW_CCM_CSCMR1_ACLK_PODF	include/regsccm.h	1856;"	d
BW_CCM_CSCMR1_ACLK_SEL	include/regsccm.h	1907;"	d
BW_CCM_CSCMR1_PERCLK_PODF	include/regsccm.h	1660;"	d
BW_CCM_CSCMR1_SSI1_CLK_SEL	include/regsccm.h	1685;"	d
BW_CCM_CSCMR1_SSI2_CLK_SEL	include/regsccm.h	1710;"	d
BW_CCM_CSCMR1_SSI3_CLK_SEL	include/regsccm.h	1735;"	d
BW_CCM_CSCMR1_USDHC1_CLK_SEL	include/regsccm.h	1759;"	d
BW_CCM_CSCMR1_USDHC2_CLK_SEL	include/regsccm.h	1783;"	d
BW_CCM_CSCMR1_USDHC3_CLK_SEL	include/regsccm.h	1807;"	d
BW_CCM_CSCMR1_USDHC4_CLK_SEL	include/regsccm.h	1831;"	d
BW_CCM_CSCMR2_CAN_CLK_PODF	include/regsccm.h	2012;"	d
BW_CCM_CSCMR2_ESAI_CLK_SEL	include/regsccm.h	2085;"	d
BW_CCM_CSCMR2_LDB_DI0_IPU_DIV	include/regsccm.h	2036;"	d
BW_CCM_CSCMR2_LDB_DI1_IPU_DIV	include/regsccm.h	2060;"	d
BW_CCM_CTOR_OBS_EN	include/regsccm.h	4096;"	d
BW_CCM_CTOR_OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	4072;"	d
BW_CCM_CTOR_OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	4017;"	d
BW_CCM_CTOR_OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	3978;"	d
BW_EIM_CS0GCR1_AUS	include/regseim.h	590;"	d
BW_EIM_CS0GCR1_BCD	include/regseim.h	448;"	d
BW_EIM_CS0GCR1_BCS	include/regseim.h	478;"	d
BW_EIM_CS0GCR1_BL	include/regseim.h	394;"	d
BW_EIM_CS0GCR1_CRE	include/regseim.h	329;"	d
BW_EIM_CS0GCR1_CREP	include/regseim.h	357;"	d
BW_EIM_CS0GCR1_CSEN	include/regseim.h	168;"	d
BW_EIM_CS0GCR1_CSREC	include/regseim.h	565;"	d
BW_EIM_CS0GCR1_DSZ	include/regseim.h	510;"	d
BW_EIM_CS0GCR1_GBC	include/regseim.h	618;"	d
BW_EIM_CS0GCR1_MUM	include/regseim.h	246;"	d
BW_EIM_CS0GCR1_PSZ	include/regseim.h	682;"	d
BW_EIM_CS0GCR1_RFL	include/regseim.h	304;"	d
BW_EIM_CS0GCR1_SP	include/regseim.h	536;"	d
BW_EIM_CS0GCR1_SRD	include/regseim.h	220;"	d
BW_EIM_CS0GCR1_SWR	include/regseim.h	194;"	d
BW_EIM_CS0GCR1_WC	include/regseim.h	419;"	d
BW_EIM_CS0GCR1_WFL	include/regseim.h	275;"	d
BW_EIM_CS0GCR1_WP	include/regseim.h	644;"	d
BW_EIM_CS0GCR2_ADH	include/regseim.h	758;"	d
BW_EIM_CS0GCR2_DAE	include/regseim.h	816;"	d
BW_EIM_CS0GCR2_DAP	include/regseim.h	842;"	d
BW_EIM_CS0GCR2_DAPS	include/regseim.h	789;"	d
BW_EIM_CS0GCR2_MUX16_BYP_GRANT	include/regseim.h	867;"	d
BW_EIM_CS0RCR1_OEA	include/regseim.h	1035;"	d
BW_EIM_CS0RCR1_OEN	include/regseim.h	1004;"	d
BW_EIM_CS0RCR1_RADVA	include/regseim.h	1112;"	d
BW_EIM_CS0RCR1_RADVN	include/regseim.h	1062;"	d
BW_EIM_CS0RCR1_RAL	include/regseim.h	1084;"	d
BW_EIM_CS0RCR1_RCSA	include/regseim.h	976;"	d
BW_EIM_CS0RCR1_RCSN	include/regseim.h	948;"	d
BW_EIM_CS0RCR1_RWSC	include/regseim.h	1151;"	d
BW_EIM_CS0RCR2_APR	include/regseim.h	1364;"	d
BW_EIM_CS0RCR2_PAT	include/regseim.h	1340;"	d
BW_EIM_CS0RCR2_RBE	include/regseim.h	1251;"	d
BW_EIM_CS0RCR2_RBEA	include/regseim.h	1279;"	d
BW_EIM_CS0RCR2_RBEN	include/regseim.h	1227;"	d
BW_EIM_CS0RCR2_RL	include/regseim.h	1307;"	d
BW_EIM_CS0WCR1_WADVA	include/regseim.h	1639;"	d
BW_EIM_CS0WCR1_WADVN	include/regseim.h	1611;"	d
BW_EIM_CS0WCR1_WAL	include/regseim.h	1721;"	d
BW_EIM_CS0WCR1_WBEA	include/regseim.h	1585;"	d
BW_EIM_CS0WCR1_WBED	include/regseim.h	1699;"	d
BW_EIM_CS0WCR1_WBEN	include/regseim.h	1556;"	d
BW_EIM_CS0WCR1_WCSA	include/regseim.h	1471;"	d
BW_EIM_CS0WCR1_WCSN	include/regseim.h	1442;"	d
BW_EIM_CS0WCR1_WEA	include/regseim.h	1530;"	d
BW_EIM_CS0WCR1_WEN	include/regseim.h	1500;"	d
BW_EIM_CS0WCR1_WWSC	include/regseim.h	1678;"	d
BW_EIM_CS0WCR2_WBCDD	include/regseim.h	1784;"	d
BW_EIM_CS1GCR1_AUS	include/regseim.h	2292;"	d
BW_EIM_CS1GCR1_BCD	include/regseim.h	2150;"	d
BW_EIM_CS1GCR1_BCS	include/regseim.h	2180;"	d
BW_EIM_CS1GCR1_BL	include/regseim.h	2096;"	d
BW_EIM_CS1GCR1_CRE	include/regseim.h	2031;"	d
BW_EIM_CS1GCR1_CREP	include/regseim.h	2059;"	d
BW_EIM_CS1GCR1_CSEN	include/regseim.h	1870;"	d
BW_EIM_CS1GCR1_CSREC	include/regseim.h	2267;"	d
BW_EIM_CS1GCR1_DSZ	include/regseim.h	2212;"	d
BW_EIM_CS1GCR1_GBC	include/regseim.h	2320;"	d
BW_EIM_CS1GCR1_MUM	include/regseim.h	1948;"	d
BW_EIM_CS1GCR1_PSZ	include/regseim.h	2384;"	d
BW_EIM_CS1GCR1_RFL	include/regseim.h	2006;"	d
BW_EIM_CS1GCR1_SP	include/regseim.h	2238;"	d
BW_EIM_CS1GCR1_SRD	include/regseim.h	1922;"	d
BW_EIM_CS1GCR1_SWR	include/regseim.h	1896;"	d
BW_EIM_CS1GCR1_WC	include/regseim.h	2121;"	d
BW_EIM_CS1GCR1_WFL	include/regseim.h	1977;"	d
BW_EIM_CS1GCR1_WP	include/regseim.h	2346;"	d
BW_EIM_CS1GCR2_ADH	include/regseim.h	2460;"	d
BW_EIM_CS1GCR2_DAE	include/regseim.h	2518;"	d
BW_EIM_CS1GCR2_DAP	include/regseim.h	2544;"	d
BW_EIM_CS1GCR2_DAPS	include/regseim.h	2491;"	d
BW_EIM_CS1GCR2_MUX16_BYP_GRANT	include/regseim.h	2569;"	d
BW_EIM_CS1RCR1_OEA	include/regseim.h	2737;"	d
BW_EIM_CS1RCR1_OEN	include/regseim.h	2706;"	d
BW_EIM_CS1RCR1_RADVA	include/regseim.h	2814;"	d
BW_EIM_CS1RCR1_RADVN	include/regseim.h	2764;"	d
BW_EIM_CS1RCR1_RAL	include/regseim.h	2786;"	d
BW_EIM_CS1RCR1_RCSA	include/regseim.h	2678;"	d
BW_EIM_CS1RCR1_RCSN	include/regseim.h	2650;"	d
BW_EIM_CS1RCR1_RWSC	include/regseim.h	2853;"	d
BW_EIM_CS1RCR2_APR	include/regseim.h	3066;"	d
BW_EIM_CS1RCR2_PAT	include/regseim.h	3042;"	d
BW_EIM_CS1RCR2_RBE	include/regseim.h	2953;"	d
BW_EIM_CS1RCR2_RBEA	include/regseim.h	2981;"	d
BW_EIM_CS1RCR2_RBEN	include/regseim.h	2929;"	d
BW_EIM_CS1RCR2_RL	include/regseim.h	3009;"	d
BW_EIM_CS1WCR1_WADVA	include/regseim.h	3341;"	d
BW_EIM_CS1WCR1_WADVN	include/regseim.h	3313;"	d
BW_EIM_CS1WCR1_WAL	include/regseim.h	3423;"	d
BW_EIM_CS1WCR1_WBEA	include/regseim.h	3287;"	d
BW_EIM_CS1WCR1_WBED	include/regseim.h	3401;"	d
BW_EIM_CS1WCR1_WBEN	include/regseim.h	3258;"	d
BW_EIM_CS1WCR1_WCSA	include/regseim.h	3173;"	d
BW_EIM_CS1WCR1_WCSN	include/regseim.h	3144;"	d
BW_EIM_CS1WCR1_WEA	include/regseim.h	3232;"	d
BW_EIM_CS1WCR1_WEN	include/regseim.h	3202;"	d
BW_EIM_CS1WCR1_WWSC	include/regseim.h	3380;"	d
BW_EIM_CS1WCR2_WBCDD	include/regseim.h	3486;"	d
BW_EIM_CS2GCR1_AUS	include/regseim.h	3994;"	d
BW_EIM_CS2GCR1_BCD	include/regseim.h	3852;"	d
BW_EIM_CS2GCR1_BCS	include/regseim.h	3882;"	d
BW_EIM_CS2GCR1_BL	include/regseim.h	3798;"	d
BW_EIM_CS2GCR1_CRE	include/regseim.h	3733;"	d
BW_EIM_CS2GCR1_CREP	include/regseim.h	3761;"	d
BW_EIM_CS2GCR1_CSEN	include/regseim.h	3572;"	d
BW_EIM_CS2GCR1_CSREC	include/regseim.h	3969;"	d
BW_EIM_CS2GCR1_DSZ	include/regseim.h	3914;"	d
BW_EIM_CS2GCR1_GBC	include/regseim.h	4022;"	d
BW_EIM_CS2GCR1_MUM	include/regseim.h	3650;"	d
BW_EIM_CS2GCR1_PSZ	include/regseim.h	4086;"	d
BW_EIM_CS2GCR1_RFL	include/regseim.h	3708;"	d
BW_EIM_CS2GCR1_SP	include/regseim.h	3940;"	d
BW_EIM_CS2GCR1_SRD	include/regseim.h	3624;"	d
BW_EIM_CS2GCR1_SWR	include/regseim.h	3598;"	d
BW_EIM_CS2GCR1_WC	include/regseim.h	3823;"	d
BW_EIM_CS2GCR1_WFL	include/regseim.h	3679;"	d
BW_EIM_CS2GCR1_WP	include/regseim.h	4048;"	d
BW_EIM_CS2GCR2_ADH	include/regseim.h	4162;"	d
BW_EIM_CS2GCR2_DAE	include/regseim.h	4220;"	d
BW_EIM_CS2GCR2_DAP	include/regseim.h	4246;"	d
BW_EIM_CS2GCR2_DAPS	include/regseim.h	4193;"	d
BW_EIM_CS2GCR2_MUX16_BYP_GRANT	include/regseim.h	4271;"	d
BW_EIM_CS2RCR1_OEA	include/regseim.h	4439;"	d
BW_EIM_CS2RCR1_OEN	include/regseim.h	4408;"	d
BW_EIM_CS2RCR1_RADVA	include/regseim.h	4516;"	d
BW_EIM_CS2RCR1_RADVN	include/regseim.h	4466;"	d
BW_EIM_CS2RCR1_RAL	include/regseim.h	4488;"	d
BW_EIM_CS2RCR1_RCSA	include/regseim.h	4380;"	d
BW_EIM_CS2RCR1_RCSN	include/regseim.h	4352;"	d
BW_EIM_CS2RCR1_RWSC	include/regseim.h	4555;"	d
BW_EIM_CS2RCR2_APR	include/regseim.h	4768;"	d
BW_EIM_CS2RCR2_PAT	include/regseim.h	4744;"	d
BW_EIM_CS2RCR2_RBE	include/regseim.h	4655;"	d
BW_EIM_CS2RCR2_RBEA	include/regseim.h	4683;"	d
BW_EIM_CS2RCR2_RBEN	include/regseim.h	4631;"	d
BW_EIM_CS2RCR2_RL	include/regseim.h	4711;"	d
BW_EIM_CS2WCR1_WADVA	include/regseim.h	5043;"	d
BW_EIM_CS2WCR1_WADVN	include/regseim.h	5015;"	d
BW_EIM_CS2WCR1_WAL	include/regseim.h	5125;"	d
BW_EIM_CS2WCR1_WBEA	include/regseim.h	4989;"	d
BW_EIM_CS2WCR1_WBED	include/regseim.h	5103;"	d
BW_EIM_CS2WCR1_WBEN	include/regseim.h	4960;"	d
BW_EIM_CS2WCR1_WCSA	include/regseim.h	4875;"	d
BW_EIM_CS2WCR1_WCSN	include/regseim.h	4846;"	d
BW_EIM_CS2WCR1_WEA	include/regseim.h	4934;"	d
BW_EIM_CS2WCR1_WEN	include/regseim.h	4904;"	d
BW_EIM_CS2WCR1_WWSC	include/regseim.h	5082;"	d
BW_EIM_CS2WCR2_WBCDD	include/regseim.h	5188;"	d
BW_EIM_CS3GCR1_AUS	include/regseim.h	5696;"	d
BW_EIM_CS3GCR1_BCD	include/regseim.h	5554;"	d
BW_EIM_CS3GCR1_BCS	include/regseim.h	5584;"	d
BW_EIM_CS3GCR1_BL	include/regseim.h	5500;"	d
BW_EIM_CS3GCR1_CRE	include/regseim.h	5435;"	d
BW_EIM_CS3GCR1_CREP	include/regseim.h	5463;"	d
BW_EIM_CS3GCR1_CSEN	include/regseim.h	5274;"	d
BW_EIM_CS3GCR1_CSREC	include/regseim.h	5671;"	d
BW_EIM_CS3GCR1_DSZ	include/regseim.h	5616;"	d
BW_EIM_CS3GCR1_GBC	include/regseim.h	5724;"	d
BW_EIM_CS3GCR1_MUM	include/regseim.h	5352;"	d
BW_EIM_CS3GCR1_PSZ	include/regseim.h	5788;"	d
BW_EIM_CS3GCR1_RFL	include/regseim.h	5410;"	d
BW_EIM_CS3GCR1_SP	include/regseim.h	5642;"	d
BW_EIM_CS3GCR1_SRD	include/regseim.h	5326;"	d
BW_EIM_CS3GCR1_SWR	include/regseim.h	5300;"	d
BW_EIM_CS3GCR1_WC	include/regseim.h	5525;"	d
BW_EIM_CS3GCR1_WFL	include/regseim.h	5381;"	d
BW_EIM_CS3GCR1_WP	include/regseim.h	5750;"	d
BW_EIM_CS3GCR2_ADH	include/regseim.h	5864;"	d
BW_EIM_CS3GCR2_DAE	include/regseim.h	5922;"	d
BW_EIM_CS3GCR2_DAP	include/regseim.h	5948;"	d
BW_EIM_CS3GCR2_DAPS	include/regseim.h	5895;"	d
BW_EIM_CS3GCR2_MUX16_BYP_GRANT	include/regseim.h	5973;"	d
BW_EIM_CS3RCR1_OEA	include/regseim.h	6141;"	d
BW_EIM_CS3RCR1_OEN	include/regseim.h	6110;"	d
BW_EIM_CS3RCR1_RADVA	include/regseim.h	6218;"	d
BW_EIM_CS3RCR1_RADVN	include/regseim.h	6168;"	d
BW_EIM_CS3RCR1_RAL	include/regseim.h	6190;"	d
BW_EIM_CS3RCR1_RCSA	include/regseim.h	6082;"	d
BW_EIM_CS3RCR1_RCSN	include/regseim.h	6054;"	d
BW_EIM_CS3RCR1_RWSC	include/regseim.h	6257;"	d
BW_EIM_CS3RCR2_APR	include/regseim.h	6470;"	d
BW_EIM_CS3RCR2_PAT	include/regseim.h	6446;"	d
BW_EIM_CS3RCR2_RBE	include/regseim.h	6357;"	d
BW_EIM_CS3RCR2_RBEA	include/regseim.h	6385;"	d
BW_EIM_CS3RCR2_RBEN	include/regseim.h	6333;"	d
BW_EIM_CS3RCR2_RL	include/regseim.h	6413;"	d
BW_EIM_CS3WCR1_WADVA	include/regseim.h	6745;"	d
BW_EIM_CS3WCR1_WADVN	include/regseim.h	6717;"	d
BW_EIM_CS3WCR1_WAL	include/regseim.h	6827;"	d
BW_EIM_CS3WCR1_WBEA	include/regseim.h	6691;"	d
BW_EIM_CS3WCR1_WBED	include/regseim.h	6805;"	d
BW_EIM_CS3WCR1_WBEN	include/regseim.h	6662;"	d
BW_EIM_CS3WCR1_WCSA	include/regseim.h	6577;"	d
BW_EIM_CS3WCR1_WCSN	include/regseim.h	6548;"	d
BW_EIM_CS3WCR1_WEA	include/regseim.h	6636;"	d
BW_EIM_CS3WCR1_WEN	include/regseim.h	6606;"	d
BW_EIM_CS3WCR1_WWSC	include/regseim.h	6784;"	d
BW_EIM_CS3WCR2_WBCDD	include/regseim.h	6890;"	d
BW_EIM_CS4GCR1_AUS	include/regseim.h	7398;"	d
BW_EIM_CS4GCR1_BCD	include/regseim.h	7256;"	d
BW_EIM_CS4GCR1_BCS	include/regseim.h	7286;"	d
BW_EIM_CS4GCR1_BL	include/regseim.h	7202;"	d
BW_EIM_CS4GCR1_CRE	include/regseim.h	7137;"	d
BW_EIM_CS4GCR1_CREP	include/regseim.h	7165;"	d
BW_EIM_CS4GCR1_CSEN	include/regseim.h	6976;"	d
BW_EIM_CS4GCR1_CSREC	include/regseim.h	7373;"	d
BW_EIM_CS4GCR1_DSZ	include/regseim.h	7318;"	d
BW_EIM_CS4GCR1_GBC	include/regseim.h	7426;"	d
BW_EIM_CS4GCR1_MUM	include/regseim.h	7054;"	d
BW_EIM_CS4GCR1_PSZ	include/regseim.h	7490;"	d
BW_EIM_CS4GCR1_RFL	include/regseim.h	7112;"	d
BW_EIM_CS4GCR1_SP	include/regseim.h	7344;"	d
BW_EIM_CS4GCR1_SRD	include/regseim.h	7028;"	d
BW_EIM_CS4GCR1_SWR	include/regseim.h	7002;"	d
BW_EIM_CS4GCR1_WC	include/regseim.h	7227;"	d
BW_EIM_CS4GCR1_WFL	include/regseim.h	7083;"	d
BW_EIM_CS4GCR1_WP	include/regseim.h	7452;"	d
BW_EIM_CS4GCR2_ADH	include/regseim.h	7566;"	d
BW_EIM_CS4GCR2_DAE	include/regseim.h	7624;"	d
BW_EIM_CS4GCR2_DAP	include/regseim.h	7650;"	d
BW_EIM_CS4GCR2_DAPS	include/regseim.h	7597;"	d
BW_EIM_CS4GCR2_MUX16_BYP_GRANT	include/regseim.h	7675;"	d
BW_EIM_CS4RCR1_OEA	include/regseim.h	7843;"	d
BW_EIM_CS4RCR1_OEN	include/regseim.h	7812;"	d
BW_EIM_CS4RCR1_RADVA	include/regseim.h	7920;"	d
BW_EIM_CS4RCR1_RADVN	include/regseim.h	7870;"	d
BW_EIM_CS4RCR1_RAL	include/regseim.h	7892;"	d
BW_EIM_CS4RCR1_RCSA	include/regseim.h	7784;"	d
BW_EIM_CS4RCR1_RCSN	include/regseim.h	7756;"	d
BW_EIM_CS4RCR1_RWSC	include/regseim.h	7959;"	d
BW_EIM_CS4RCR2_APR	include/regseim.h	8172;"	d
BW_EIM_CS4RCR2_PAT	include/regseim.h	8148;"	d
BW_EIM_CS4RCR2_RBE	include/regseim.h	8059;"	d
BW_EIM_CS4RCR2_RBEA	include/regseim.h	8087;"	d
BW_EIM_CS4RCR2_RBEN	include/regseim.h	8035;"	d
BW_EIM_CS4RCR2_RL	include/regseim.h	8115;"	d
BW_EIM_CS4WCR1_WADVA	include/regseim.h	8447;"	d
BW_EIM_CS4WCR1_WADVN	include/regseim.h	8419;"	d
BW_EIM_CS4WCR1_WAL	include/regseim.h	8529;"	d
BW_EIM_CS4WCR1_WBEA	include/regseim.h	8393;"	d
BW_EIM_CS4WCR1_WBED	include/regseim.h	8507;"	d
BW_EIM_CS4WCR1_WBEN	include/regseim.h	8364;"	d
BW_EIM_CS4WCR1_WCSA	include/regseim.h	8279;"	d
BW_EIM_CS4WCR1_WCSN	include/regseim.h	8250;"	d
BW_EIM_CS4WCR1_WEA	include/regseim.h	8338;"	d
BW_EIM_CS4WCR1_WEN	include/regseim.h	8308;"	d
BW_EIM_CS4WCR1_WWSC	include/regseim.h	8486;"	d
BW_EIM_CS4WCR2_WBCDD	include/regseim.h	8592;"	d
BW_EIM_CS5GCR1_AUS	include/regseim.h	9100;"	d
BW_EIM_CS5GCR1_BCD	include/regseim.h	8958;"	d
BW_EIM_CS5GCR1_BCS	include/regseim.h	8988;"	d
BW_EIM_CS5GCR1_BL	include/regseim.h	8904;"	d
BW_EIM_CS5GCR1_CRE	include/regseim.h	8839;"	d
BW_EIM_CS5GCR1_CREP	include/regseim.h	8867;"	d
BW_EIM_CS5GCR1_CSEN	include/regseim.h	8678;"	d
BW_EIM_CS5GCR1_CSREC	include/regseim.h	9075;"	d
BW_EIM_CS5GCR1_DSZ	include/regseim.h	9020;"	d
BW_EIM_CS5GCR1_GBC	include/regseim.h	9128;"	d
BW_EIM_CS5GCR1_MUM	include/regseim.h	8756;"	d
BW_EIM_CS5GCR1_PSZ	include/regseim.h	9192;"	d
BW_EIM_CS5GCR1_RFL	include/regseim.h	8814;"	d
BW_EIM_CS5GCR1_SP	include/regseim.h	9046;"	d
BW_EIM_CS5GCR1_SRD	include/regseim.h	8730;"	d
BW_EIM_CS5GCR1_SWR	include/regseim.h	8704;"	d
BW_EIM_CS5GCR1_WC	include/regseim.h	8929;"	d
BW_EIM_CS5GCR1_WFL	include/regseim.h	8785;"	d
BW_EIM_CS5GCR1_WP	include/regseim.h	9154;"	d
BW_EIM_CS5GCR2_ADH	include/regseim.h	9268;"	d
BW_EIM_CS5GCR2_DAE	include/regseim.h	9326;"	d
BW_EIM_CS5GCR2_DAP	include/regseim.h	9352;"	d
BW_EIM_CS5GCR2_DAPS	include/regseim.h	9299;"	d
BW_EIM_CS5GCR2_MUX16_BYP_GRANT	include/regseim.h	9377;"	d
BW_EIM_CS5RCR1_OEA	include/regseim.h	9545;"	d
BW_EIM_CS5RCR1_OEN	include/regseim.h	9514;"	d
BW_EIM_CS5RCR1_RADVA	include/regseim.h	9622;"	d
BW_EIM_CS5RCR1_RADVN	include/regseim.h	9572;"	d
BW_EIM_CS5RCR1_RAL	include/regseim.h	9594;"	d
BW_EIM_CS5RCR1_RCSA	include/regseim.h	9486;"	d
BW_EIM_CS5RCR1_RCSN	include/regseim.h	9458;"	d
BW_EIM_CS5RCR1_RWSC	include/regseim.h	9661;"	d
BW_EIM_CS5RCR2_APR	include/regseim.h	9874;"	d
BW_EIM_CS5RCR2_PAT	include/regseim.h	9850;"	d
BW_EIM_CS5RCR2_RBE	include/regseim.h	9761;"	d
BW_EIM_CS5RCR2_RBEA	include/regseim.h	9789;"	d
BW_EIM_CS5RCR2_RBEN	include/regseim.h	9737;"	d
BW_EIM_CS5RCR2_RL	include/regseim.h	9817;"	d
BW_EIM_CS5WCR1_WADVA	include/regseim.h	10149;"	d
BW_EIM_CS5WCR1_WADVN	include/regseim.h	10121;"	d
BW_EIM_CS5WCR1_WAL	include/regseim.h	10231;"	d
BW_EIM_CS5WCR1_WBEA	include/regseim.h	10095;"	d
BW_EIM_CS5WCR1_WBED	include/regseim.h	10209;"	d
BW_EIM_CS5WCR1_WBEN	include/regseim.h	10066;"	d
BW_EIM_CS5WCR1_WCSA	include/regseim.h	9981;"	d
BW_EIM_CS5WCR1_WCSN	include/regseim.h	9952;"	d
BW_EIM_CS5WCR1_WEA	include/regseim.h	10040;"	d
BW_EIM_CS5WCR1_WEN	include/regseim.h	10010;"	d
BW_EIM_CS5WCR1_WWSC	include/regseim.h	10188;"	d
BW_EIM_CS5WCR2_WBCDD	include/regseim.h	10294;"	d
BW_EIM_DCR_DLL_CTRL_ENABLE	include/regseim.h	10620;"	d
BW_EIM_DCR_DLL_CTRL_GATE_UPDATE	include/regseim.h	10724;"	d
BW_EIM_DCR_DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	10789;"	d
BW_EIM_DCR_DLL_CTRL_REF_UPDATE_INT	include/regseim.h	10835;"	d
BW_EIM_DCR_DLL_CTRL_RESET	include/regseim.h	10642;"	d
BW_EIM_DCR_DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	10666;"	d
BW_EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	10690;"	d
BW_EIM_DCR_DLL_CTRL_SLV_OVERRIDE	include/regseim.h	10747;"	d
BW_EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	10768;"	d
BW_EIM_DCR_DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	10812;"	d
BW_EIM_EAR_ERROR_ADDR	include/regseim.h	11160;"	d
BW_EIM_WCR_BCM	include/regseim.h	10373;"	d
BW_EIM_WCR_CONT_BCLK_SEL	include/regseim.h	10427;"	d
BW_EIM_WCR_FRUN_ACLK_EN	include/regseim.h	10548;"	d
BW_EIM_WCR_GBCD	include/regseim.h	10402;"	d
BW_EIM_WCR_INTEN	include/regseim.h	10453;"	d
BW_EIM_WCR_INTPOL	include/regseim.h	10477;"	d
BW_EIM_WCR_WDOG_EN	include/regseim.h	10502;"	d
BW_EIM_WCR_WDOG_LIMIT	include/regseim.h	10530;"	d
BW_EIM_WIAR_ACLK_EN	include/regseim.h	11099;"	d
BW_EIM_WIAR_ERRST	include/regseim.h	11074;"	d
BW_EIM_WIAR_INT	include/regseim.h	11046;"	d
BW_EIM_WIAR_IPS_ACK	include/regseim.h	11024;"	d
BW_EIM_WIAR_IPS_REQ	include/regseim.h	10998;"	d
BW_SDMAARM_CHN0ADDR_CHN0ADDR	include/regssdmaarm.h	1737;"	d
BW_SDMAARM_CHN0ADDR_SMSZ	include/regssdmaarm.h	1766;"	d
BW_SDMAARM_CHNENBLn_ENBLN	include/regssdmaarm.h	2488;"	d
BW_SDMAARM_CONFIG_ACR	include/regssdmaarm.h	1027;"	d
BW_SDMAARM_CONFIG_CSM	include/regssdmaarm.h	1000;"	d
BW_SDMAARM_CONFIG_DSPDMA	include/regssdmaarm.h	1076;"	d
BW_SDMAARM_CONFIG_RTDOBS	include/regssdmaarm.h	1052;"	d
BW_SDMAARM_DSPOVR_DO	include/regssdmaarm.h	456;"	d
BW_SDMAARM_EVTOVR_EO	include/regssdmaarm.h	391;"	d
BW_SDMAARM_EVTPEND_EP	include/regssdmaarm.h	585;"	d
BW_SDMAARM_HOSTOVR_HO	include/regssdmaarm.h	518;"	d
BW_SDMAARM_HSTART_HSTART_HE	include/regssdmaarm.h	330;"	d
BW_SDMAARM_ILLINSTADDR_ILLINSTADDR	include/regssdmaarm.h	1670;"	d
BW_SDMAARM_INTRMASK_HIMASK	include/regssdmaarm.h	769;"	d
BW_SDMAARM_INTR_HI	include/regssdmaarm.h	196;"	d
BW_SDMAARM_MC0PTR_MC0PTR	include/regssdmaarm.h	130;"	d
BW_SDMAARM_ONCE_CMD_CMD	include/regssdmaarm.h	1607;"	d
BW_SDMAARM_ONCE_DATA_DATA	include/regssdmaarm.h	1300;"	d
BW_SDMAARM_ONCE_ENB_ENB	include/regssdmaarm.h	1240;"	d
BW_SDMAARM_ONCE_INSTR_INSTR	include/regssdmaarm.h	1361;"	d
BW_SDMAARM_SDMA_CHNPRIn_CHNPRIN	include/regssdmaarm.h	2421;"	d
BW_SDMAARM_SDMA_LOCK_LOCK	include/regssdmaarm.h	1148;"	d
BW_SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR	include/regssdmaarm.h	1174;"	d
BW_SDMAARM_STOP_STAT_HE	include/regssdmaarm.h	259;"	d
BW_SDMAARM_XTRIG_CONF1_CNF0	include/regssdmaarm.h	1975;"	d
BW_SDMAARM_XTRIG_CONF1_CNF1	include/regssdmaarm.h	2022;"	d
BW_SDMAARM_XTRIG_CONF1_CNF2	include/regssdmaarm.h	2069;"	d
BW_SDMAARM_XTRIG_CONF1_CNF3	include/regssdmaarm.h	2116;"	d
BW_SDMAARM_XTRIG_CONF1_NUM0	include/regssdmaarm.h	1949;"	d
BW_SDMAARM_XTRIG_CONF1_NUM1	include/regssdmaarm.h	1996;"	d
BW_SDMAARM_XTRIG_CONF1_NUM2	include/regssdmaarm.h	2043;"	d
BW_SDMAARM_XTRIG_CONF1_NUM3	include/regssdmaarm.h	2090;"	d
BW_SDMAARM_XTRIG_CONF2_CNF4	include/regssdmaarm.h	2214;"	d
BW_SDMAARM_XTRIG_CONF2_CNF5	include/regssdmaarm.h	2261;"	d
BW_SDMAARM_XTRIG_CONF2_CNF6	include/regssdmaarm.h	2308;"	d
BW_SDMAARM_XTRIG_CONF2_CNF7	include/regssdmaarm.h	2355;"	d
BW_SDMAARM_XTRIG_CONF2_NUM4	include/regssdmaarm.h	2188;"	d
BW_SDMAARM_XTRIG_CONF2_NUM5	include/regssdmaarm.h	2235;"	d
BW_SDMAARM_XTRIG_CONF2_NUM6	include/regssdmaarm.h	2282;"	d
BW_SDMAARM_XTRIG_CONF2_NUM7	include/regssdmaarm.h	2329;"	d
BYPASS_MMDC_CH0_LPM_HS	include/regsccm.h	/^        unsigned BYPASS_MMDC_CH0_LPM_HS : 1; \/\/!< [19] Bypass handshake with mmdc_ch0 on next entrance to low power mode (wait or stop mode).$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
BYPASS_MMDC_CH1_LPM_HS	include/regsccm.h	/^        unsigned BYPASS_MMDC_CH1_LPM_HS : 1; \/\/!< [21] Bypass handshake with mmdc_ch1 on next entrance to low power mode (wait or stop mode).$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
BYPASS_PMIC_VFUNCTIONAL_READY	include/regsccm.h	/^        unsigned BYPASS_PMIC_VFUNCTIONAL_READY : 1; \/\/!< [2] By asserting this bit CCM will bypass waiting for pmic_vfunctional_ready signal when coming out of STOP mode.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
B_CHG_EN_A	include/reg_def.h	232;"	d
B_CHG_EN_B	include/reg_def.h	233;"	d
B_STAT1_A	include/reg_def.h	238;"	d
B_STAT1_B	include/reg_def.h	240;"	d
B_STAT2_A	include/reg_def.h	239;"	d
B_STAT2_B	include/reg_def.h	241;"	d
B_nPG_A	include/reg_def.h	235;"	d
B_nPG_B	include/reg_def.h	236;"	d
CAAM_BASE_ADDR	include/soc_memory_map.h	172;"	d
CAAM_SEC_RAM_END_ADDR	include/soc_memory_map.h	52;"	d
CAAM_SEC_RAM_START_ADDR	include/soc_memory_map.h	51;"	d
CACRR	include/regsccm.h	/^    volatile hw_ccm_cacrr_t CACRR; \/\/!< CCM Arm Clock Root Register$/;"	m	struct:_hw_ccm
CAN1_BASE_ADDR	include/soc_memory_map.h	138;"	d
CAN2_BASE_ADDR	include/soc_memory_map.h	139;"	d
CAN_CLK_PODF	include/regsccm.h	/^        unsigned CAN_CLK_PODF : 6; \/\/!< [7:2] Divider for can clock podf.$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
CBCDR	include/regsccm.h	/^    volatile hw_ccm_cbcdr_t CBCDR; \/\/!< CCM Bus Clock Divider Register$/;"	m	struct:_hw_ccm
CBCMR	include/regsccm.h	/^    volatile hw_ccm_cbcmr_t CBCMR; \/\/!< CCM Bus Clock Multiplexer Register$/;"	m	struct:_hw_ccm
CCDR	include/regsccm.h	/^    volatile hw_ccm_ccdr_t CCDR; \/\/!< CCM Control Divider Register$/;"	m	struct:_hw_ccm
CCGR0	include/regsccm.h	/^    volatile hw_ccm_ccgr0_t CCGR0; \/\/!< CCM Clock Gating Register 0$/;"	m	struct:_hw_ccm
CCGR1	include/regsccm.h	/^    volatile hw_ccm_ccgr1_t CCGR1; \/\/!< CCM Clock Gating Register 1$/;"	m	struct:_hw_ccm
CCGR2	include/regsccm.h	/^    volatile hw_ccm_ccgr2_t CCGR2; \/\/!< CCM Clock Gating Register 2$/;"	m	struct:_hw_ccm
CCGR3	include/regsccm.h	/^    volatile hw_ccm_ccgr3_t CCGR3; \/\/!< CCM Clock Gating Register 3$/;"	m	struct:_hw_ccm
CCGR4	include/regsccm.h	/^    volatile hw_ccm_ccgr4_t CCGR4; \/\/!< CCM Clock Gating Register 4$/;"	m	struct:_hw_ccm
CCGR5	include/regsccm.h	/^    volatile hw_ccm_ccgr5_t CCGR5; \/\/!< CCM Clock Gating Register 5$/;"	m	struct:_hw_ccm
CCGR6	include/regsccm.h	/^    volatile hw_ccm_ccgr6_t CCGR6; \/\/!< CCM Clock Gating Register 6$/;"	m	struct:_hw_ccm
CCM_BASE_ADDR	include/soc_memory_map.h	151;"	d
CCM_CSCMR1_ADDR	fpga_drv/driver.c	60;"	d	file:
CCOSR	include/regsccm.h	/^    volatile hw_ccm_ccosr_t CCOSR; \/\/!< CCM Clock Output Source Register$/;"	m	struct:_hw_ccm
CCP	include/regssdmaarm.h	/^        unsigned CCP : 4; \/\/!< [7:4] The Current Channel Priority indicates the priority of the current active channel.$/;"	m	struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
CCR	include/regsccm.h	/^    volatile hw_ccm_ccr_t CCR; \/\/!< CCM Control Register$/;"	m	struct:_hw_ccm
CCR	include/regssdmaarm.h	/^        unsigned CCR : 4; \/\/!< [3:0] The Current Channel Register indicates the number of the channel that is being executed by the SDMA.$/;"	m	struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
CCSR	include/regsccm.h	/^    volatile hw_ccm_ccsr_t CCSR; \/\/!< CCM Clock Swither Register$/;"	m	struct:_hw_ccm
CDCDR	include/regsccm.h	/^    volatile hw_ccm_cdcdr_t CDCDR; \/\/!< CCM D1 Clock Divider Register$/;"	m	struct:_hw_ccm
CDHIPR	include/regsccm.h	/^    volatile hw_ccm_cdhipr_t CDHIPR; \/\/!< CCM Divider Handshake In-Process Register$/;"	m	struct:_hw_ccm
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] 125M clocks (125M_root_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] aips_tz1 clocks (aips_tz1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] ecspi1 clocks (ecspi1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] hdmi_tx_iahbclk, hdmi_tx_ihclk clock (hdmi_tx_iahbclk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] ipu1_ipu clock (ipu1_ipu_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] rom clock (rom_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG0	include/regsccm.h	/^        unsigned CG0 : 2; \/\/!< [1:0] usboh3 clock (usboh3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] Reserved.$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] aips_tz2 clocks (aips_tz2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] ecspi2 clocks (ecspi2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] ipu1_ipu_di0 clock (ipu1_ipu_di0_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG1	include/regsccm.h	/^        unsigned CG1 : 2; \/\/!< [3:2] usdhc1 clocks (usdhc1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] can2_serial clock (can2_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] gpt bus clock (gpt_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] ipmux3 clock (ipmux3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] mmdc_core_aclk_fast_core_p0 clock (mmdc_core_aclk_fast_core_p0_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] pwm3 clocks (pwm3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG10	include/regsccm.h	/^        unsigned CG10 : 2; \/\/!< [21:20] ssi2 clocks (ssi2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] CPU debug clocks (arm_dbg_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] gpt serial clock (gpt_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] ipsync_ip2apb_tzasc1_ipg clocks (ipsync_ip2apb_tzasc1_ipg_master_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] mmdc_core_aclk_fast_core_p1 clock (mmdc_core_aclk_fast_core_p1_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] pwm4 clocks (pwm4_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG11	include/regsccm.h	/^        unsigned CG11 : 2; \/\/!< [23:22] ssi3 clocks (ssi3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] dcic 1 clocks (dcic1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] gpu2d clock (gpu2d_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] ipsync_vdoa_ipg clocks (ipsync_ip2apb_tzasc2_ipg clocks)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] mmdc_core_ipg_clk_p0 clock (mmdc_core_ipg_clk_p0_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] rawnand_u_bch_input_apb clock (rawnand_u_bch_input_apb_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG12	include/regsccm.h	/^        unsigned CG12 : 2; \/\/!< [25:24] uart clock (uart_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] dcic2 clocks (dcic2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] gpu3d clock (gpu3d_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] ipsync_vdoa_ipg clocks (ipsync_vdoa_ipg_master_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] mmdc_core_ipg_clk_p1 clock (mmdc_core_ipg_clk_p1_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] rawnand_u_gpmi_bch_input_bch clock (rawnand_u_gpmi_bch_input_bch_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG13	include/regsccm.h	/^        unsigned CG13 : 2; \/\/!< [27:26] uart_serial clock (uart_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] Reserved$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] Reserved$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] dtcp clocks (dtcp_dtcp_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] ocram clock (ocram_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG14	include/regsccm.h	/^        unsigned CG14 : 2; \/\/!< [29:28] rawnand_u_gpmi_bch_input_gpmi_io clock (rawnand_u_gpmi_bch_input_gpmi_io_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] openvgaxiclk clock (openvgaxiclk_clk_root_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG15	include/regsccm.h	/^        unsigned CG15 : 2; \/\/!< [31:30] rawnand_u_gpmi_input_apb clock rawnand_u_gpmi_input_apb_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] 100M clock (100M_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] Reserved.$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] apbhdma hclk clock (apbhdma_hclk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] ecspi3 clocks (ecspi3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] hdmi_tx_isfrclk clock (hdmi_tx_isfrclk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] ipu1_ipu_di1 clock (ipu1_ipu_di1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG2	include/regsccm.h	/^        unsigned CG2 : 2; \/\/!< [5:4] usdhc2 clocks (usdhc2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] Reserved.$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] asrc clock (asrc_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] ecspi4 clocks (ecspi4_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] epdc\/lcdif\/pxp clock (epdc_axi_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] i2c1_serial clock (i2c1_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] sdma clock (sdma_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG3	include/regsccm.h	/^        unsigned CG3 : 2; \/\/!< [7:6] usdhc3 clocks (usdhc3_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] caam_secure_mem clock (caam_secure_mem_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] ecspi5 clocks (ecspi5_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] i2c2_serial clock (i2c2_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] lcdif_pix clock (lcdif_pix_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] pl301_mx6qfast1_s133 clock (pl301_mx6qfast1_s133clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG4	include/regsccm.h	/^        unsigned CG4 : 2; \/\/!< [9:8] usdhc4 clocks (usdhc4_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] caam_wrapper_aclk clock (caam_wrapper_aclk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] clock (enet_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] eim_slow clocks (eim_slow_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] epdc_pix clock (epdc_pix_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG5	include/regsccm.h	/^        unsigned CG5 : 2; \/\/!< [11:10] i2c3_serial clock (i2c3_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] OCOTP_CTRL clock (iim_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] caam_wrapper_ipg clock (caam_wrapper_ipg_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] epit1 clocks (epit1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] ldb_di0 clock (ldb_di0_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] pl301_mx6qper1_bch clocks (pl301_mx6qper1_bchclk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] spba clock (spba_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG6	include/regsccm.h	/^        unsigned CG6 : 2; \/\/!< [13:12] vdoaxiclk root clock (vdoaxiclk_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] can1 clock (can1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] epit2 clocks (epit2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] iomux_ipt_clk_io clock (iomux_ipt_clk_io_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] ldb_di1 clock (ldb_di1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] pl301_mx6qper2_mainclk_enable (pl301_mx6qper2_mainclk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] spdif clock (spdif_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG7	include/regsccm.h	/^        unsigned CG7 : 2; \/\/!< [15:14] vpu clocks (vpu_clk_enable)$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] Reserved$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] can1_serial clock (can1_serial_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] esai clocks (esai_clk_enable)$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] ipmux1 clock (ipmux1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] mipi_core_cfg clock (mipi_core_cfg_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG8	include/regsccm.h	/^        unsigned CG8 : 2; \/\/!< [17:16] pwm1 clocks (pwm1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] Reserved$/;"	m	struct:_hw_ccm_ccgr1::_hw_ccm_ccgr1_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] Reserved$/;"	m	struct:_hw_ccm_ccgr6::_hw_ccm_ccgr6_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] can2 clock (can2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr0::_hw_ccm_ccgr0_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] ipmux2 clock (ipmux2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr2::_hw_ccm_ccgr2_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] mlb clock (mlb_clk_enable)$/;"	m	struct:_hw_ccm_ccgr3::_hw_ccm_ccgr3_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] pwm2 clocks (pwm2_clk_enable)$/;"	m	struct:_hw_ccm_ccgr4::_hw_ccm_ccgr4_bitfields
CG9	include/regsccm.h	/^        unsigned CG9 : 2; \/\/!< [19:18] ssi1 clocks (ssi1_clk_enable)$/;"	m	struct:_hw_ccm_ccgr5::_hw_ccm_ccgr5_bitfields
CGPR	include/regsccm.h	/^    volatile hw_ccm_cgpr_t CGPR; \/\/!< CCM General Purpose Register$/;"	m	struct:_hw_ccm
CHARGER_A_PG	gpio_drv/driver.c	56;"	d	file:
CHARGER_A_STAT1	gpio_drv/driver.c	52;"	d	file:
CHARGER_A_STAT2	gpio_drv/driver.c	53;"	d	file:
CHARGER_A_STATE	gpio_drv/driver.c	54;"	d	file:
CHARGER_B_PG	gpio_drv/driver.c	57;"	d	file:
CHARGER_B_STAT1	gpio_drv/driver.c	59;"	d	file:
CHARGER_B_STAT2	gpio_drv/driver.c	60;"	d	file:
CHARGER_B_STATE	gpio_drv/driver.c	61;"	d	file:
CHK_TRIG	include/fpga_reg_def.h	/^			u16	CHK_TRIG		: 1;		\/* BIT0		: check trigger		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
CHN0ADDR	include/regssdmaarm.h	/^        unsigned CHN0ADDR : 14; \/\/!< [13:0] This 14-bit register is used by the boot code of the SDMA.$/;"	m	struct:_hw_sdmaarm_chn0addr::_hw_sdmaarm_chn0addr_bitfields
CHN0ADDR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_chn0addr_t CHN0ADDR; \/\/!< Channel 0 Boot Address$/;"	m	struct:_hw_sdmaarm
CHNENBLn	include/regssdmaarm.h	/^    volatile hw_sdmaarm_chnenbln_t CHNENBLn[48]; \/\/!< Channel Enable RAM$/;"	m	struct:_hw_sdmaarm
CHNERR	include/regssdmaarm.h	/^        unsigned CHNERR : 32; \/\/!< [31:0] This register is the same as EVTERR, except reading it does not clear its contents.$/;"	m	struct:_hw_sdmaarm_evterrdbg::_hw_sdmaarm_evterrdbg_bitfields
CHNERR	include/regssdmaarm.h	/^        unsigned CHNERR : 32; \/\/!< [31:0] This register is used by the SDMA to warn the ARM platform when an incoming DMA request was detected and it triggers a channel that is already pending or being serviced.$/;"	m	struct:_hw_sdmaarm_evterr::_hw_sdmaarm_evterr_bitfields
CHNPRIN	include/regssdmaarm.h	/^        unsigned CHNPRIN : 3; \/\/!< [2:0] This contains the priority of channel number n .$/;"	m	struct:_hw_sdmaarm_sdma_chnprin::_hw_sdmaarm_sdma_chnprin_bitfields
CHSCCDR	include/regsccm.h	/^    volatile hw_ccm_chsccdr_t CHSCCDR; \/\/!< CCM HSC Clock Divider Register$/;"	m	struct:_hw_ccm
CIMR	include/regsccm.h	/^    volatile hw_ccm_cimr_t CIMR; \/\/!< CCM Interrupt Mask Register$/;"	m	struct:_hw_ccm
CISR	include/regsccm.h	/^    volatile hw_ccm_cisr_t CISR; \/\/!< CCM Interrupt Status Register$/;"	m	struct:_hw_ccm
CLKO1_DIV	include/regsccm.h	/^        unsigned CLKO1_DIV : 3; \/\/!< [6:4] Setting the divider of CCM_CLKO1$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO1_EN	include/regsccm.h	/^        unsigned CLKO1_EN : 1; \/\/!< [7] Enable of CCM_CLKO1 clock$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO1_SEL	include/regsccm.h	/^        unsigned CLKO1_SEL : 4; \/\/!< [3:0] Selection of the clock to be generated on CCM_CLKO1$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO2_DIV	include/regsccm.h	/^        unsigned CLKO2_DIV : 3; \/\/!< [23:21] Setting the divider of CCM_CLKO2$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO2_EN	include/regsccm.h	/^        unsigned CLKO2_EN : 1; \/\/!< [24] Enable of CCM_CLKO2 clock$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO2_SEL	include/regsccm.h	/^        unsigned CLKO2_SEL : 5; \/\/!< [20:16] Selection of the clock to be generated on CCM_CLKO2$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLKO_SEL	include/regsccm.h	/^        unsigned CLKO_SEL : 1; \/\/!< [8] CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
CLK_HIGH	chip_adi_adas1256_drv/driver.c	56;"	d	file:
CLK_LOW	chip_adi_adas1256_drv/driver.c	57;"	d	file:
CLPCR	include/regsccm.h	/^    volatile hw_ccm_clpcr_t CLPCR; \/\/!< CCM Low Power Control Register$/;"	m	struct:_hw_ccm
CMD	include/regssdmaarm.h	/^        unsigned CMD : 4; \/\/!< [3:0] Writing to this register will cause the OnCE to execute the command that is written.$/;"	m	struct:_hw_sdmaarm_once_cmd::_hw_sdmaarm_once_cmd_bitfields
CMD_32KB_BLOCK_ERASE	flash_spi_drv/driver.c	69;"	d	file:
CMD_64KB_BLOCK_ERASE	flash_spi_drv/driver.c	68;"	d	file:
CMD_BULK_ERASE	flash_spi_drv/driver.c	67;"	d	file:
CMD_ENTER_QPI	flash_spi_drv/driver.c	72;"	d	file:
CMD_EXIT_QPI	flash_spi_drv/driver.c	73;"	d	file:
CMD_FAST_READ	flash_spi_drv/driver.c	75;"	d	file:
CMD_PAGE_PROGRAM	flash_spi_drv/driver.c	76;"	d	file:
CMD_READ_MF_DEV_ID	flash_spi_drv/driver.c	78;"	d	file:
CMD_READ_STAUTS	flash_spi_drv/driver.c	65;"	d	file:
CMD_SECTOR_ERASE	flash_spi_drv/driver.c	70;"	d	file:
CMD_WRITE_DIS	flash_spi_drv/driver.c	62;"	d	file:
CMD_WRITE_EN	flash_spi_drv/driver.c	63;"	d	file:
CMEOR	include/regsccm.h	/^    volatile hw_ccm_cmeor_t CMEOR; \/\/!< CCM Module Enable Overide Register$/;"	m	struct:_hw_ccm
CNF0	include/regssdmaarm.h	/^        unsigned CNF0 : 1; \/\/!< [6] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
CNF1	include/regssdmaarm.h	/^        unsigned CNF1 : 1; \/\/!< [14] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
CNF2	include/regssdmaarm.h	/^        unsigned CNF2 : 1; \/\/!< [22] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
CNF3	include/regssdmaarm.h	/^        unsigned CNF3 : 1; \/\/!< [30] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
CNF4	include/regssdmaarm.h	/^        unsigned CNF4 : 1; \/\/!< [6] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
CNF5	include/regssdmaarm.h	/^        unsigned CNF5 : 1; \/\/!< [14] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
CNF6	include/regssdmaarm.h	/^        unsigned CNF6 : 1; \/\/!< [22] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
CNF7	include/regssdmaarm.h	/^        unsigned CNF7 : 1; \/\/!< [30] Configuration of the SDMA event line number i that is connected to the cross-trigger.$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
CONFIG	include/regssdmaarm.h	/^    volatile hw_sdmaarm_config_t CONFIG; \/\/!< Configuration Register$/;"	m	struct:_hw_sdmaarm
CONT_BCLK_SEL	include/regseim.h	/^        unsigned CONT_BCLK_SEL : 1; \/\/!< [3] Continuous BCLK select$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
CORE0_DEBUG_UNIT	include/soc_memory_map.h	95;"	d
CORE1_DEBUG_UNIT	include/soc_memory_map.h	97;"	d
CORE2_DEBUG_UNIT	include/soc_memory_map.h	99;"	d
CORE3_DEBUG_UNIT	include/soc_memory_map.h	101;"	d
CORTEX_DEBUG_UNIT	include/soc_memory_map.h	94;"	d
CORTEX_ROM_TABLE	include/soc_memory_map.h	93;"	d
COSC_EN	include/regsccm.h	/^        unsigned COSC_EN : 1; \/\/!< [12] On chip oscillator enable bit - this bit value is reflected on the output cosc_en.$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
COSC_PWRDOWN	include/regsccm.h	/^        unsigned COSC_PWRDOWN : 1; \/\/!< [11] In run mode, software can manually control powering down of on chip oscillator, i.e.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
COSC_READY	include/regsccm.h	/^        unsigned COSC_READY : 1; \/\/!< [5] Status indication of on board oscillator.$/;"	m	struct:_hw_ccm_csr::_hw_ccm_csr_bitfields
COSC_READY	include/regsccm.h	/^        unsigned COSC_READY : 1; \/\/!< [6] Interrupt ipi_int_2 generated due to on board oscillator ready, i.e.$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
CRE	include/regseim.h	/^        unsigned CRE : 1; \/\/!< [6] Configuration Register Enable.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
CREP	include/regseim.h	/^        unsigned CREP : 1; \/\/!< [7] Configuration Register Enable Polarity.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
CS0GCR1	include/regseim.h	/^    volatile hw_eim_cs0gcr1_t CS0GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS0GCR2	include/regseim.h	/^    volatile hw_eim_cs0gcr2_t CS0GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS0RCR1	include/regseim.h	/^    volatile hw_eim_cs0rcr1_t CS0RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS0RCR2	include/regseim.h	/^    volatile hw_eim_cs0rcr2_t CS0RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS0WCR1	include/regseim.h	/^    volatile hw_eim_cs0wcr1_t CS0WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS0WCR2	include/regseim.h	/^    volatile hw_eim_cs0wcr2_t CS0WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CS1CDR	include/regsccm.h	/^    volatile hw_ccm_cs1cdr_t CS1CDR; \/\/!< CCM SSI1 Clock Divider Register$/;"	m	struct:_hw_ccm
CS1GCR1	include/regseim.h	/^    volatile hw_eim_cs1gcr1_t CS1GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS1GCR2	include/regseim.h	/^    volatile hw_eim_cs1gcr2_t CS1GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS1RCR1	include/regseim.h	/^    volatile hw_eim_cs1rcr1_t CS1RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS1RCR2	include/regseim.h	/^    volatile hw_eim_cs1rcr2_t CS1RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS1WCR1	include/regseim.h	/^    volatile hw_eim_cs1wcr1_t CS1WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS1WCR2	include/regseim.h	/^    volatile hw_eim_cs1wcr2_t CS1WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CS2CDR	include/regsccm.h	/^    volatile hw_ccm_cs2cdr_t CS2CDR; \/\/!< CCM SSI2 Clock Divider Register$/;"	m	struct:_hw_ccm
CS2GCR1	include/regseim.h	/^    volatile hw_eim_cs2gcr1_t CS2GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS2GCR2	include/regseim.h	/^    volatile hw_eim_cs2gcr2_t CS2GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS2RCR1	include/regseim.h	/^    volatile hw_eim_cs2rcr1_t CS2RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS2RCR2	include/regseim.h	/^    volatile hw_eim_cs2rcr2_t CS2RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS2WCR1	include/regseim.h	/^    volatile hw_eim_cs2wcr1_t CS2WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS2WCR2	include/regseim.h	/^    volatile hw_eim_cs2wcr2_t CS2WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CS3GCR1	include/regseim.h	/^    volatile hw_eim_cs3gcr1_t CS3GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS3GCR2	include/regseim.h	/^    volatile hw_eim_cs3gcr2_t CS3GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS3RCR1	include/regseim.h	/^    volatile hw_eim_cs3rcr1_t CS3RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS3RCR2	include/regseim.h	/^    volatile hw_eim_cs3rcr2_t CS3RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS3WCR1	include/regseim.h	/^    volatile hw_eim_cs3wcr1_t CS3WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS3WCR2	include/regseim.h	/^    volatile hw_eim_cs3wcr2_t CS3WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CS4GCR1	include/regseim.h	/^    volatile hw_eim_cs4gcr1_t CS4GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS4GCR2	include/regseim.h	/^    volatile hw_eim_cs4gcr2_t CS4GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS4RCR1	include/regseim.h	/^    volatile hw_eim_cs4rcr1_t CS4RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS4RCR2	include/regseim.h	/^    volatile hw_eim_cs4rcr2_t CS4RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS4WCR1	include/regseim.h	/^    volatile hw_eim_cs4wcr1_t CS4WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS4WCR2	include/regseim.h	/^    volatile hw_eim_cs4wcr2_t CS4WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CS5GCR1	include/regseim.h	/^    volatile hw_eim_cs5gcr1_t CS5GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:_hw_eim
CS5GCR2	include/regseim.h	/^    volatile hw_eim_cs5gcr2_t CS5GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:_hw_eim
CS5RCR1	include/regseim.h	/^    volatile hw_eim_cs5rcr1_t CS5RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:_hw_eim
CS5RCR2	include/regseim.h	/^    volatile hw_eim_cs5rcr2_t CS5RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:_hw_eim
CS5WCR1	include/regseim.h	/^    volatile hw_eim_cs5wcr1_t CS5WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:_hw_eim
CS5WCR2	include/regseim.h	/^    volatile hw_eim_cs5wcr2_t CS5WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:_hw_eim
CSCDR1	include/regsccm.h	/^    volatile hw_ccm_cscdr1_t CSCDR1; \/\/!< CCM Serial Clock Divider Register 1$/;"	m	struct:_hw_ccm
CSCDR2	include/regsccm.h	/^    volatile hw_ccm_cscdr2_t CSCDR2; \/\/!< CCM Serial Clock Divider Register 2$/;"	m	struct:_hw_ccm
CSCDR3	include/regsccm.h	/^    volatile hw_ccm_cscdr3_t CSCDR3; \/\/!< CCM Serial Clock Divider Register 3$/;"	m	struct:_hw_ccm
CSCMR1	include/regsccm.h	/^    volatile hw_ccm_cscmr1_t CSCMR1; \/\/!< CCM Serial Clock Multiplexer Register 1$/;"	m	struct:_hw_ccm
CSCMR2	include/regsccm.h	/^    volatile hw_ccm_cscmr2_t CSCMR2; \/\/!< CCM Serial Clock Multiplexer Register 2$/;"	m	struct:_hw_ccm
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
CSEN	include/regseim.h	/^        unsigned CSEN : 1; \/\/!< [0] CS Enable.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
CSM	include/regssdmaarm.h	/^        unsigned CSM : 2; \/\/!< [1:0] Selects the Context Switch Mode.$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
CSR	include/regsccm.h	/^    volatile hw_ccm_csr_t CSR; \/\/!< CCM Status Register$/;"	m	struct:_hw_ccm
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
CSREC	include/regseim.h	/^        unsigned CSREC : 3; \/\/!< [22:20] CS Recovery.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
CSU_BASE_ADDR	include/soc_memory_map.h	191;"	d
CS_2	spi_drv/driver.h	8;"	d
CS_3	spi_drv/driver.h	9;"	d
CS_4	spi_drv/driver.h	10;"	d
CS_ADC	spi_drv/driver.h	13;"	d
CS_HIGH	chip_adi_adas1256_drv/driver.c	53;"	d	file:
CS_LOW	chip_adi_adas1256_drv/driver.c	54;"	d	file:
CS_ROIC	spi_drv/driver.h	14;"	d
CTI0_BASE_ADDR	include/soc_memory_map.h	103;"	d
CTI1_BASE_ADDR	include/soc_memory_map.h	104;"	d
CTI2_BASE_ADDR	include/soc_memory_map.h	105;"	d
CTI3_BASE_ADDR	include/soc_memory_map.h	106;"	d
CTOR	include/regsccm.h	/^    volatile hw_ccm_ctor_t CTOR; \/\/!< CCM Testing Observability Register$/;"	m	struct:_hw_ccm
CWDR	include/regsccm.h	/^    volatile hw_ccm_cwdr_t CWDR; \/\/!< CCM Wakeup Detector Register$/;"	m	struct:_hw_ccm
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
DAE	include/regseim.h	/^        unsigned DAE : 1; \/\/!< [8] Data Acknowledge Enable.$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
DAP	include/regseim.h	/^        unsigned DAP : 1; \/\/!< [9] Data Acknowledge Polarity.$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
DAPS	include/regseim.h	/^        unsigned DAPS : 4; \/\/!< [7:4] Data Acknowledge Poling Start.$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
DATA	flash_spi_drv/driver.c	/^		u8	DATA;$/;"	m	union:_flash_status_reg::__anon17	file:
DATA	include/fpga_reg_def.h	/^		u16	DATA;$/;"	m	union:_fpga_reg::__anon7
DATA	include/fpga_reg_def.h	/^		u16 DATA;$/;"	m	union:_fpga_reg::__anon11
DATA	include/fpga_reg_def.h	/^		u16 DATA;$/;"	m	union:_fpga_reg::__anon9
DATA	include/regssdmaarm.h	/^        unsigned DATA : 32; \/\/!< [31:0] Data register of the OnCE JTAG controller.$/;"	m	struct:_hw_sdmaarm_once_data::_hw_sdmaarm_once_data_bitfields
DATA	spi_drv/driver.c	/^	u8 DATA;$/;"	m	union:_eeprom_status	file:
DATA_DT	spi_drv/driver.h	16;"	d
DATA_HIGH	chip_adi_adas1256_drv/driver.c	60;"	d	file:
DATA_IN	chip_adi_adas1256_drv/driver.c	63;"	d	file:
DATA_LOW	chip_adi_adas1256_drv/driver.c	61;"	d	file:
DATA_RT	spi_drv/driver.h	17;"	d
DBG_PRINT	chip_ti_afe2256_drv/driver.h	15;"	d
DBG_PRINT	fpga_drv/driver.h	81;"	d
DCIC1_BASE_ADDR	include/soc_memory_map.h	160;"	d
DCIC2_BASE_ADDR	include/soc_memory_map.h	161;"	d
DCR	include/regseim.h	/^    volatile hw_eim_dcr_t DCR; \/\/!< DLL Control Register$/;"	m	struct:_hw_eim
DEBUG_ROM_BASE_ADDR	include/soc_memory_map.h	88;"	d
DIS_REF_OSC	include/regsccm.h	/^        unsigned DIS_REF_OSC : 1; \/\/!< [7] dis_ref_osc - in run mode, software can manually control closing of external reference oscillator clock, i.e.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
DIVIDE_BY_3	fpga_drv/driver.c	180;"	d	file:
DIVIDE_BY_6	fpga_drv/driver.c	178;"	d	file:
DLL_CTRL_ENABLE	include/regseim.h	/^        unsigned DLL_CTRL_ENABLE : 1; \/\/!< [0] Set this bit to 1 to enable the DLL and delay chain; otherwise; set to 0 to bypasses DLL.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_GATE_UPDATE	include/regseim.h	/^        unsigned DLL_CTRL_GATE_UPDATE : 1; \/\/!< [7] Set this bit to 1 to force DLL not update from now on.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_REF_INITIAL_VAL	include/regseim.h	/^        unsigned DLL_CTRL_REF_INITIAL_VAL : 7; \/\/!< [22:16] This field is used to select the initial value of reference chain before DLL enabled.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_REF_UPDATE_INT	include/regseim.h	/^        unsigned DLL_CTRL_REF_UPDATE_INT : 4; \/\/!< [31:28] Reference DLL Update Interval$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_RESET	include/regseim.h	/^        unsigned DLL_CTRL_RESET : 1; \/\/!< [1] DLL Reset Bit$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_FORCE_UPD	include/regseim.h	/^        unsigned DLL_CTRL_SLV_FORCE_UPD : 1; \/\/!< [2] Setting this bit to 1, forces the slave delay line to update to the DLL calibrated value immediately.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_OFFSET	include/regseim.h	/^        unsigned DLL_CTRL_SLV_OFFSET : 3; \/\/!< [6:4] OFFSET value for DLL_CTRL_SLV_SEL$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_OFFSET_DEC	include/regseim.h	/^        unsigned DLL_CTRL_SLV_OFFSET_DEC : 1; \/\/!< [3] Slave Chain Offset Decrease$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_OVERRIDE	include/regseim.h	/^        unsigned DLL_CTRL_SLV_OVERRIDE : 1; \/\/!< [8] Set this bit to 1 to Enable manual override for slave delay chain using SLV_OVERRIDE_VAL; to set 0 to disable manual override.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_OVERRIDE_VAL	include/regseim.h	/^        unsigned DLL_CTRL_SLV_OVERRIDE_VAL : 7; \/\/!< [15:9] When SLV_OVERRIDE=1 This field is used to select 1 of 128 physical taps manually.$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_CTRL_SLV_UPDATE_INT	include/regseim.h	/^        unsigned DLL_CTRL_SLV_UPDATE_INT : 5; \/\/!< [27:23] Slave DLL Update Interval$/;"	m	struct:_hw_eim_dcr::_hw_eim_dcr_bitfields
DLL_STS_REF_LOCK	include/regseim.h	/^        unsigned DLL_STS_REF_LOCK : 1; \/\/!< [1] Reference DLL lock status.$/;"	m	struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
DLL_STS_REF_SEL	include/regseim.h	/^        unsigned DLL_STS_REF_SEL : 7; \/\/!< [15:9] Reference delay line select taps.$/;"	m	struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
DLL_STS_SLV_LOCK	include/regseim.h	/^        unsigned DLL_STS_SLV_LOCK : 1; \/\/!< [0] Slave delay-line lock status.$/;"	m	struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
DLL_STS_SLV_SEL	include/regseim.h	/^        unsigned DLL_STS_SLV_SEL : 7; \/\/!< [8:2] Slave delay line select status.$/;"	m	struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
DO	include/regssdmaarm.h	/^        unsigned DO : 32; \/\/!< [31:0] This register is reserved.$/;"	m	struct:_hw_sdmaarm_dspovr::_hw_sdmaarm_dspovr_bitfields
DRIVER_MSGS	include/vworks_ioctl.h	/^} DRIVER_MSGS;$/;"	t	typeref:enum:_DRIVER_MSGS
DSPDMA	include/regssdmaarm.h	/^        unsigned DSPDMA : 1; \/\/!< [12] This bit's function is reserved and should be configured as zero.$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
DSPOVR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_dspovr_t DSPOVR; \/\/!< Channel BP Override$/;"	m	struct:_hw_sdmaarm
DSR	include/regseim.h	/^    volatile hw_eim_dsr_t DSR; \/\/!< DLL Status Register$/;"	m	struct:_hw_eim
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
DSZ	include/regseim.h	/^        unsigned DSZ : 3; \/\/!< [18:16] Data Port Size.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
DSZ_16_HIGH	fpga_drv/eim_ifc.h	/^    DSZ_16_HIGH = 2,       \/\/!< 16 bit port resides on DATA[31:16]$/;"	e	enum:eim_dsz_e
DSZ_16_LOW	fpga_drv/eim_ifc.h	/^    DSZ_16_LOW = 1,        \/\/!< 16 bit port resides on DATA[15:0]$/;"	e	enum:eim_dsz_e
DSZ_32	fpga_drv/eim_ifc.h	/^    DSZ_32 = 3,            \/\/!< 32 bit port resides on DATA[31:0]$/;"	e	enum:eim_dsz_e
DSZ_8_HIGH_HIGH	fpga_drv/eim_ifc.h	/^    DSZ_8_HIGH_HIGH = 7    \/\/!< 8 bit port resides on DATA[31:24]$/;"	e	enum:eim_dsz_e
DSZ_8_HIGH_LOW	fpga_drv/eim_ifc.h	/^    DSZ_8_HIGH_LOW = 6,    \/\/!< 8 bit port resides on DATA[23:16]$/;"	e	enum:eim_dsz_e
DSZ_8_LOW_HIGH	fpga_drv/eim_ifc.h	/^    DSZ_8_LOW_HIGH = 5,    \/\/!< 8 bit port resides on DATA[15:8]$/;"	e	enum:eim_dsz_e
DSZ_8_LOW_LOW	fpga_drv/eim_ifc.h	/^    DSZ_8_LOW_LOW = 4,     \/\/!< 8 bit port resides on DATA[7:0]$/;"	e	enum:eim_dsz_e
DTCP_BASE_ADDR	include/soc_memory_map.h	62;"	d
DTCP_END_ADDR	include/soc_memory_map.h	63;"	d
EAR	include/regseim.h	/^    volatile hw_eim_ear_t EAR; \/\/!< Error Address Register$/;"	m	struct:_hw_eim
ECDR	include/regssdmaarm.h	/^        unsigned ECDR : 3; \/\/!< [2:0] Event Cell Debug Request.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
ECSPI1_BASE_ADDR	include/soc_memory_map.h	117;"	d
ECSPI1_BUS_NUM	include/reg_def.h	11;"	d
ECSPI2_BASE_ADDR	include/soc_memory_map.h	118;"	d
ECSPI2_BUS_NUM	include/reg_def.h	12;"	d
ECSPI3_BASE_ADDR	include/soc_memory_map.h	119;"	d
ECSPI3_BUS_NUM	include/reg_def.h	13;"	d
ECSPI4_BASE_ADDR	include/soc_memory_map.h	120;"	d
ECSPI5_BASE_ADDR	include/soc_memory_map.h	121;"	d
ECSPI_CLK_PODF	include/regsccm.h	/^        unsigned ECSPI_CLK_PODF : 6; \/\/!< [24:19] Divider for ecspi clock podf.$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
EDR	include/regssdmaarm.h	/^        unsigned EDR : 1; \/\/!< [10] This flag is raised when the SDMA has entered debug mode after an external debug request.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
EEPROM_INST_RDSR	spi_drv/driver.c	41;"	d	file:
EEPROM_INST_READ	spi_drv/driver.c	37;"	d	file:
EEPROM_INST_WRDI	spi_drv/driver.c	40;"	d	file:
EEPROM_INST_WREN	spi_drv/driver.c	39;"	d	file:
EEPROM_INST_WRITE	spi_drv/driver.c	38;"	d	file:
EEPROM_INST_WRSR	spi_drv/driver.c	42;"	d	file:
EFUSE_PROG_SUPPLY_GATE	include/regsccm.h	/^        unsigned EFUSE_PROG_SUPPLY_GATE : 1; \/\/!< [4] Defines the value of the output signal cgpr_dout[4].$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
EIM_CS0	fpga_drv/eim_ifc.h	/^    EIM_CS0 = 0,$/;"	e	enum:eim_cs_e
EIM_CS1	fpga_drv/eim_ifc.h	/^    EIM_CS1 = 1,$/;"	e	enum:eim_cs_e
EIM_CS2	fpga_drv/eim_ifc.h	/^    EIM_CS2 = 2,$/;"	e	enum:eim_cs_e
EIM_CS3	fpga_drv/eim_ifc.h	/^    EIM_CS3 = 3,$/;"	e	enum:eim_cs_e
EIM_CS4	fpga_drv/eim_ifc.h	/^    EIM_CS4 = 4,$/;"	e	enum:eim_cs_e
EIM_CS5	fpga_drv/eim_ifc.h	/^    EIM_CS5 = 5,$/;"	e	enum:eim_cs_e
EIM_GCR1	fpga_drv/eim.h	/^    EIM_GCR1 = 0,$/;"	e	enum:eim_reg_e
EIM_GCR2	fpga_drv/eim.h	/^    EIM_GCR2 = 1,$/;"	e	enum:eim_reg_e
EIM_NUM_CS	fpga_drv/eim_ifc.h	/^    EIM_NUM_CS = 6$/;"	e	enum:eim_cs_e
EIM_NUM_REG	fpga_drv/eim.h	/^    EIM_NUM_REG = 8            \/\/EAR is read only$/;"	e	enum:eim_reg_e
EIM_RCR1	fpga_drv/eim.h	/^    EIM_RCR1 = 2,$/;"	e	enum:eim_reg_e
EIM_RCR2	fpga_drv/eim.h	/^    EIM_RCR2 = 3,$/;"	e	enum:eim_reg_e
EIM_WCR	fpga_drv/eim.h	/^    EIM_WCR = 6,$/;"	e	enum:eim_reg_e
EIM_WCR1	fpga_drv/eim.h	/^    EIM_WCR1 = 4,$/;"	e	enum:eim_reg_e
EIM_WCR2	fpga_drv/eim.h	/^    EIM_WCR2 = 5,$/;"	e	enum:eim_reg_e
EIM_WIAR	fpga_drv/eim.h	/^    EIM_WIAR = 7,$/;"	e	enum:eim_reg_e
ENB	include/regssdmaarm.h	/^        unsigned ENB : 1; \/\/!< [0] The OnCE Enable register selects the OnCE control source: When cleared (0), the OnCE registers are accessed through the JTAG interface; when set (1), the OnCE registers may be accessed by the ARM platform through the addresses described, as follows.$/;"	m	struct:_hw_sdmaarm_once_enb::_hw_sdmaarm_once_enb_bitfields
ENBLN	include/regssdmaarm.h	/^        unsigned ENBLN : 32; \/\/!< [31:0] This 32-bit value selects the channels that are triggered by the DMA request number n .$/;"	m	struct:_hw_sdmaarm_chnenbln::_hw_sdmaarm_chnenbln_bitfields
ENET_BASE_ADDR	include/soc_memory_map.h	177;"	d
ENFC_CLK_PODF	include/regsccm.h	/^        unsigned ENFC_CLK_PODF : 6; \/\/!< [26:21] Divider for enfc clock divider.$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
ENFC_CLK_PRED	include/regsccm.h	/^        unsigned ENFC_CLK_PRED : 3; \/\/!< [20:18] Divider for enfc clock pred divider.$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
ENFC_CLK_SEL	include/regsccm.h	/^        unsigned ENFC_CLK_SEL : 2; \/\/!< [17:16] Selector for enfc clock multiplexer$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
EO	include/regssdmaarm.h	/^        unsigned EO : 32; \/\/!< [31:0] The Channel Event Override register contains the 32 EO[i] bits.$/;"	m	struct:_hw_sdmaarm_evtovr::_hw_sdmaarm_evtovr_bitfields
EP	include/regssdmaarm.h	/^        unsigned EP : 32; \/\/!< [31:0] The Channel Event Pending register contains the 32 EP[i] bits.$/;"	m	struct:_hw_sdmaarm_evtpend::_hw_sdmaarm_evtpend_bitfields
EPDC_BASE_ADDR	include/soc_memory_map.h	164;"	d
EPDC_CLK_SEL	include/regsccm.h	/^        unsigned EPDC_CLK_SEL : 2; \/\/!< [15:14] Selector for epdc_axi, lcdif_axi, and pxp_axi clock multiplexer$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
EPDC_PIX_CLK_SEL	include/regsccm.h	/^        unsigned EPDC_PIX_CLK_SEL : 3; \/\/!< [11:9] Selector for epdc_pix root clock multiplexer$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
EPDC_PIX_PODF	include/regsccm.h	/^        unsigned EPDC_PIX_PODF : 3; \/\/!< [14:12] Divider for epdc_pix clock divider.$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
EPDC_PIX_PRE_CLK_SEL	include/regsccm.h	/^        unsigned EPDC_PIX_PRE_CLK_SEL : 3; \/\/!< [17:15] Selector for epdc_pix root clock pre-multiplexer$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
EPDC_PODF	include/regsccm.h	/^        unsigned EPDC_PODF : 3; \/\/!< [18:16] Divider for epdc_axi, lcdif_axi, and pxp_axi clock.$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
EPIT1_BASE_ADDR	include/soc_memory_map.h	155;"	d
EPIT2_BASE_ADDR	include/soc_memory_map.h	156;"	d
ERROR_ADDR	include/regseim.h	/^        unsigned ERROR_ADDR : 32; \/\/!< [31:0] Error Address.$/;"	m	struct:_hw_eim_ear::_hw_eim_ear_bitfields
ERRST	include/regseim.h	/^        unsigned ERRST : 1; \/\/!< [3] READY After Reset.$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
ERR_ACT	include/fpga_reg_def.h	/^			u16	ERR_ACT			: 1;        \/* BIT4		: error internal-capture on active-line		*\/	$/;"	m	struct:_fpga_reg::__anon7::__anon8
ERR_ACT_LINE	include/fpga_reg_def.h	/^			u16	ERR_ACT_LINE	: 1;        \/* BIT2		: error internal active-line trigger		*\/	$/;"	m	struct:_fpga_reg::__anon9::__anon10
ERR_CAP	include/fpga_reg_def.h	/^			u16	ERR_CAP			: 1;        \/* BIT7		: error internal-capture		*\/$/;"	m	struct:_fpga_reg::__anon7::__anon8
ERR_IN_TRIG	include/fpga_reg_def.h	/^			u16	ERR_IN_TRIG		: 1;        \/* BIT1		: error internal trigger		*\/			$/;"	m	struct:_fpga_reg::__anon9::__anon10
ERR_NON	include/fpga_reg_def.h	/^			u16	ERR_NON			: 1;        \/* BIT6		: error internal-capture non-line		*\/	$/;"	m	struct:_fpga_reg::__anon7::__anon8
ERR_NON_TRIG	include/fpga_reg_def.h	/^			u16	ERR_NON_TRIG	: 1;        \/* BIT4		: error internal non-line trigger	*\/	$/;"	m	struct:_fpga_reg::__anon9::__anon10
ERR_PAS	include/fpga_reg_def.h	/^			u16	ERR_PAS			: 1;        \/* BIT5		: error internal-caputre on passive-line		*\/	$/;"	m	struct:_fpga_reg::__anon7::__anon8
ERR_PAS_TRIG	include/fpga_reg_def.h	/^			u16	ERR_PAS_TRIG	: 1;        \/* BIT3		: error internal passive-line trigger	*\/	$/;"	m	struct:_fpga_reg::__anon9::__anon10
ERR_TRIG	include/fpga_reg_def.h	/^			u16	ERR_TRIG		: 1;        \/* BIT8		: error non-line trigger		*\/	$/;"	m	struct:_fpga_reg::__anon7::__anon8
ESAI1_BASE_ADDR	include/soc_memory_map.h	123;"	d
ESAI_CLK_PODF	include/regsccm.h	/^        unsigned ESAI_CLK_PODF : 3; \/\/!< [27:25] Divider for esai clock podf.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
ESAI_CLK_PRED	include/regsccm.h	/^        unsigned ESAI_CLK_PRED : 3; \/\/!< [11:9] Divider for esai clock pred.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
ESAI_CLK_SEL	include/regsccm.h	/^        unsigned ESAI_CLK_SEL : 2; \/\/!< [20:19] Selector for esai clock multiplexer$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
ETB_BASE_ADDR	include/soc_memory_map.h	89;"	d
EVENTS	include/regssdmaarm.h	/^        unsigned EVENTS : 16; \/\/!< [15:0] This register reflects the DMA requests received by the SDMA for events 47-32.$/;"	m	struct:_hw_sdmaarm_evt_mirror2::_hw_sdmaarm_evt_mirror2_bitfields
EVENTS	include/regssdmaarm.h	/^        unsigned EVENTS : 32; \/\/!< [31:0] This register reflects the DMA requests received by the SDMA for events 31-0.$/;"	m	struct:_hw_sdmaarm_evt_mirror::_hw_sdmaarm_evt_mirror_bitfields
EVTERR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evterr_t EVTERR; \/\/!< DMA Request Error Register$/;"	m	struct:_hw_sdmaarm
EVTERRDBG	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evterrdbg_t EVTERRDBG; \/\/!< DMA Request Error Register$/;"	m	struct:_hw_sdmaarm
EVTOVR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evtovr_t EVTOVR; \/\/!< Channel Event Override$/;"	m	struct:_hw_sdmaarm
EVTPEND	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evtpend_t EVTPEND; \/\/!< Channel Event Pending$/;"	m	struct:_hw_sdmaarm
EVT_MIRROR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evt_mirror_t EVT_MIRROR; \/\/!< DMA Requests$/;"	m	struct:_hw_sdmaarm
EVT_MIRROR2	include/regssdmaarm.h	/^    volatile hw_sdmaarm_evt_mirror2_t EVT_MIRROR2; \/\/!< DMA Requests 2$/;"	m	struct:_hw_sdmaarm
EXPOSURE	include/fpga_reg_def.h	/^			u16	EXPOSURE		: 1;	    \/* BIT11	: exposure		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
EXP_OK	include/reg_def.h	277;"	d
EXP_OK_BIT	fpga_drv/dispatch.c	47;"	d	file:
EXP_OK_BIT_MASK	include/reg_def.h	320;"	d
EXP_REQ	include/reg_def.h	276;"	d
EXP_START	include/fpga_reg_def.h	/^			u16	EXP_START		: 1;        \/* BIT9		: exposure		*\/	$/;"	m	struct:_fpga_reg::__anon7::__anon8
EXP_SYNC_BIT_MASK	include/reg_def.h	319;"	d
EXT_CTI_BASE_ADDR	include/soc_memory_map.h	90;"	d
FCLK	include/reg_def.h	290;"	d
FCLK_HIGH	flash_spi_drv/driver.c	40;"	d	file:
FCLK_LOW	flash_spi_drv/driver.c	41;"	d	file:
FCS	include/reg_def.h	285;"	d
FCS_HIGH	flash_spi_drv/driver.c	37;"	d	file:
FCS_LOW	flash_spi_drv/driver.c	38;"	d	file:
FD0	include/reg_def.h	286;"	d
FD1	include/reg_def.h	287;"	d
FD2	include/reg_def.h	288;"	d
FD3	include/reg_def.h	289;"	d
FDATA0_HIGH	flash_spi_drv/driver.c	52;"	d	file:
FDATA0_IN	flash_spi_drv/driver.c	55;"	d	file:
FDATA0_LOW	flash_spi_drv/driver.c	53;"	d	file:
FDATA1_HIGH	flash_spi_drv/driver.c	49;"	d	file:
FDATA1_IN	flash_spi_drv/driver.c	56;"	d	file:
FDATA1_LOW	flash_spi_drv/driver.c	50;"	d	file:
FDATA2_HIGH	flash_spi_drv/driver.c	46;"	d	file:
FDATA2_IN	flash_spi_drv/driver.c	57;"	d	file:
FDATA2_LOW	flash_spi_drv/driver.c	47;"	d	file:
FDATA3_HIGH	flash_spi_drv/driver.c	43;"	d	file:
FDATA3_IN	flash_spi_drv/driver.c	58;"	d	file:
FDATA3_LOW	flash_spi_drv/driver.c	44;"	d	file:
FLASH_DRIVER_NAME	include/driver_defs.h	8;"	d
FLASH_MAJOR_NUMBER	include/driver_defs.h	9;"	d
FLASH_WRITE_MAX_SIZE	flash_spi_drv/driver.c	60;"	d	file:
FLEX_SPI_BUS_NUM	include/reg_def.h	10;"	d
FLUSH	include/fpga_reg_def.h	/^			u16	FLUSH			: 1;	    \/* BIT10	: flush		*\/		$/;"	m	struct:_fpga_reg::__anon9::__anon10
FPGA_ACLK0	include/fpga_reg_def.h	93;"	d
FPGA_ACLK1	include/fpga_reg_def.h	94;"	d
FPGA_ACLK10	include/fpga_reg_def.h	103;"	d
FPGA_ACLK11	include/fpga_reg_def.h	104;"	d
FPGA_ACLK12	include/fpga_reg_def.h	105;"	d
FPGA_ACLK13	include/fpga_reg_def.h	106;"	d
FPGA_ACLK2	include/fpga_reg_def.h	95;"	d
FPGA_ACLK3	include/fpga_reg_def.h	96;"	d
FPGA_ACLK4	include/fpga_reg_def.h	97;"	d
FPGA_ACLK5	include/fpga_reg_def.h	98;"	d
FPGA_ACLK6	include/fpga_reg_def.h	99;"	d
FPGA_ACLK7	include/fpga_reg_def.h	100;"	d
FPGA_ACLK8	include/fpga_reg_def.h	101;"	d
FPGA_ACLK9	include/fpga_reg_def.h	102;"	d
FPGA_ACLK_NUM	include/fpga_reg_def.h	92;"	d
FPGA_ACLK_WIDTH	include/fpga_reg_def.h	91;"	d
FPGA_ACTIVE_POWER_MODE	include/fpga_reg_def.h	88;"	d
FPGA_AED_SENSOR_ERR	include/fpga_reg_def.h	63;"	d
FPGA_AED_SENSOR_HIGH_CNT	include/fpga_reg_def.h	60;"	d
FPGA_AED_SENSOR_LOW_CNT	include/fpga_reg_def.h	61;"	d
FPGA_AED_SENSOR_SEL	include/fpga_reg_def.h	62;"	d
FPGA_BINNING	include/fpga_reg_def.h	45;"	d
FPGA_CONFIG_EN	include/reg_def.h	255;"	d
FPGA_CONFIG_REG0	include/fpga_reg_def.h	71;"	d
FPGA_CONFIG_REG1	include/fpga_reg_def.h	72;"	d
FPGA_CONFIG_REG10	include/fpga_reg_def.h	81;"	d
FPGA_CONFIG_REG11	include/fpga_reg_def.h	82;"	d
FPGA_CONFIG_REG12	include/fpga_reg_def.h	83;"	d
FPGA_CONFIG_REG13	include/fpga_reg_def.h	84;"	d
FPGA_CONFIG_REG14	include/fpga_reg_def.h	85;"	d
FPGA_CONFIG_REG15	include/fpga_reg_def.h	86;"	d
FPGA_CONFIG_REG2	include/fpga_reg_def.h	73;"	d
FPGA_CONFIG_REG3	include/fpga_reg_def.h	74;"	d
FPGA_CONFIG_REG4	include/fpga_reg_def.h	75;"	d
FPGA_CONFIG_REG5	include/fpga_reg_def.h	76;"	d
FPGA_CONFIG_REG6	include/fpga_reg_def.h	77;"	d
FPGA_CONFIG_REG7	include/fpga_reg_def.h	78;"	d
FPGA_CONFIG_REG8	include/fpga_reg_def.h	79;"	d
FPGA_CONFIG_REG9	include/fpga_reg_def.h	80;"	d
FPGA_CONFIG_RST	include/reg_def.h	257;"	d
FPGA_CPVB1_READ_OUT	include/fpga_reg_def.h	115;"	d
FPGA_CPVB2_READ_OUT	include/fpga_reg_def.h	116;"	d
FPGA_CPVB3_READ_OUT	include/fpga_reg_def.h	117;"	d
FPGA_CPV_FLUSH	include/fpga_reg_def.h	111;"	d
FPGA_CPV_READ_OUT	include/fpga_reg_def.h	114;"	d
FPGA_DCLK_DELAY	include/fpga_reg_def.h	107;"	d
FPGA_DEBOUNCE_LINE	include/fpga_reg_def.h	38;"	d
FPGA_DEBOUNCE_NON_LINE	include/fpga_reg_def.h	39;"	d
FPGA_DETECTOR_MODEL_SEL	include/fpga_reg_def.h	151;"	d
FPGA_DONE	include/reg_def.h	258;"	d
FPGA_DONE_BIT	fpga_drv/dispatch.c	48;"	d	file:
FPGA_EXPOSURE_TIME	include/fpga_reg_def.h	40;"	d
FPGA_EXP_OK_DELAY_TIME	include/fpga_reg_def.h	41;"	d
FPGA_EXTRA_FLUSH	include/fpga_reg_def.h	43;"	d
FPGA_GCLK0_FLUSH	include/fpga_reg_def.h	124;"	d
FPGA_GCLK0_READ_OUT	include/fpga_reg_def.h	132;"	d
FPGA_GCLK10_READ_OUT	include/fpga_reg_def.h	142;"	d
FPGA_GCLK11_READ_OUT	include/fpga_reg_def.h	143;"	d
FPGA_GCLK12_READ_OUT	include/fpga_reg_def.h	144;"	d
FPGA_GCLK13_READ_OUT	include/fpga_reg_def.h	145;"	d
FPGA_GCLK14_READ_OUT	include/fpga_reg_def.h	146;"	d
FPGA_GCLK15_READ_OUT	include/fpga_reg_def.h	147;"	d
FPGA_GCLK1_FLUSH	include/fpga_reg_def.h	125;"	d
FPGA_GCLK1_READ_OUT	include/fpga_reg_def.h	133;"	d
FPGA_GCLK2_FLUSH	include/fpga_reg_def.h	126;"	d
FPGA_GCLK2_READ_OUT	include/fpga_reg_def.h	134;"	d
FPGA_GCLK3_FLUSH	include/fpga_reg_def.h	127;"	d
FPGA_GCLK3_READ_OUT	include/fpga_reg_def.h	135;"	d
FPGA_GCLK4_FLUSH	include/fpga_reg_def.h	128;"	d
FPGA_GCLK4_READ_OUT	include/fpga_reg_def.h	136;"	d
FPGA_GCLK5_FLUSH	include/fpga_reg_def.h	129;"	d
FPGA_GCLK5_READ_OUT	include/fpga_reg_def.h	137;"	d
FPGA_GCLK6_FLUSH	include/fpga_reg_def.h	130;"	d
FPGA_GCLK6_READ_OUT	include/fpga_reg_def.h	138;"	d
FPGA_GCLK7_FLUSH	include/fpga_reg_def.h	131;"	d
FPGA_GCLK7_READ_OUT	include/fpga_reg_def.h	139;"	d
FPGA_GCLK8_READ_OUT	include/fpga_reg_def.h	140;"	d
FPGA_GCLK9_READ_OUT	include/fpga_reg_def.h	141;"	d
FPGA_GCLK_NUM_FLUSH	include/fpga_reg_def.h	122;"	d
FPGA_GCLK_NUM_READ_OUT	include/fpga_reg_def.h	123;"	d
FPGA_GCLK_WIDTH	include/fpga_reg_def.h	121;"	d
FPGA_GET_LINE_COUNT	include/fpga_reg_def.h	218;"	d
FPGA_GSYNC_WIDTH	include/fpga_reg_def.h	120;"	d
FPGA_INIT	include/reg_def.h	254;"	d
FPGA_INTRA_FLUSH	include/fpga_reg_def.h	42;"	d
FPGA_LINE_INTR_DISABLE	include/fpga_reg_def.h	36;"	d
FPGA_LINE_READ_END	include/fpga_reg_def.h	219;"	d
FPGA_MUTE_NUM	include/fpga_reg_def.h	108;"	d
FPGA_OE_FLUSH	include/fpga_reg_def.h	112;"	d
FPGA_OE_READ_OUT	include/fpga_reg_def.h	118;"	d
FPGA_OFFSET_CAP_ERR	include/fpga_reg_def.h	49;"	d
FPGA_PANEL_BIAS	include/fpga_reg_def.h	44;"	d
FPGA_PGM	include/reg_def.h	256;"	d
FPGA_PUT_LINE_COUNT	include/fpga_reg_def.h	217;"	d
FPGA_READ_BUF_ADDR	fpga_drv/driver.h	41;"	d
FPGA_REG_MIG_ERROR	include/fpga_reg_def.h	149;"	d
FPGA_REG_TFT_AED_OPTION	include/fpga_reg_def.h	157;"	d
FPGA_REG_TFT_AED_ROIC_SEL_H	include/fpga_reg_def.h	159;"	d
FPGA_REG_TFT_AED_ROIC_SEL_L	include/fpga_reg_def.h	158;"	d
FPGA_REG_TI_ROIC_BIT_ALIGN_ERR	include/fpga_reg_def.h	193;"	d
FPGA_REG_TI_ROIC_CONFIG_00	include/fpga_reg_def.h	161;"	d
FPGA_REG_TI_ROIC_CONFIG_10	include/fpga_reg_def.h	162;"	d
FPGA_REG_TI_ROIC_CONFIG_11	include/fpga_reg_def.h	163;"	d
FPGA_REG_TI_ROIC_CONFIG_12	include/fpga_reg_def.h	164;"	d
FPGA_REG_TI_ROIC_CONFIG_13	include/fpga_reg_def.h	165;"	d
FPGA_REG_TI_ROIC_CONFIG_16	include/fpga_reg_def.h	166;"	d
FPGA_REG_TI_ROIC_CONFIG_18	include/fpga_reg_def.h	167;"	d
FPGA_REG_TI_ROIC_CONFIG_2C	include/fpga_reg_def.h	168;"	d
FPGA_REG_TI_ROIC_CONFIG_30	include/fpga_reg_def.h	169;"	d
FPGA_REG_TI_ROIC_CONFIG_31	include/fpga_reg_def.h	170;"	d
FPGA_REG_TI_ROIC_CONFIG_32	include/fpga_reg_def.h	171;"	d
FPGA_REG_TI_ROIC_CONFIG_33	include/fpga_reg_def.h	172;"	d
FPGA_REG_TI_ROIC_CONFIG_40	include/fpga_reg_def.h	173;"	d
FPGA_REG_TI_ROIC_CONFIG_41	include/fpga_reg_def.h	174;"	d
FPGA_REG_TI_ROIC_CONFIG_42	include/fpga_reg_def.h	175;"	d
FPGA_REG_TI_ROIC_CONFIG_43	include/fpga_reg_def.h	176;"	d
FPGA_REG_TI_ROIC_CONFIG_46	include/fpga_reg_def.h	177;"	d
FPGA_REG_TI_ROIC_CONFIG_47	include/fpga_reg_def.h	178;"	d
FPGA_REG_TI_ROIC_CONFIG_4A	include/fpga_reg_def.h	179;"	d
FPGA_REG_TI_ROIC_CONFIG_4B	include/fpga_reg_def.h	180;"	d
FPGA_REG_TI_ROIC_CONFIG_4C	include/fpga_reg_def.h	181;"	d
FPGA_REG_TI_ROIC_CONFIG_50	include/fpga_reg_def.h	182;"	d
FPGA_REG_TI_ROIC_CONFIG_51	include/fpga_reg_def.h	183;"	d
FPGA_REG_TI_ROIC_CONFIG_52	include/fpga_reg_def.h	184;"	d
FPGA_REG_TI_ROIC_CONFIG_53	include/fpga_reg_def.h	185;"	d
FPGA_REG_TI_ROIC_CONFIG_54	include/fpga_reg_def.h	186;"	d
FPGA_REG_TI_ROIC_CONFIG_55	include/fpga_reg_def.h	187;"	d
FPGA_REG_TI_ROIC_CONFIG_5A	include/fpga_reg_def.h	188;"	d
FPGA_REG_TI_ROIC_CONFIG_5C	include/fpga_reg_def.h	189;"	d
FPGA_REG_TI_ROIC_CONFIG_5D	include/fpga_reg_def.h	190;"	d
FPGA_REG_TI_ROIC_CONFIG_5E	include/fpga_reg_def.h	191;"	d
FPGA_REG_TI_ROIC_CONFIG_61	include/fpga_reg_def.h	192;"	d
FPGA_RESET_REG	include/fpga_reg_def.h	87;"	d
FPGA_ROIC_CLK_EN	include/fpga_reg_def.h	58;"	d
FPGA_ROIC_U_SIZE	include/fpga_reg_def.h	152;"	d
FPGA_ROIC_l_SIZE	include/fpga_reg_def.h	153;"	d
FPGA_RST	include/reg_def.h	253;"	d
FPGA_SEL_TCON_OP	include/fpga_reg_def.h	47;"	d
FPGA_SEL_TRIGGER	include/fpga_reg_def.h	35;"	d
FPGA_SEL_XGEN_IF	include/fpga_reg_def.h	34;"	d
FPGA_SIZE_X	include/fpga_reg_def.h	30;"	d
FPGA_SIZE_X_AOI	include/fpga_reg_def.h	32;"	d
FPGA_SIZE_Y	include/fpga_reg_def.h	31;"	d
FPGA_SIZE_Y_AOI	include/fpga_reg_def.h	33;"	d
FPGA_STV_DIR	include/fpga_reg_def.h	109;"	d
FPGA_STV_FLUSH	include/fpga_reg_def.h	110;"	d
FPGA_STV_READ_OUT	include/fpga_reg_def.h	113;"	d
FPGA_SYNC_WIDTH	include/fpga_reg_def.h	90;"	d
FPGA_TCON_INT_ACK	include/fpga_reg_def.h	56;"	d
FPGA_TCON_INT_MASK	include/fpga_reg_def.h	55;"	d
FPGA_TCON_STATE	include/fpga_reg_def.h	53;"	d
FPGA_TEMP0_HIGH_WORD	include/fpga_reg_def.h	65;"	d
FPGA_TEMP0_LOW_WORD	include/fpga_reg_def.h	64;"	d
FPGA_TEMP1_HIGH_WORD	include/fpga_reg_def.h	67;"	d
FPGA_TEMP1_LOW_WORD	include/fpga_reg_def.h	66;"	d
FPGA_TEMP2_HIGH_WORD	include/fpga_reg_def.h	69;"	d
FPGA_TEMP2_LOW_WORD	include/fpga_reg_def.h	68;"	d
FPGA_TEST_PATTERN	include/fpga_reg_def.h	46;"	d
FPGA_TI_DAC_MUX_SELECT	include/fpga_reg_def.h	155;"	d
FPGA_TI_ROIC_ALIGN_MODE	include/fpga_reg_def.h	199;"	d
FPGA_TI_ROIC_AUTO_CAL_CLK_DLY_L_TST_0_LSB	include/fpga_reg_def.h	214;"	d
FPGA_TI_ROIC_AUTO_CAL_CLK_DLY_U_TST_0_LSB	include/fpga_reg_def.h	210;"	d
FPGA_TI_ROIC_AUTO_CAL_DATA_DLY_L_TST_0_LSB	include/fpga_reg_def.h	215;"	d
FPGA_TI_ROIC_AUTO_CAL_DATA_DLY_U_TST_0_LSB	include/fpga_reg_def.h	211;"	d
FPGA_TI_ROIC_AUTO_CAL_DLY_STATUS_L_LSB	include/fpga_reg_def.h	212;"	d
FPGA_TI_ROIC_AUTO_CAL_DLY_STATUS_L_MSB	include/fpga_reg_def.h	213;"	d
FPGA_TI_ROIC_AUTO_CAL_DLY_STATUS_U_LSB	include/fpga_reg_def.h	208;"	d
FPGA_TI_ROIC_AUTO_CAL_DLY_STATUS_U_MSB	include/fpga_reg_def.h	209;"	d
FPGA_TI_ROIC_BTM_DELAY_COMPENSATION_MODE	include/fpga_reg_def.h	202;"	d
FPGA_TI_ROIC_DELAY_COMPENSATION_EN	include/fpga_reg_def.h	200;"	d
FPGA_TI_ROIC_MANUAL_CLK_DLY_L	include/fpga_reg_def.h	205;"	d
FPGA_TI_ROIC_MANUAL_CLK_DLY_U	include/fpga_reg_def.h	203;"	d
FPGA_TI_ROIC_MANUAL_DATA_DLY_L	include/fpga_reg_def.h	206;"	d
FPGA_TI_ROIC_MANUAL_DATA_DLY_U	include/fpga_reg_def.h	204;"	d
FPGA_TI_ROIC_MCLK_SELECT	include/fpga_reg_def.h	195;"	d
FPGA_TI_ROIC_MUX_SELECT	include/fpga_reg_def.h	154;"	d
FPGA_TI_ROIC_SCAN	include/fpga_reg_def.h	198;"	d
FPGA_TI_ROIC_SYNC_GEN_EN	include/fpga_reg_def.h	196;"	d
FPGA_TI_ROIC_SYNC_TPSEL_SET	include/fpga_reg_def.h	197;"	d
FPGA_TI_ROIC_TOP_DELAY_COMPENSATION_MODE	include/fpga_reg_def.h	201;"	d
FPGA_VERSION	include/fpga_reg_def.h	29;"	d
FPGA_WRITE_BUF_ADDR	fpga_drv/driver.h	42;"	d
FPGA_XON	include/fpga_reg_def.h	119;"	d
FPL	include/regsccm.h	/^        unsigned FPL : 1; \/\/!< [16] Fast PLL enable.$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
FRUN_ACLK_EN	include/regseim.h	/^        unsigned FRUN_ACLK_EN : 1; \/\/!< [11] Free run ACLK enable$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
FUNNEL_BASE_ADDR	include/soc_memory_map.h	92;"	d
F_INF0_PORT	include/reg_def.h	260;"	d
F_INF1_PORT	include/reg_def.h	262;"	d
F_INF2_PORT	include/reg_def.h	263;"	d
F_INF3_PORT	include/reg_def.h	264;"	d
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
GBC	include/regseim.h	/^        unsigned GBC : 3; \/\/!< [26:24] Gap Between Chip Selects.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
GBCD	include/regseim.h	/^        unsigned GBCD : 2; \/\/!< [2:1] General Burst Clock Divisor.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
GCR1	fpga_drv/eim.h	/^    volatile hw_eim_cs0gcr1_t GCR1; \/\/!< Chip Select n General Configuration Register 1$/;"	m	struct:__anon1
GCR1_AUS	fpga_drv/eim_ifc.h	/^    GCR1_AUS,$/;"	e	enum:eim_cfg_e
GCR1_BCD	fpga_drv/eim_ifc.h	/^    GCR1_BCD,$/;"	e	enum:eim_cfg_e
GCR1_BCS	fpga_drv/eim_ifc.h	/^    GCR1_BCS,$/;"	e	enum:eim_cfg_e
GCR1_BL	fpga_drv/eim_ifc.h	/^    GCR1_BL,$/;"	e	enum:eim_cfg_e
GCR1_CRE	fpga_drv/eim_ifc.h	/^    GCR1_CRE,$/;"	e	enum:eim_cfg_e
GCR1_CREP	fpga_drv/eim_ifc.h	/^    GCR1_CREP,$/;"	e	enum:eim_cfg_e
GCR1_CSEN	fpga_drv/eim_ifc.h	/^    GCR1_CSEN = 0,              \/\/GCR1$/;"	e	enum:eim_cfg_e
GCR1_CSREC	fpga_drv/eim_ifc.h	/^    GCR1_CSREC,$/;"	e	enum:eim_cfg_e
GCR1_DSZ	fpga_drv/eim_ifc.h	/^    GCR1_DSZ,$/;"	e	enum:eim_cfg_e
GCR1_GBC	fpga_drv/eim_ifc.h	/^    GCR1_GBC,$/;"	e	enum:eim_cfg_e
GCR1_MUM	fpga_drv/eim_ifc.h	/^    GCR1_MUM,$/;"	e	enum:eim_cfg_e
GCR1_PSZ	fpga_drv/eim_ifc.h	/^    GCR1_PSZ,$/;"	e	enum:eim_cfg_e
GCR1_RFL	fpga_drv/eim_ifc.h	/^    GCR1_RFL,$/;"	e	enum:eim_cfg_e
GCR1_SDR	fpga_drv/eim_ifc.h	/^    GCR1_SDR,$/;"	e	enum:eim_cfg_e
GCR1_SP	fpga_drv/eim_ifc.h	/^    GCR1_SP,$/;"	e	enum:eim_cfg_e
GCR1_SWR	fpga_drv/eim_ifc.h	/^    GCR1_SWR,$/;"	e	enum:eim_cfg_e
GCR1_WC	fpga_drv/eim_ifc.h	/^    GCR1_WC,$/;"	e	enum:eim_cfg_e
GCR1_WFL	fpga_drv/eim_ifc.h	/^    GCR1_WFL,$/;"	e	enum:eim_cfg_e
GCR1_WP	fpga_drv/eim_ifc.h	/^    GCR1_WP,$/;"	e	enum:eim_cfg_e
GCR2	fpga_drv/eim.h	/^    volatile hw_eim_cs0gcr2_t GCR2; \/\/!< Chip Select n General Configuration Register 2$/;"	m	struct:__anon1
GCR2_ADH	fpga_drv/eim_ifc.h	/^    GCR2_ADH,                   \/\/GCR2$/;"	e	enum:eim_cfg_e
GCR2_DAE	fpga_drv/eim_ifc.h	/^    GCR2_DAE,$/;"	e	enum:eim_cfg_e
GCR2_DAP	fpga_drv/eim_ifc.h	/^    GCR2_DAP,$/;"	e	enum:eim_cfg_e
GCR2_DAPS	fpga_drv/eim_ifc.h	/^    GCR2_DAPS,$/;"	e	enum:eim_cfg_e
GCR2_MUX16_BYP_GRANT	fpga_drv/eim_ifc.h	/^    GCR2_MUX16_BYP_GRANT,$/;"	e	enum:eim_cfg_e
GLOBAL_TIMER_BASE_ADDR	include/soc_memory_map.h	210;"	d
GOOD_STATUS	include/soc_memory_map.h	35;"	d
GPC_BASE_ADDR	include/soc_memory_map.h	158;"	d
GPIO1	include/reg_def.h	18;"	d
GPIO1_BASE_ADDR	include/soc_memory_map.h	141;"	d
GPIO1_IO00	include/reg_def.h	/^	GPIO1_IO00 = 0,$/;"	e	enum:__anon6
GPIO1_IO01	include/reg_def.h	/^	GPIO1_IO01,$/;"	e	enum:__anon6
GPIO1_IO02	include/reg_def.h	/^	GPIO1_IO02,$/;"	e	enum:__anon6
GPIO1_IO03	include/reg_def.h	/^	GPIO1_IO03,$/;"	e	enum:__anon6
GPIO1_IO04	include/reg_def.h	/^	GPIO1_IO04,$/;"	e	enum:__anon6
GPIO1_IO05	include/reg_def.h	/^	GPIO1_IO05,$/;"	e	enum:__anon6
GPIO1_IO06	include/reg_def.h	/^	GPIO1_IO06,$/;"	e	enum:__anon6
GPIO1_IO07	include/reg_def.h	/^	GPIO1_IO07,$/;"	e	enum:__anon6
GPIO1_IO08	include/reg_def.h	/^	GPIO1_IO08,$/;"	e	enum:__anon6
GPIO1_IO09	include/reg_def.h	/^	GPIO1_IO09,$/;"	e	enum:__anon6
GPIO1_IO10	include/reg_def.h	/^	GPIO1_IO10,$/;"	e	enum:__anon6
GPIO1_IO11	include/reg_def.h	/^	GPIO1_IO11,$/;"	e	enum:__anon6
GPIO1_IO12	include/reg_def.h	/^	GPIO1_IO12,$/;"	e	enum:__anon6
GPIO1_IO13	include/reg_def.h	/^	GPIO1_IO13,$/;"	e	enum:__anon6
GPIO1_IO14	include/reg_def.h	/^	GPIO1_IO14,$/;"	e	enum:__anon6
GPIO1_IO15	include/reg_def.h	/^	GPIO1_IO15,$/;"	e	enum:__anon6
GPIO1_IO16	include/reg_def.h	/^	GPIO1_IO16,$/;"	e	enum:__anon6
GPIO1_IO17	include/reg_def.h	/^	GPIO1_IO17,$/;"	e	enum:__anon6
GPIO1_IO18	include/reg_def.h	/^	GPIO1_IO18,$/;"	e	enum:__anon6
GPIO1_IO19	include/reg_def.h	/^	GPIO1_IO19,$/;"	e	enum:__anon6
GPIO1_IO20	include/reg_def.h	/^	GPIO1_IO20,$/;"	e	enum:__anon6
GPIO1_IO21	include/reg_def.h	/^	GPIO1_IO21,$/;"	e	enum:__anon6
GPIO1_IO22	include/reg_def.h	/^	GPIO1_IO22,$/;"	e	enum:__anon6
GPIO1_IO23	include/reg_def.h	/^	GPIO1_IO23,$/;"	e	enum:__anon6
GPIO1_IO24	include/reg_def.h	/^	GPIO1_IO24,$/;"	e	enum:__anon6
GPIO1_IO25	include/reg_def.h	/^	GPIO1_IO25,$/;"	e	enum:__anon6
GPIO1_IO26	include/reg_def.h	/^	GPIO1_IO26,$/;"	e	enum:__anon6
GPIO1_IO27	include/reg_def.h	/^	GPIO1_IO27,$/;"	e	enum:__anon6
GPIO1_IO28	include/reg_def.h	/^	GPIO1_IO28,$/;"	e	enum:__anon6
GPIO1_IO29	include/reg_def.h	/^	GPIO1_IO29,$/;"	e	enum:__anon6
GPIO1_IO30	include/reg_def.h	/^	GPIO1_IO30,$/;"	e	enum:__anon6
GPIO1_IO31	include/reg_def.h	/^	GPIO1_IO31,$/;"	e	enum:__anon6
GPIO2	include/reg_def.h	19;"	d
GPIO2_BASE_ADDR	include/soc_memory_map.h	142;"	d
GPIO2_IO00	include/reg_def.h	/^	GPIO2_IO00 = 32,$/;"	e	enum:__anon6
GPIO2_IO01	include/reg_def.h	/^	GPIO2_IO01,$/;"	e	enum:__anon6
GPIO2_IO02	include/reg_def.h	/^	GPIO2_IO02,$/;"	e	enum:__anon6
GPIO2_IO03	include/reg_def.h	/^	GPIO2_IO03,$/;"	e	enum:__anon6
GPIO2_IO04	include/reg_def.h	/^	GPIO2_IO04,$/;"	e	enum:__anon6
GPIO2_IO05	include/reg_def.h	/^	GPIO2_IO05,$/;"	e	enum:__anon6
GPIO2_IO06	include/reg_def.h	/^	GPIO2_IO06,$/;"	e	enum:__anon6
GPIO2_IO07	include/reg_def.h	/^	GPIO2_IO07,$/;"	e	enum:__anon6
GPIO2_IO08	include/reg_def.h	/^	GPIO2_IO08,$/;"	e	enum:__anon6
GPIO2_IO09	include/reg_def.h	/^	GPIO2_IO09,$/;"	e	enum:__anon6
GPIO2_IO10	include/reg_def.h	/^	GPIO2_IO10,$/;"	e	enum:__anon6
GPIO2_IO11	include/reg_def.h	/^	GPIO2_IO11,$/;"	e	enum:__anon6
GPIO2_IO12	include/reg_def.h	/^	GPIO2_IO12,$/;"	e	enum:__anon6
GPIO2_IO13	include/reg_def.h	/^	GPIO2_IO13,$/;"	e	enum:__anon6
GPIO2_IO14	include/reg_def.h	/^	GPIO2_IO14,$/;"	e	enum:__anon6
GPIO2_IO15	include/reg_def.h	/^	GPIO2_IO15,$/;"	e	enum:__anon6
GPIO2_IO16	include/reg_def.h	/^	GPIO2_IO16,$/;"	e	enum:__anon6
GPIO2_IO17	include/reg_def.h	/^	GPIO2_IO17,$/;"	e	enum:__anon6
GPIO2_IO18	include/reg_def.h	/^	GPIO2_IO18,$/;"	e	enum:__anon6
GPIO2_IO19	include/reg_def.h	/^	GPIO2_IO19,$/;"	e	enum:__anon6
GPIO2_IO20	include/reg_def.h	/^	GPIO2_IO20,$/;"	e	enum:__anon6
GPIO2_IO21	include/reg_def.h	/^	GPIO2_IO21,$/;"	e	enum:__anon6
GPIO2_IO22	include/reg_def.h	/^	GPIO2_IO22,$/;"	e	enum:__anon6
GPIO2_IO23	include/reg_def.h	/^	GPIO2_IO23,$/;"	e	enum:__anon6
GPIO2_IO24	include/reg_def.h	/^	GPIO2_IO24,$/;"	e	enum:__anon6
GPIO2_IO25	include/reg_def.h	/^	GPIO2_IO25,$/;"	e	enum:__anon6
GPIO2_IO26	include/reg_def.h	/^	GPIO2_IO26,$/;"	e	enum:__anon6
GPIO2_IO27	include/reg_def.h	/^	GPIO2_IO27,$/;"	e	enum:__anon6
GPIO2_IO28	include/reg_def.h	/^	GPIO2_IO28,$/;"	e	enum:__anon6
GPIO2_IO29	include/reg_def.h	/^	GPIO2_IO29,$/;"	e	enum:__anon6
GPIO2_IO30	include/reg_def.h	/^	GPIO2_IO30,$/;"	e	enum:__anon6
GPIO2_IO31	include/reg_def.h	/^	GPIO2_IO31,$/;"	e	enum:__anon6
GPIO3	include/reg_def.h	20;"	d
GPIO3_BASE_ADDR	include/soc_memory_map.h	143;"	d
GPIO3_IO00	include/reg_def.h	/^	GPIO3_IO00 = 64,$/;"	e	enum:__anon6
GPIO3_IO01	include/reg_def.h	/^	GPIO3_IO01,$/;"	e	enum:__anon6
GPIO3_IO02	include/reg_def.h	/^	GPIO3_IO02,$/;"	e	enum:__anon6
GPIO3_IO03	include/reg_def.h	/^	GPIO3_IO03,$/;"	e	enum:__anon6
GPIO3_IO04	include/reg_def.h	/^	GPIO3_IO04,$/;"	e	enum:__anon6
GPIO3_IO05	include/reg_def.h	/^	GPIO3_IO05,$/;"	e	enum:__anon6
GPIO3_IO06	include/reg_def.h	/^	GPIO3_IO06,$/;"	e	enum:__anon6
GPIO3_IO07	include/reg_def.h	/^	GPIO3_IO07,$/;"	e	enum:__anon6
GPIO3_IO08	include/reg_def.h	/^	GPIO3_IO08,$/;"	e	enum:__anon6
GPIO3_IO09	include/reg_def.h	/^	GPIO3_IO09,$/;"	e	enum:__anon6
GPIO3_IO10	include/reg_def.h	/^	GPIO3_IO10,$/;"	e	enum:__anon6
GPIO3_IO11	include/reg_def.h	/^	GPIO3_IO11,$/;"	e	enum:__anon6
GPIO3_IO12	include/reg_def.h	/^	GPIO3_IO12,$/;"	e	enum:__anon6
GPIO3_IO13	include/reg_def.h	/^	GPIO3_IO13,$/;"	e	enum:__anon6
GPIO3_IO14	include/reg_def.h	/^	GPIO3_IO14,$/;"	e	enum:__anon6
GPIO3_IO15	include/reg_def.h	/^	GPIO3_IO15,$/;"	e	enum:__anon6
GPIO3_IO16	include/reg_def.h	/^	GPIO3_IO16,$/;"	e	enum:__anon6
GPIO3_IO17	include/reg_def.h	/^	GPIO3_IO17,$/;"	e	enum:__anon6
GPIO3_IO18	include/reg_def.h	/^	GPIO3_IO18,$/;"	e	enum:__anon6
GPIO3_IO19	include/reg_def.h	/^	GPIO3_IO19,$/;"	e	enum:__anon6
GPIO3_IO20	include/reg_def.h	/^	GPIO3_IO20,$/;"	e	enum:__anon6
GPIO3_IO21	include/reg_def.h	/^	GPIO3_IO21,$/;"	e	enum:__anon6
GPIO3_IO22	include/reg_def.h	/^	GPIO3_IO22,$/;"	e	enum:__anon6
GPIO3_IO23	include/reg_def.h	/^	GPIO3_IO23,$/;"	e	enum:__anon6
GPIO3_IO24	include/reg_def.h	/^	GPIO3_IO24,$/;"	e	enum:__anon6
GPIO3_IO25	include/reg_def.h	/^	GPIO3_IO25,$/;"	e	enum:__anon6
GPIO3_IO26	include/reg_def.h	/^	GPIO3_IO26,$/;"	e	enum:__anon6
GPIO3_IO27	include/reg_def.h	/^	GPIO3_IO27,$/;"	e	enum:__anon6
GPIO3_IO28	include/reg_def.h	/^	GPIO3_IO28,$/;"	e	enum:__anon6
GPIO3_IO29	include/reg_def.h	/^	GPIO3_IO29,$/;"	e	enum:__anon6
GPIO3_IO30	include/reg_def.h	/^	GPIO3_IO30,$/;"	e	enum:__anon6
GPIO3_IO31	include/reg_def.h	/^	GPIO3_IO31,$/;"	e	enum:__anon6
GPIO4	include/reg_def.h	21;"	d
GPIO4_BASE_ADDR	include/soc_memory_map.h	144;"	d
GPIO4_IO00	include/reg_def.h	/^	GPIO4_IO00 = 96,$/;"	e	enum:__anon6
GPIO4_IO01	include/reg_def.h	/^	GPIO4_IO01,$/;"	e	enum:__anon6
GPIO4_IO02	include/reg_def.h	/^	GPIO4_IO02,$/;"	e	enum:__anon6
GPIO4_IO03	include/reg_def.h	/^	GPIO4_IO03,$/;"	e	enum:__anon6
GPIO4_IO04	include/reg_def.h	/^	GPIO4_IO04,$/;"	e	enum:__anon6
GPIO4_IO05	include/reg_def.h	/^	GPIO4_IO05,$/;"	e	enum:__anon6
GPIO4_IO06	include/reg_def.h	/^	GPIO4_IO06,$/;"	e	enum:__anon6
GPIO4_IO07	include/reg_def.h	/^	GPIO4_IO07,$/;"	e	enum:__anon6
GPIO4_IO08	include/reg_def.h	/^	GPIO4_IO08,$/;"	e	enum:__anon6
GPIO4_IO09	include/reg_def.h	/^	GPIO4_IO09,$/;"	e	enum:__anon6
GPIO4_IO10	include/reg_def.h	/^	GPIO4_IO10,$/;"	e	enum:__anon6
GPIO4_IO11	include/reg_def.h	/^	GPIO4_IO11,$/;"	e	enum:__anon6
GPIO4_IO12	include/reg_def.h	/^	GPIO4_IO12,$/;"	e	enum:__anon6
GPIO4_IO13	include/reg_def.h	/^	GPIO4_IO13,$/;"	e	enum:__anon6
GPIO4_IO14	include/reg_def.h	/^	GPIO4_IO14,$/;"	e	enum:__anon6
GPIO4_IO15	include/reg_def.h	/^	GPIO4_IO15,$/;"	e	enum:__anon6
GPIO4_IO16	include/reg_def.h	/^	GPIO4_IO16,$/;"	e	enum:__anon6
GPIO4_IO17	include/reg_def.h	/^	GPIO4_IO17,$/;"	e	enum:__anon6
GPIO4_IO18	include/reg_def.h	/^	GPIO4_IO18,$/;"	e	enum:__anon6
GPIO4_IO19	include/reg_def.h	/^	GPIO4_IO19,$/;"	e	enum:__anon6
GPIO4_IO20	include/reg_def.h	/^	GPIO4_IO20,$/;"	e	enum:__anon6
GPIO4_IO21	include/reg_def.h	/^	GPIO4_IO21,$/;"	e	enum:__anon6
GPIO4_IO22	include/reg_def.h	/^	GPIO4_IO22,$/;"	e	enum:__anon6
GPIO4_IO23	include/reg_def.h	/^	GPIO4_IO23,$/;"	e	enum:__anon6
GPIO4_IO24	include/reg_def.h	/^	GPIO4_IO24,$/;"	e	enum:__anon6
GPIO4_IO25	include/reg_def.h	/^	GPIO4_IO25,$/;"	e	enum:__anon6
GPIO4_IO26	include/reg_def.h	/^	GPIO4_IO26,$/;"	e	enum:__anon6
GPIO4_IO27	include/reg_def.h	/^	GPIO4_IO27,$/;"	e	enum:__anon6
GPIO4_IO28	include/reg_def.h	/^	GPIO4_IO28,$/;"	e	enum:__anon6
GPIO4_IO29	include/reg_def.h	/^	GPIO4_IO29,$/;"	e	enum:__anon6
GPIO4_IO30	include/reg_def.h	/^	GPIO4_IO30,$/;"	e	enum:__anon6
GPIO4_IO31	include/reg_def.h	/^	GPIO4_IO31,$/;"	e	enum:__anon6
GPIO5	include/reg_def.h	22;"	d
GPIO5_BASE_ADDR	include/soc_memory_map.h	145;"	d
GPIO5_IO00	include/reg_def.h	/^	GPIO5_IO00 = 128,$/;"	e	enum:__anon6
GPIO5_IO01	include/reg_def.h	/^	GPIO5_IO01,$/;"	e	enum:__anon6
GPIO5_IO02	include/reg_def.h	/^	GPIO5_IO02,$/;"	e	enum:__anon6
GPIO5_IO03	include/reg_def.h	/^	GPIO5_IO03,$/;"	e	enum:__anon6
GPIO5_IO04	include/reg_def.h	/^	GPIO5_IO04,$/;"	e	enum:__anon6
GPIO5_IO05	include/reg_def.h	/^	GPIO5_IO05,$/;"	e	enum:__anon6
GPIO5_IO06	include/reg_def.h	/^	GPIO5_IO06,$/;"	e	enum:__anon6
GPIO5_IO07	include/reg_def.h	/^	GPIO5_IO07,$/;"	e	enum:__anon6
GPIO5_IO08	include/reg_def.h	/^	GPIO5_IO08,$/;"	e	enum:__anon6
GPIO5_IO09	include/reg_def.h	/^	GPIO5_IO09,$/;"	e	enum:__anon6
GPIO5_IO10	include/reg_def.h	/^	GPIO5_IO10,$/;"	e	enum:__anon6
GPIO5_IO11	include/reg_def.h	/^	GPIO5_IO11,$/;"	e	enum:__anon6
GPIO5_IO12	include/reg_def.h	/^	GPIO5_IO12,$/;"	e	enum:__anon6
GPIO5_IO13	include/reg_def.h	/^	GPIO5_IO13,$/;"	e	enum:__anon6
GPIO5_IO14	include/reg_def.h	/^	GPIO5_IO14,$/;"	e	enum:__anon6
GPIO5_IO15	include/reg_def.h	/^	GPIO5_IO15,$/;"	e	enum:__anon6
GPIO5_IO16	include/reg_def.h	/^	GPIO5_IO16,$/;"	e	enum:__anon6
GPIO5_IO17	include/reg_def.h	/^	GPIO5_IO17,$/;"	e	enum:__anon6
GPIO5_IO18	include/reg_def.h	/^	GPIO5_IO18,$/;"	e	enum:__anon6
GPIO5_IO19	include/reg_def.h	/^	GPIO5_IO19,$/;"	e	enum:__anon6
GPIO5_IO20	include/reg_def.h	/^	GPIO5_IO20,$/;"	e	enum:__anon6
GPIO5_IO21	include/reg_def.h	/^	GPIO5_IO21,$/;"	e	enum:__anon6
GPIO5_IO22	include/reg_def.h	/^	GPIO5_IO22,$/;"	e	enum:__anon6
GPIO5_IO23	include/reg_def.h	/^	GPIO5_IO23,$/;"	e	enum:__anon6
GPIO5_IO24	include/reg_def.h	/^	GPIO5_IO24,$/;"	e	enum:__anon6
GPIO5_IO25	include/reg_def.h	/^	GPIO5_IO25,$/;"	e	enum:__anon6
GPIO5_IO26	include/reg_def.h	/^	GPIO5_IO26,$/;"	e	enum:__anon6
GPIO5_IO27	include/reg_def.h	/^	GPIO5_IO27,$/;"	e	enum:__anon6
GPIO5_IO28	include/reg_def.h	/^	GPIO5_IO28,$/;"	e	enum:__anon6
GPIO5_IO29	include/reg_def.h	/^	GPIO5_IO29,$/;"	e	enum:__anon6
GPIO5_IO30	include/reg_def.h	/^	GPIO5_IO30,$/;"	e	enum:__anon6
GPIO5_IO31	include/reg_def.h	/^	GPIO5_IO31$/;"	e	enum:__anon6
GPIO6_BASE_ADDR	include/soc_memory_map.h	146;"	d
GPIO7_BASE_ADDR	include/soc_memory_map.h	147;"	d
GPIO_DRIVER_NAME	include/driver_defs.h	26;"	d
GPIO_MAJOR_NUMBER	include/driver_defs.h	27;"	d
GPMI_BASE_ADDR	include/soc_memory_map.h	53;"	d
GPR_BASE_ADDR	include/soc_memory_map.h	215;"	d
GPT_BASE_ADDR	include/soc_memory_map.h	140;"	d
GPU2D_CLK_SEL	include/regsccm.h	/^        unsigned GPU2D_CLK_SEL : 2; \/\/!< [17:16] Selector for open vg clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
GPU2D_CORE_PODF	include/regsccm.h	/^        unsigned GPU2D_CORE_PODF : 3; \/\/!< [31:29] Divider for gpu2d_core clock.$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
GPU2D_CORE_SEL	include/regsccm.h	/^        unsigned GPU2D_CORE_SEL : 2; \/\/!< [9:8] Selector for gpu2d_core clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
GPU3D_CORE_CLK_SEL	include/regsccm.h	/^        unsigned GPU3D_CORE_CLK_SEL : 2; \/\/!< [5:4] Selector for gpu3d_core clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
GPU3D_CORE_PODF	include/regsccm.h	/^        unsigned GPU3D_CORE_PODF : 3; \/\/!< [28:26] Divider for gpu3d_core_podf.$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
GPU_2D_BASE_ADDR	include/soc_memory_map.h	60;"	d
GPU_2D_END_ADDR	include/soc_memory_map.h	61;"	d
GPU_3D_BASE_ADDR	include/soc_memory_map.h	58;"	d
GPU_3D_END_ADDR	include/soc_memory_map.h	59;"	d
GPU_MEM_BASE_ADDR	include/soc_memory_map.h	64;"	d
GPV0_BASE_ADDR	include/soc_memory_map.h	66;"	d
GPV1_BASE_ADDR	include/soc_memory_map.h	67;"	d
GPV2_BASE_ADDR	include/soc_memory_map.h	68;"	d
GPV3_BASE_ADDR	include/soc_memory_map.h	69;"	d
GPV4_BASE_ADDR	include/soc_memory_map.h	70;"	d
HDMI_BASE_ADDR	include/soc_memory_map.h	56;"	d
HDMI_END_ADDR	include/soc_memory_map.h	57;"	d
HE	include/regssdmaarm.h	/^        unsigned HE : 32; \/\/!< [31:0] This 32-bit register gives access to the ARM platform Enable bits.$/;"	m	struct:_hw_sdmaarm_stop_stat::_hw_sdmaarm_stop_stat_bitfields
HI	include/regssdmaarm.h	/^        unsigned HI : 32; \/\/!< [31:0] The ARM platform Interrupts register contains the 32 HI[i] bits.$/;"	m	struct:_hw_sdmaarm_intr::_hw_sdmaarm_intr_bitfields
HIGH	include/reg_def.h	28;"	d
HIMASK	include/regssdmaarm.h	/^        unsigned HIMASK : 32; \/\/!< [31:0] The Interrupt Mask Register contains 32 interrupt generation mask bits.$/;"	m	struct:_hw_sdmaarm_intrmask::_hw_sdmaarm_intrmask_bitfields
HO	include/regssdmaarm.h	/^        unsigned HO : 32; \/\/!< [31:0] The Channel ARM platform Override register contains the 32 HO[i] bits.$/;"	m	struct:_hw_sdmaarm_hostovr::_hw_sdmaarm_hostovr_bitfields
HOSTOVR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_hostovr_t HOSTOVR; \/\/!< Channel ARM platform Override$/;"	m	struct:_hw_sdmaarm
HSI_BASE_ADDR	include/soc_memory_map.h	78;"	d
HSI_END_ADDR	include/soc_memory_map.h	79;"	d
HSI_TX_CLK_SEL	include/regsccm.h	/^        unsigned HSI_TX_CLK_SEL : 1; \/\/!< [28] Selector for hsi_tx clock multiplexer$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
HSI_TX_PODF	include/regsccm.h	/^        unsigned HSI_TX_PODF : 3; \/\/!< [31:29] Divider for hsi_tx clock podf.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
HSTART	include/regssdmaarm.h	/^    volatile hw_sdmaarm_hstart_t HSTART; \/\/!< Channel Start$/;"	m	struct:_hw_sdmaarm
HSTART_HE	include/regssdmaarm.h	/^        unsigned HSTART_HE : 32; \/\/!< [31:0] The HSTART_HE registers are 32 bits wide with one bit for every channel.$/;"	m	struct:_hw_sdmaarm_hstart::_hw_sdmaarm_hstart_bitfields
HW_CCM	include/regsccm.h	8591;"	d
HW_CCM_CACRR	include/regsccm.h	757;"	d
HW_CCM_CACRR_ADDR	include/regsccm.h	754;"	d
HW_CCM_CACRR_CLR	include/regsccm.h	761;"	d
HW_CCM_CACRR_RD	include/regsccm.h	758;"	d
HW_CCM_CACRR_SET	include/regsccm.h	760;"	d
HW_CCM_CACRR_TOG	include/regsccm.h	762;"	d
HW_CCM_CACRR_WR	include/regsccm.h	759;"	d
HW_CCM_CBCDR	include/regsccm.h	845;"	d
HW_CCM_CBCDR_ADDR	include/regsccm.h	842;"	d
HW_CCM_CBCDR_CLR	include/regsccm.h	849;"	d
HW_CCM_CBCDR_RD	include/regsccm.h	846;"	d
HW_CCM_CBCDR_SET	include/regsccm.h	848;"	d
HW_CCM_CBCDR_TOG	include/regsccm.h	850;"	d
HW_CCM_CBCDR_WR	include/regsccm.h	847;"	d
HW_CCM_CBCMR	include/regsccm.h	1216;"	d
HW_CCM_CBCMR_ADDR	include/regsccm.h	1213;"	d
HW_CCM_CBCMR_CLR	include/regsccm.h	1220;"	d
HW_CCM_CBCMR_RD	include/regsccm.h	1217;"	d
HW_CCM_CBCMR_SET	include/regsccm.h	1219;"	d
HW_CCM_CBCMR_TOG	include/regsccm.h	1221;"	d
HW_CCM_CBCMR_WR	include/regsccm.h	1218;"	d
HW_CCM_CCDR	include/regsccm.h	298;"	d
HW_CCM_CCDR_ADDR	include/regsccm.h	295;"	d
HW_CCM_CCDR_CLR	include/regsccm.h	302;"	d
HW_CCM_CCDR_RD	include/regsccm.h	299;"	d
HW_CCM_CCDR_SET	include/regsccm.h	301;"	d
HW_CCM_CCDR_TOG	include/regsccm.h	303;"	d
HW_CCM_CCDR_WR	include/regsccm.h	300;"	d
HW_CCM_CCGR0	include/regsccm.h	5620;"	d
HW_CCM_CCGR0_ADDR	include/regsccm.h	5617;"	d
HW_CCM_CCGR0_CLR	include/regsccm.h	5624;"	d
HW_CCM_CCGR0_RD	include/regsccm.h	5621;"	d
HW_CCM_CCGR0_SET	include/regsccm.h	5623;"	d
HW_CCM_CCGR0_TOG	include/regsccm.h	5625;"	d
HW_CCM_CCGR0_WR	include/regsccm.h	5622;"	d
HW_CCM_CCGR1	include/regsccm.h	6000;"	d
HW_CCM_CCGR1_ADDR	include/regsccm.h	5997;"	d
HW_CCM_CCGR1_CLR	include/regsccm.h	6004;"	d
HW_CCM_CCGR1_RD	include/regsccm.h	6001;"	d
HW_CCM_CCGR1_SET	include/regsccm.h	6003;"	d
HW_CCM_CCGR1_TOG	include/regsccm.h	6005;"	d
HW_CCM_CCGR1_WR	include/regsccm.h	6002;"	d
HW_CCM_CCGR2	include/regsccm.h	6381;"	d
HW_CCM_CCGR2_ADDR	include/regsccm.h	6378;"	d
HW_CCM_CCGR2_CLR	include/regsccm.h	6385;"	d
HW_CCM_CCGR2_RD	include/regsccm.h	6382;"	d
HW_CCM_CCGR2_SET	include/regsccm.h	6384;"	d
HW_CCM_CCGR2_TOG	include/regsccm.h	6386;"	d
HW_CCM_CCGR2_WR	include/regsccm.h	6383;"	d
HW_CCM_CCGR3	include/regsccm.h	6761;"	d
HW_CCM_CCGR3_ADDR	include/regsccm.h	6758;"	d
HW_CCM_CCGR3_CLR	include/regsccm.h	6765;"	d
HW_CCM_CCGR3_RD	include/regsccm.h	6762;"	d
HW_CCM_CCGR3_SET	include/regsccm.h	6764;"	d
HW_CCM_CCGR3_TOG	include/regsccm.h	6766;"	d
HW_CCM_CCGR3_WR	include/regsccm.h	6763;"	d
HW_CCM_CCGR4	include/regsccm.h	7143;"	d
HW_CCM_CCGR4_ADDR	include/regsccm.h	7140;"	d
HW_CCM_CCGR4_CLR	include/regsccm.h	7147;"	d
HW_CCM_CCGR4_RD	include/regsccm.h	7144;"	d
HW_CCM_CCGR4_SET	include/regsccm.h	7146;"	d
HW_CCM_CCGR4_TOG	include/regsccm.h	7148;"	d
HW_CCM_CCGR4_WR	include/regsccm.h	7145;"	d
HW_CCM_CCGR5	include/regsccm.h	7523;"	d
HW_CCM_CCGR5_ADDR	include/regsccm.h	7520;"	d
HW_CCM_CCGR5_CLR	include/regsccm.h	7527;"	d
HW_CCM_CCGR5_RD	include/regsccm.h	7524;"	d
HW_CCM_CCGR5_SET	include/regsccm.h	7526;"	d
HW_CCM_CCGR5_TOG	include/regsccm.h	7528;"	d
HW_CCM_CCGR5_WR	include/regsccm.h	7525;"	d
HW_CCM_CCGR6	include/regsccm.h	7903;"	d
HW_CCM_CCGR6_ADDR	include/regsccm.h	7900;"	d
HW_CCM_CCGR6_CLR	include/regsccm.h	7907;"	d
HW_CCM_CCGR6_RD	include/regsccm.h	7904;"	d
HW_CCM_CCGR6_SET	include/regsccm.h	7906;"	d
HW_CCM_CCGR6_TOG	include/regsccm.h	7908;"	d
HW_CCM_CCGR6_WR	include/regsccm.h	7905;"	d
HW_CCM_CCOSR	include/regsccm.h	5186;"	d
HW_CCM_CCOSR_ADDR	include/regsccm.h	5183;"	d
HW_CCM_CCOSR_CLR	include/regsccm.h	5190;"	d
HW_CCM_CCOSR_RD	include/regsccm.h	5187;"	d
HW_CCM_CCOSR_SET	include/regsccm.h	5189;"	d
HW_CCM_CCOSR_TOG	include/regsccm.h	5191;"	d
HW_CCM_CCOSR_WR	include/regsccm.h	5188;"	d
HW_CCM_CCR	include/regsccm.h	114;"	d
HW_CCM_CCR_ADDR	include/regsccm.h	111;"	d
HW_CCM_CCR_CLR	include/regsccm.h	118;"	d
HW_CCM_CCR_RD	include/regsccm.h	115;"	d
HW_CCM_CCR_SET	include/regsccm.h	117;"	d
HW_CCM_CCR_TOG	include/regsccm.h	119;"	d
HW_CCM_CCR_WR	include/regsccm.h	116;"	d
HW_CCM_CCSR	include/regsccm.h	478;"	d
HW_CCM_CCSR_ADDR	include/regsccm.h	475;"	d
HW_CCM_CCSR_CLR	include/regsccm.h	482;"	d
HW_CCM_CCSR_RD	include/regsccm.h	479;"	d
HW_CCM_CCSR_SET	include/regsccm.h	481;"	d
HW_CCM_CCSR_TOG	include/regsccm.h	483;"	d
HW_CCM_CCSR_WR	include/regsccm.h	480;"	d
HW_CCM_CDCDR	include/regsccm.h	2822;"	d
HW_CCM_CDCDR_ADDR	include/regsccm.h	2819;"	d
HW_CCM_CDCDR_CLR	include/regsccm.h	2826;"	d
HW_CCM_CDCDR_RD	include/regsccm.h	2823;"	d
HW_CCM_CDCDR_SET	include/regsccm.h	2825;"	d
HW_CCM_CDCDR_TOG	include/regsccm.h	2827;"	d
HW_CCM_CDCDR_WR	include/regsccm.h	2824;"	d
HW_CCM_CDHIPR	include/regsccm.h	3759;"	d
HW_CCM_CDHIPR_ADDR	include/regsccm.h	3756;"	d
HW_CCM_CDHIPR_RD	include/regsccm.h	3760;"	d
HW_CCM_CGPR	include/regsccm.h	5457;"	d
HW_CCM_CGPR_ADDR	include/regsccm.h	5454;"	d
HW_CCM_CGPR_CLR	include/regsccm.h	5461;"	d
HW_CCM_CGPR_RD	include/regsccm.h	5458;"	d
HW_CCM_CGPR_SET	include/regsccm.h	5460;"	d
HW_CCM_CGPR_TOG	include/regsccm.h	5462;"	d
HW_CCM_CGPR_WR	include/regsccm.h	5459;"	d
HW_CCM_CHSCCDR	include/regsccm.h	3076;"	d
HW_CCM_CHSCCDR_ADDR	include/regsccm.h	3073;"	d
HW_CCM_CHSCCDR_CLR	include/regsccm.h	3080;"	d
HW_CCM_CHSCCDR_RD	include/regsccm.h	3077;"	d
HW_CCM_CHSCCDR_SET	include/regsccm.h	3079;"	d
HW_CCM_CHSCCDR_TOG	include/regsccm.h	3081;"	d
HW_CCM_CHSCCDR_WR	include/regsccm.h	3078;"	d
HW_CCM_CIMR	include/regsccm.h	4902;"	d
HW_CCM_CIMR_ADDR	include/regsccm.h	4899;"	d
HW_CCM_CIMR_CLR	include/regsccm.h	4906;"	d
HW_CCM_CIMR_RD	include/regsccm.h	4903;"	d
HW_CCM_CIMR_SET	include/regsccm.h	4905;"	d
HW_CCM_CIMR_TOG	include/regsccm.h	4907;"	d
HW_CCM_CIMR_WR	include/regsccm.h	4904;"	d
HW_CCM_CISR	include/regsccm.h	4613;"	d
HW_CCM_CISR_ADDR	include/regsccm.h	4610;"	d
HW_CCM_CISR_CLR	include/regsccm.h	4617;"	d
HW_CCM_CISR_RD	include/regsccm.h	4614;"	d
HW_CCM_CISR_SET	include/regsccm.h	4616;"	d
HW_CCM_CISR_TOG	include/regsccm.h	4618;"	d
HW_CCM_CISR_WR	include/regsccm.h	4615;"	d
HW_CCM_CLPCR	include/regsccm.h	4151;"	d
HW_CCM_CLPCR_ADDR	include/regsccm.h	4148;"	d
HW_CCM_CLPCR_CLR	include/regsccm.h	4155;"	d
HW_CCM_CLPCR_RD	include/regsccm.h	4152;"	d
HW_CCM_CLPCR_SET	include/regsccm.h	4154;"	d
HW_CCM_CLPCR_TOG	include/regsccm.h	4156;"	d
HW_CCM_CLPCR_WR	include/regsccm.h	4153;"	d
HW_CCM_CMEOR	include/regsccm.h	8282;"	d
HW_CCM_CMEOR_ADDR	include/regsccm.h	8279;"	d
HW_CCM_CMEOR_CLR	include/regsccm.h	8286;"	d
HW_CCM_CMEOR_RD	include/regsccm.h	8283;"	d
HW_CCM_CMEOR_SET	include/regsccm.h	8285;"	d
HW_CCM_CMEOR_TOG	include/regsccm.h	8287;"	d
HW_CCM_CMEOR_WR	include/regsccm.h	8284;"	d
HW_CCM_CS1CDR	include/regsccm.h	2356;"	d
HW_CCM_CS1CDR_ADDR	include/regsccm.h	2353;"	d
HW_CCM_CS1CDR_CLR	include/regsccm.h	2360;"	d
HW_CCM_CS1CDR_RD	include/regsccm.h	2357;"	d
HW_CCM_CS1CDR_SET	include/regsccm.h	2359;"	d
HW_CCM_CS1CDR_TOG	include/regsccm.h	2361;"	d
HW_CCM_CS1CDR_WR	include/regsccm.h	2358;"	d
HW_CCM_CS2CDR	include/regsccm.h	2578;"	d
HW_CCM_CS2CDR_ADDR	include/regsccm.h	2575;"	d
HW_CCM_CS2CDR_CLR	include/regsccm.h	2582;"	d
HW_CCM_CS2CDR_RD	include/regsccm.h	2579;"	d
HW_CCM_CS2CDR_SET	include/regsccm.h	2581;"	d
HW_CCM_CS2CDR_TOG	include/regsccm.h	2583;"	d
HW_CCM_CS2CDR_WR	include/regsccm.h	2580;"	d
HW_CCM_CSCDR1	include/regsccm.h	2131;"	d
HW_CCM_CSCDR1_ADDR	include/regsccm.h	2128;"	d
HW_CCM_CSCDR1_CLR	include/regsccm.h	2135;"	d
HW_CCM_CSCDR1_RD	include/regsccm.h	2132;"	d
HW_CCM_CSCDR1_SET	include/regsccm.h	2134;"	d
HW_CCM_CSCDR1_TOG	include/regsccm.h	2136;"	d
HW_CCM_CSCDR1_WR	include/regsccm.h	2133;"	d
HW_CCM_CSCDR2	include/regsccm.h	3302;"	d
HW_CCM_CSCDR2_ADDR	include/regsccm.h	3299;"	d
HW_CCM_CSCDR2_CLR	include/regsccm.h	3306;"	d
HW_CCM_CSCDR2_RD	include/regsccm.h	3303;"	d
HW_CCM_CSCDR2_SET	include/regsccm.h	3305;"	d
HW_CCM_CSCDR2_TOG	include/regsccm.h	3307;"	d
HW_CCM_CSCDR2_WR	include/regsccm.h	3304;"	d
HW_CCM_CSCDR3	include/regsccm.h	3551;"	d
HW_CCM_CSCDR3_ADDR	include/regsccm.h	3548;"	d
HW_CCM_CSCDR3_CLR	include/regsccm.h	3555;"	d
HW_CCM_CSCDR3_RD	include/regsccm.h	3552;"	d
HW_CCM_CSCDR3_SET	include/regsccm.h	3554;"	d
HW_CCM_CSCDR3_TOG	include/regsccm.h	3556;"	d
HW_CCM_CSCDR3_WR	include/regsccm.h	3553;"	d
HW_CCM_CSCMR1	include/regsccm.h	1621;"	d
HW_CCM_CSCMR1_ADDR	include/regsccm.h	1618;"	d
HW_CCM_CSCMR1_CLR	include/regsccm.h	1625;"	d
HW_CCM_CSCMR1_RD	include/regsccm.h	1622;"	d
HW_CCM_CSCMR1_SET	include/regsccm.h	1624;"	d
HW_CCM_CSCMR1_TOG	include/regsccm.h	1626;"	d
HW_CCM_CSCMR1_WR	include/regsccm.h	1623;"	d
HW_CCM_CSCMR2	include/regsccm.h	1978;"	d
HW_CCM_CSCMR2_ADDR	include/regsccm.h	1975;"	d
HW_CCM_CSCMR2_CLR	include/regsccm.h	1982;"	d
HW_CCM_CSCMR2_RD	include/regsccm.h	1979;"	d
HW_CCM_CSCMR2_SET	include/regsccm.h	1981;"	d
HW_CCM_CSCMR2_TOG	include/regsccm.h	1983;"	d
HW_CCM_CSCMR2_WR	include/regsccm.h	1980;"	d
HW_CCM_CSR	include/regsccm.h	394;"	d
HW_CCM_CSR_ADDR	include/regsccm.h	391;"	d
HW_CCM_CSR_RD	include/regsccm.h	395;"	d
HW_CCM_CTOR	include/regsccm.h	3930;"	d
HW_CCM_CTOR_ADDR	include/regsccm.h	3927;"	d
HW_CCM_CTOR_CLR	include/regsccm.h	3934;"	d
HW_CCM_CTOR_RD	include/regsccm.h	3931;"	d
HW_CCM_CTOR_SET	include/regsccm.h	3933;"	d
HW_CCM_CTOR_TOG	include/regsccm.h	3935;"	d
HW_CCM_CTOR_WR	include/regsccm.h	3932;"	d
HW_CCM_CWDR	include/regsccm.h	3707;"	d
HW_CCM_CWDR_ADDR	include/regsccm.h	3704;"	d
HW_CCM_CWDR_CLR	include/regsccm.h	3711;"	d
HW_CCM_CWDR_RD	include/regsccm.h	3708;"	d
HW_CCM_CWDR_SET	include/regsccm.h	3710;"	d
HW_CCM_CWDR_TOG	include/regsccm.h	3712;"	d
HW_CCM_CWDR_WR	include/regsccm.h	3709;"	d
HW_CCM_INSTANCE_COUNT	include/regsccm.h	71;"	d
HW_EIM	include/regseim.h	11221;"	d
HW_EIM_CS0GCR1	include/regseim.h	131;"	d
HW_EIM_CS0GCR1_ADDR	include/regseim.h	128;"	d
HW_EIM_CS0GCR1_CLR	include/regseim.h	135;"	d
HW_EIM_CS0GCR1_RD	include/regseim.h	132;"	d
HW_EIM_CS0GCR1_SET	include/regseim.h	134;"	d
HW_EIM_CS0GCR1_TOG	include/regseim.h	136;"	d
HW_EIM_CS0GCR1_WR	include/regseim.h	133;"	d
HW_EIM_CS0GCR2	include/regseim.h	720;"	d
HW_EIM_CS0GCR2_ADDR	include/regseim.h	717;"	d
HW_EIM_CS0GCR2_CLR	include/regseim.h	724;"	d
HW_EIM_CS0GCR2_RD	include/regseim.h	721;"	d
HW_EIM_CS0GCR2_SET	include/regseim.h	723;"	d
HW_EIM_CS0GCR2_TOG	include/regseim.h	725;"	d
HW_EIM_CS0GCR2_WR	include/regseim.h	722;"	d
HW_EIM_CS0RCR1	include/regseim.h	911;"	d
HW_EIM_CS0RCR1_ADDR	include/regseim.h	908;"	d
HW_EIM_CS0RCR1_CLR	include/regseim.h	915;"	d
HW_EIM_CS0RCR1_RD	include/regseim.h	912;"	d
HW_EIM_CS0RCR1_SET	include/regseim.h	914;"	d
HW_EIM_CS0RCR1_TOG	include/regseim.h	916;"	d
HW_EIM_CS0RCR1_WR	include/regseim.h	913;"	d
HW_EIM_CS0RCR2	include/regseim.h	1190;"	d
HW_EIM_CS0RCR2_ADDR	include/regseim.h	1187;"	d
HW_EIM_CS0RCR2_CLR	include/regseim.h	1194;"	d
HW_EIM_CS0RCR2_RD	include/regseim.h	1191;"	d
HW_EIM_CS0RCR2_SET	include/regseim.h	1193;"	d
HW_EIM_CS0RCR2_TOG	include/regseim.h	1195;"	d
HW_EIM_CS0RCR2_WR	include/regseim.h	1192;"	d
HW_EIM_CS0WCR1	include/regseim.h	1405;"	d
HW_EIM_CS0WCR1_ADDR	include/regseim.h	1402;"	d
HW_EIM_CS0WCR1_CLR	include/regseim.h	1409;"	d
HW_EIM_CS0WCR1_RD	include/regseim.h	1406;"	d
HW_EIM_CS0WCR1_SET	include/regseim.h	1408;"	d
HW_EIM_CS0WCR1_TOG	include/regseim.h	1410;"	d
HW_EIM_CS0WCR1_WR	include/regseim.h	1407;"	d
HW_EIM_CS0WCR2	include/regseim.h	1753;"	d
HW_EIM_CS0WCR2_ADDR	include/regseim.h	1750;"	d
HW_EIM_CS0WCR2_CLR	include/regseim.h	1757;"	d
HW_EIM_CS0WCR2_RD	include/regseim.h	1754;"	d
HW_EIM_CS0WCR2_SET	include/regseim.h	1756;"	d
HW_EIM_CS0WCR2_TOG	include/regseim.h	1758;"	d
HW_EIM_CS0WCR2_WR	include/regseim.h	1755;"	d
HW_EIM_CS1GCR1	include/regseim.h	1833;"	d
HW_EIM_CS1GCR1_ADDR	include/regseim.h	1830;"	d
HW_EIM_CS1GCR1_CLR	include/regseim.h	1837;"	d
HW_EIM_CS1GCR1_RD	include/regseim.h	1834;"	d
HW_EIM_CS1GCR1_SET	include/regseim.h	1836;"	d
HW_EIM_CS1GCR1_TOG	include/regseim.h	1838;"	d
HW_EIM_CS1GCR1_WR	include/regseim.h	1835;"	d
HW_EIM_CS1GCR2	include/regseim.h	2422;"	d
HW_EIM_CS1GCR2_ADDR	include/regseim.h	2419;"	d
HW_EIM_CS1GCR2_CLR	include/regseim.h	2426;"	d
HW_EIM_CS1GCR2_RD	include/regseim.h	2423;"	d
HW_EIM_CS1GCR2_SET	include/regseim.h	2425;"	d
HW_EIM_CS1GCR2_TOG	include/regseim.h	2427;"	d
HW_EIM_CS1GCR2_WR	include/regseim.h	2424;"	d
HW_EIM_CS1RCR1	include/regseim.h	2613;"	d
HW_EIM_CS1RCR1_ADDR	include/regseim.h	2610;"	d
HW_EIM_CS1RCR1_CLR	include/regseim.h	2617;"	d
HW_EIM_CS1RCR1_RD	include/regseim.h	2614;"	d
HW_EIM_CS1RCR1_SET	include/regseim.h	2616;"	d
HW_EIM_CS1RCR1_TOG	include/regseim.h	2618;"	d
HW_EIM_CS1RCR1_WR	include/regseim.h	2615;"	d
HW_EIM_CS1RCR2	include/regseim.h	2892;"	d
HW_EIM_CS1RCR2_ADDR	include/regseim.h	2889;"	d
HW_EIM_CS1RCR2_CLR	include/regseim.h	2896;"	d
HW_EIM_CS1RCR2_RD	include/regseim.h	2893;"	d
HW_EIM_CS1RCR2_SET	include/regseim.h	2895;"	d
HW_EIM_CS1RCR2_TOG	include/regseim.h	2897;"	d
HW_EIM_CS1RCR2_WR	include/regseim.h	2894;"	d
HW_EIM_CS1WCR1	include/regseim.h	3107;"	d
HW_EIM_CS1WCR1_ADDR	include/regseim.h	3104;"	d
HW_EIM_CS1WCR1_CLR	include/regseim.h	3111;"	d
HW_EIM_CS1WCR1_RD	include/regseim.h	3108;"	d
HW_EIM_CS1WCR1_SET	include/regseim.h	3110;"	d
HW_EIM_CS1WCR1_TOG	include/regseim.h	3112;"	d
HW_EIM_CS1WCR1_WR	include/regseim.h	3109;"	d
HW_EIM_CS1WCR2	include/regseim.h	3455;"	d
HW_EIM_CS1WCR2_ADDR	include/regseim.h	3452;"	d
HW_EIM_CS1WCR2_CLR	include/regseim.h	3459;"	d
HW_EIM_CS1WCR2_RD	include/regseim.h	3456;"	d
HW_EIM_CS1WCR2_SET	include/regseim.h	3458;"	d
HW_EIM_CS1WCR2_TOG	include/regseim.h	3460;"	d
HW_EIM_CS1WCR2_WR	include/regseim.h	3457;"	d
HW_EIM_CS2GCR1	include/regseim.h	3535;"	d
HW_EIM_CS2GCR1_ADDR	include/regseim.h	3532;"	d
HW_EIM_CS2GCR1_CLR	include/regseim.h	3539;"	d
HW_EIM_CS2GCR1_RD	include/regseim.h	3536;"	d
HW_EIM_CS2GCR1_SET	include/regseim.h	3538;"	d
HW_EIM_CS2GCR1_TOG	include/regseim.h	3540;"	d
HW_EIM_CS2GCR1_WR	include/regseim.h	3537;"	d
HW_EIM_CS2GCR2	include/regseim.h	4124;"	d
HW_EIM_CS2GCR2_ADDR	include/regseim.h	4121;"	d
HW_EIM_CS2GCR2_CLR	include/regseim.h	4128;"	d
HW_EIM_CS2GCR2_RD	include/regseim.h	4125;"	d
HW_EIM_CS2GCR2_SET	include/regseim.h	4127;"	d
HW_EIM_CS2GCR2_TOG	include/regseim.h	4129;"	d
HW_EIM_CS2GCR2_WR	include/regseim.h	4126;"	d
HW_EIM_CS2RCR1	include/regseim.h	4315;"	d
HW_EIM_CS2RCR1_ADDR	include/regseim.h	4312;"	d
HW_EIM_CS2RCR1_CLR	include/regseim.h	4319;"	d
HW_EIM_CS2RCR1_RD	include/regseim.h	4316;"	d
HW_EIM_CS2RCR1_SET	include/regseim.h	4318;"	d
HW_EIM_CS2RCR1_TOG	include/regseim.h	4320;"	d
HW_EIM_CS2RCR1_WR	include/regseim.h	4317;"	d
HW_EIM_CS2RCR2	include/regseim.h	4594;"	d
HW_EIM_CS2RCR2_ADDR	include/regseim.h	4591;"	d
HW_EIM_CS2RCR2_CLR	include/regseim.h	4598;"	d
HW_EIM_CS2RCR2_RD	include/regseim.h	4595;"	d
HW_EIM_CS2RCR2_SET	include/regseim.h	4597;"	d
HW_EIM_CS2RCR2_TOG	include/regseim.h	4599;"	d
HW_EIM_CS2RCR2_WR	include/regseim.h	4596;"	d
HW_EIM_CS2WCR1	include/regseim.h	4809;"	d
HW_EIM_CS2WCR1_ADDR	include/regseim.h	4806;"	d
HW_EIM_CS2WCR1_CLR	include/regseim.h	4813;"	d
HW_EIM_CS2WCR1_RD	include/regseim.h	4810;"	d
HW_EIM_CS2WCR1_SET	include/regseim.h	4812;"	d
HW_EIM_CS2WCR1_TOG	include/regseim.h	4814;"	d
HW_EIM_CS2WCR1_WR	include/regseim.h	4811;"	d
HW_EIM_CS2WCR2	include/regseim.h	5157;"	d
HW_EIM_CS2WCR2_ADDR	include/regseim.h	5154;"	d
HW_EIM_CS2WCR2_CLR	include/regseim.h	5161;"	d
HW_EIM_CS2WCR2_RD	include/regseim.h	5158;"	d
HW_EIM_CS2WCR2_SET	include/regseim.h	5160;"	d
HW_EIM_CS2WCR2_TOG	include/regseim.h	5162;"	d
HW_EIM_CS2WCR2_WR	include/regseim.h	5159;"	d
HW_EIM_CS3GCR1	include/regseim.h	5237;"	d
HW_EIM_CS3GCR1_ADDR	include/regseim.h	5234;"	d
HW_EIM_CS3GCR1_CLR	include/regseim.h	5241;"	d
HW_EIM_CS3GCR1_RD	include/regseim.h	5238;"	d
HW_EIM_CS3GCR1_SET	include/regseim.h	5240;"	d
HW_EIM_CS3GCR1_TOG	include/regseim.h	5242;"	d
HW_EIM_CS3GCR1_WR	include/regseim.h	5239;"	d
HW_EIM_CS3GCR2	include/regseim.h	5826;"	d
HW_EIM_CS3GCR2_ADDR	include/regseim.h	5823;"	d
HW_EIM_CS3GCR2_CLR	include/regseim.h	5830;"	d
HW_EIM_CS3GCR2_RD	include/regseim.h	5827;"	d
HW_EIM_CS3GCR2_SET	include/regseim.h	5829;"	d
HW_EIM_CS3GCR2_TOG	include/regseim.h	5831;"	d
HW_EIM_CS3GCR2_WR	include/regseim.h	5828;"	d
HW_EIM_CS3RCR1	include/regseim.h	6017;"	d
HW_EIM_CS3RCR1_ADDR	include/regseim.h	6014;"	d
HW_EIM_CS3RCR1_CLR	include/regseim.h	6021;"	d
HW_EIM_CS3RCR1_RD	include/regseim.h	6018;"	d
HW_EIM_CS3RCR1_SET	include/regseim.h	6020;"	d
HW_EIM_CS3RCR1_TOG	include/regseim.h	6022;"	d
HW_EIM_CS3RCR1_WR	include/regseim.h	6019;"	d
HW_EIM_CS3RCR2	include/regseim.h	6296;"	d
HW_EIM_CS3RCR2_ADDR	include/regseim.h	6293;"	d
HW_EIM_CS3RCR2_CLR	include/regseim.h	6300;"	d
HW_EIM_CS3RCR2_RD	include/regseim.h	6297;"	d
HW_EIM_CS3RCR2_SET	include/regseim.h	6299;"	d
HW_EIM_CS3RCR2_TOG	include/regseim.h	6301;"	d
HW_EIM_CS3RCR2_WR	include/regseim.h	6298;"	d
HW_EIM_CS3WCR1	include/regseim.h	6511;"	d
HW_EIM_CS3WCR1_ADDR	include/regseim.h	6508;"	d
HW_EIM_CS3WCR1_CLR	include/regseim.h	6515;"	d
HW_EIM_CS3WCR1_RD	include/regseim.h	6512;"	d
HW_EIM_CS3WCR1_SET	include/regseim.h	6514;"	d
HW_EIM_CS3WCR1_TOG	include/regseim.h	6516;"	d
HW_EIM_CS3WCR1_WR	include/regseim.h	6513;"	d
HW_EIM_CS3WCR2	include/regseim.h	6859;"	d
HW_EIM_CS3WCR2_ADDR	include/regseim.h	6856;"	d
HW_EIM_CS3WCR2_CLR	include/regseim.h	6863;"	d
HW_EIM_CS3WCR2_RD	include/regseim.h	6860;"	d
HW_EIM_CS3WCR2_SET	include/regseim.h	6862;"	d
HW_EIM_CS3WCR2_TOG	include/regseim.h	6864;"	d
HW_EIM_CS3WCR2_WR	include/regseim.h	6861;"	d
HW_EIM_CS4GCR1	include/regseim.h	6939;"	d
HW_EIM_CS4GCR1_ADDR	include/regseim.h	6936;"	d
HW_EIM_CS4GCR1_CLR	include/regseim.h	6943;"	d
HW_EIM_CS4GCR1_RD	include/regseim.h	6940;"	d
HW_EIM_CS4GCR1_SET	include/regseim.h	6942;"	d
HW_EIM_CS4GCR1_TOG	include/regseim.h	6944;"	d
HW_EIM_CS4GCR1_WR	include/regseim.h	6941;"	d
HW_EIM_CS4GCR2	include/regseim.h	7528;"	d
HW_EIM_CS4GCR2_ADDR	include/regseim.h	7525;"	d
HW_EIM_CS4GCR2_CLR	include/regseim.h	7532;"	d
HW_EIM_CS4GCR2_RD	include/regseim.h	7529;"	d
HW_EIM_CS4GCR2_SET	include/regseim.h	7531;"	d
HW_EIM_CS4GCR2_TOG	include/regseim.h	7533;"	d
HW_EIM_CS4GCR2_WR	include/regseim.h	7530;"	d
HW_EIM_CS4RCR1	include/regseim.h	7719;"	d
HW_EIM_CS4RCR1_ADDR	include/regseim.h	7716;"	d
HW_EIM_CS4RCR1_CLR	include/regseim.h	7723;"	d
HW_EIM_CS4RCR1_RD	include/regseim.h	7720;"	d
HW_EIM_CS4RCR1_SET	include/regseim.h	7722;"	d
HW_EIM_CS4RCR1_TOG	include/regseim.h	7724;"	d
HW_EIM_CS4RCR1_WR	include/regseim.h	7721;"	d
HW_EIM_CS4RCR2	include/regseim.h	7998;"	d
HW_EIM_CS4RCR2_ADDR	include/regseim.h	7995;"	d
HW_EIM_CS4RCR2_CLR	include/regseim.h	8002;"	d
HW_EIM_CS4RCR2_RD	include/regseim.h	7999;"	d
HW_EIM_CS4RCR2_SET	include/regseim.h	8001;"	d
HW_EIM_CS4RCR2_TOG	include/regseim.h	8003;"	d
HW_EIM_CS4RCR2_WR	include/regseim.h	8000;"	d
HW_EIM_CS4WCR1	include/regseim.h	8213;"	d
HW_EIM_CS4WCR1_ADDR	include/regseim.h	8210;"	d
HW_EIM_CS4WCR1_CLR	include/regseim.h	8217;"	d
HW_EIM_CS4WCR1_RD	include/regseim.h	8214;"	d
HW_EIM_CS4WCR1_SET	include/regseim.h	8216;"	d
HW_EIM_CS4WCR1_TOG	include/regseim.h	8218;"	d
HW_EIM_CS4WCR1_WR	include/regseim.h	8215;"	d
HW_EIM_CS4WCR2	include/regseim.h	8561;"	d
HW_EIM_CS4WCR2_ADDR	include/regseim.h	8558;"	d
HW_EIM_CS4WCR2_CLR	include/regseim.h	8565;"	d
HW_EIM_CS4WCR2_RD	include/regseim.h	8562;"	d
HW_EIM_CS4WCR2_SET	include/regseim.h	8564;"	d
HW_EIM_CS4WCR2_TOG	include/regseim.h	8566;"	d
HW_EIM_CS4WCR2_WR	include/regseim.h	8563;"	d
HW_EIM_CS5GCR1	include/regseim.h	8641;"	d
HW_EIM_CS5GCR1_ADDR	include/regseim.h	8638;"	d
HW_EIM_CS5GCR1_CLR	include/regseim.h	8645;"	d
HW_EIM_CS5GCR1_RD	include/regseim.h	8642;"	d
HW_EIM_CS5GCR1_SET	include/regseim.h	8644;"	d
HW_EIM_CS5GCR1_TOG	include/regseim.h	8646;"	d
HW_EIM_CS5GCR1_WR	include/regseim.h	8643;"	d
HW_EIM_CS5GCR2	include/regseim.h	9230;"	d
HW_EIM_CS5GCR2_ADDR	include/regseim.h	9227;"	d
HW_EIM_CS5GCR2_CLR	include/regseim.h	9234;"	d
HW_EIM_CS5GCR2_RD	include/regseim.h	9231;"	d
HW_EIM_CS5GCR2_SET	include/regseim.h	9233;"	d
HW_EIM_CS5GCR2_TOG	include/regseim.h	9235;"	d
HW_EIM_CS5GCR2_WR	include/regseim.h	9232;"	d
HW_EIM_CS5RCR1	include/regseim.h	9421;"	d
HW_EIM_CS5RCR1_ADDR	include/regseim.h	9418;"	d
HW_EIM_CS5RCR1_CLR	include/regseim.h	9425;"	d
HW_EIM_CS5RCR1_RD	include/regseim.h	9422;"	d
HW_EIM_CS5RCR1_SET	include/regseim.h	9424;"	d
HW_EIM_CS5RCR1_TOG	include/regseim.h	9426;"	d
HW_EIM_CS5RCR1_WR	include/regseim.h	9423;"	d
HW_EIM_CS5RCR2	include/regseim.h	9700;"	d
HW_EIM_CS5RCR2_ADDR	include/regseim.h	9697;"	d
HW_EIM_CS5RCR2_CLR	include/regseim.h	9704;"	d
HW_EIM_CS5RCR2_RD	include/regseim.h	9701;"	d
HW_EIM_CS5RCR2_SET	include/regseim.h	9703;"	d
HW_EIM_CS5RCR2_TOG	include/regseim.h	9705;"	d
HW_EIM_CS5RCR2_WR	include/regseim.h	9702;"	d
HW_EIM_CS5WCR1	include/regseim.h	9915;"	d
HW_EIM_CS5WCR1_ADDR	include/regseim.h	9912;"	d
HW_EIM_CS5WCR1_CLR	include/regseim.h	9919;"	d
HW_EIM_CS5WCR1_RD	include/regseim.h	9916;"	d
HW_EIM_CS5WCR1_SET	include/regseim.h	9918;"	d
HW_EIM_CS5WCR1_TOG	include/regseim.h	9920;"	d
HW_EIM_CS5WCR1_WR	include/regseim.h	9917;"	d
HW_EIM_CS5WCR2	include/regseim.h	10263;"	d
HW_EIM_CS5WCR2_ADDR	include/regseim.h	10260;"	d
HW_EIM_CS5WCR2_CLR	include/regseim.h	10267;"	d
HW_EIM_CS5WCR2_RD	include/regseim.h	10264;"	d
HW_EIM_CS5WCR2_SET	include/regseim.h	10266;"	d
HW_EIM_CS5WCR2_TOG	include/regseim.h	10268;"	d
HW_EIM_CS5WCR2_WR	include/regseim.h	10265;"	d
HW_EIM_CS_REGS	fpga_drv/eim.h	67;"	d
HW_EIM_DCR	include/regseim.h	10589;"	d
HW_EIM_DCR_ADDR	include/regseim.h	10586;"	d
HW_EIM_DCR_CLR	include/regseim.h	10593;"	d
HW_EIM_DCR_RD	include/regseim.h	10590;"	d
HW_EIM_DCR_SET	include/regseim.h	10592;"	d
HW_EIM_DCR_TOG	include/regseim.h	10594;"	d
HW_EIM_DCR_WR	include/regseim.h	10591;"	d
HW_EIM_DSR	include/regseim.h	10870;"	d
HW_EIM_DSR_ADDR	include/regseim.h	10867;"	d
HW_EIM_DSR_RD	include/regseim.h	10871;"	d
HW_EIM_EAR	include/regseim.h	11130;"	d
HW_EIM_EAR_ADDR	include/regseim.h	11127;"	d
HW_EIM_EAR_CLR	include/regseim.h	11134;"	d
HW_EIM_EAR_RD	include/regseim.h	11131;"	d
HW_EIM_EAR_SET	include/regseim.h	11133;"	d
HW_EIM_EAR_TOG	include/regseim.h	11135;"	d
HW_EIM_EAR_WR	include/regseim.h	11132;"	d
HW_EIM_INSTANCE_COUNT	include/regseim.h	81;"	d
HW_EIM_WCR	include/regseim.h	10334;"	d
HW_EIM_WCR_ADDR	include/regseim.h	10331;"	d
HW_EIM_WCR_CLR	include/regseim.h	10338;"	d
HW_EIM_WCR_RD	include/regseim.h	10335;"	d
HW_EIM_WCR_SET	include/regseim.h	10337;"	d
HW_EIM_WCR_TOG	include/regseim.h	10339;"	d
HW_EIM_WCR_WR	include/regseim.h	10336;"	d
HW_EIM_WIAR	include/regseim.h	10963;"	d
HW_EIM_WIAR_ADDR	include/regseim.h	10960;"	d
HW_EIM_WIAR_CLR	include/regseim.h	10967;"	d
HW_EIM_WIAR_RD	include/regseim.h	10964;"	d
HW_EIM_WIAR_SET	include/regseim.h	10966;"	d
HW_EIM_WIAR_TOG	include/regseim.h	10968;"	d
HW_EIM_WIAR_WR	include/regseim.h	10965;"	d
HW_SDMAARM	include/regssdmaarm.h	2541;"	d
HW_SDMAARM_CHN0ADDR	include/regssdmaarm.h	1703;"	d
HW_SDMAARM_CHN0ADDR_ADDR	include/regssdmaarm.h	1700;"	d
HW_SDMAARM_CHN0ADDR_CLR	include/regssdmaarm.h	1707;"	d
HW_SDMAARM_CHN0ADDR_RD	include/regssdmaarm.h	1704;"	d
HW_SDMAARM_CHN0ADDR_SET	include/regssdmaarm.h	1706;"	d
HW_SDMAARM_CHN0ADDR_TOG	include/regssdmaarm.h	1708;"	d
HW_SDMAARM_CHN0ADDR_WR	include/regssdmaarm.h	1705;"	d
HW_SDMAARM_CHNENBLn	include/regssdmaarm.h	2455;"	d
HW_SDMAARM_CHNENBLn_ADDR	include/regssdmaarm.h	2452;"	d
HW_SDMAARM_CHNENBLn_CLR	include/regssdmaarm.h	2459;"	d
HW_SDMAARM_CHNENBLn_COUNT	include/regssdmaarm.h	2450;"	d
HW_SDMAARM_CHNENBLn_RD	include/regssdmaarm.h	2456;"	d
HW_SDMAARM_CHNENBLn_SET	include/regssdmaarm.h	2458;"	d
HW_SDMAARM_CHNENBLn_TOG	include/regssdmaarm.h	2460;"	d
HW_SDMAARM_CHNENBLn_WR	include/regssdmaarm.h	2457;"	d
HW_SDMAARM_CONFIG	include/regssdmaarm.h	959;"	d
HW_SDMAARM_CONFIG_ADDR	include/regssdmaarm.h	956;"	d
HW_SDMAARM_CONFIG_CLR	include/regssdmaarm.h	963;"	d
HW_SDMAARM_CONFIG_RD	include/regssdmaarm.h	960;"	d
HW_SDMAARM_CONFIG_SET	include/regssdmaarm.h	962;"	d
HW_SDMAARM_CONFIG_TOG	include/regssdmaarm.h	964;"	d
HW_SDMAARM_CONFIG_WR	include/regssdmaarm.h	961;"	d
HW_SDMAARM_DSPOVR	include/regssdmaarm.h	422;"	d
HW_SDMAARM_DSPOVR_ADDR	include/regssdmaarm.h	419;"	d
HW_SDMAARM_DSPOVR_CLR	include/regssdmaarm.h	426;"	d
HW_SDMAARM_DSPOVR_RD	include/regssdmaarm.h	423;"	d
HW_SDMAARM_DSPOVR_SET	include/regssdmaarm.h	425;"	d
HW_SDMAARM_DSPOVR_TOG	include/regssdmaarm.h	427;"	d
HW_SDMAARM_DSPOVR_WR	include/regssdmaarm.h	424;"	d
HW_SDMAARM_EVTERR	include/regssdmaarm.h	682;"	d
HW_SDMAARM_EVTERRDBG	include/regssdmaarm.h	903;"	d
HW_SDMAARM_EVTERRDBG_ADDR	include/regssdmaarm.h	900;"	d
HW_SDMAARM_EVTERRDBG_RD	include/regssdmaarm.h	904;"	d
HW_SDMAARM_EVTERR_ADDR	include/regssdmaarm.h	679;"	d
HW_SDMAARM_EVTERR_RD	include/regssdmaarm.h	683;"	d
HW_SDMAARM_EVTOVR	include/regssdmaarm.h	361;"	d
HW_SDMAARM_EVTOVR_ADDR	include/regssdmaarm.h	358;"	d
HW_SDMAARM_EVTOVR_CLR	include/regssdmaarm.h	365;"	d
HW_SDMAARM_EVTOVR_RD	include/regssdmaarm.h	362;"	d
HW_SDMAARM_EVTOVR_SET	include/regssdmaarm.h	364;"	d
HW_SDMAARM_EVTOVR_TOG	include/regssdmaarm.h	366;"	d
HW_SDMAARM_EVTOVR_WR	include/regssdmaarm.h	363;"	d
HW_SDMAARM_EVTPEND	include/regssdmaarm.h	549;"	d
HW_SDMAARM_EVTPEND_ADDR	include/regssdmaarm.h	546;"	d
HW_SDMAARM_EVTPEND_CLR	include/regssdmaarm.h	553;"	d
HW_SDMAARM_EVTPEND_RD	include/regssdmaarm.h	550;"	d
HW_SDMAARM_EVTPEND_SET	include/regssdmaarm.h	552;"	d
HW_SDMAARM_EVTPEND_TOG	include/regssdmaarm.h	554;"	d
HW_SDMAARM_EVTPEND_WR	include/regssdmaarm.h	551;"	d
HW_SDMAARM_EVT_MIRROR	include/regssdmaarm.h	1797;"	d
HW_SDMAARM_EVT_MIRROR2	include/regssdmaarm.h	1853;"	d
HW_SDMAARM_EVT_MIRROR2_ADDR	include/regssdmaarm.h	1850;"	d
HW_SDMAARM_EVT_MIRROR2_RD	include/regssdmaarm.h	1854;"	d
HW_SDMAARM_EVT_MIRROR_ADDR	include/regssdmaarm.h	1794;"	d
HW_SDMAARM_EVT_MIRROR_RD	include/regssdmaarm.h	1798;"	d
HW_SDMAARM_HOSTOVR	include/regssdmaarm.h	487;"	d
HW_SDMAARM_HOSTOVR_ADDR	include/regssdmaarm.h	484;"	d
HW_SDMAARM_HOSTOVR_CLR	include/regssdmaarm.h	491;"	d
HW_SDMAARM_HOSTOVR_RD	include/regssdmaarm.h	488;"	d
HW_SDMAARM_HOSTOVR_SET	include/regssdmaarm.h	490;"	d
HW_SDMAARM_HOSTOVR_TOG	include/regssdmaarm.h	492;"	d
HW_SDMAARM_HOSTOVR_WR	include/regssdmaarm.h	489;"	d
HW_SDMAARM_HSTART	include/regssdmaarm.h	290;"	d
HW_SDMAARM_HSTART_ADDR	include/regssdmaarm.h	287;"	d
HW_SDMAARM_HSTART_CLR	include/regssdmaarm.h	294;"	d
HW_SDMAARM_HSTART_RD	include/regssdmaarm.h	291;"	d
HW_SDMAARM_HSTART_SET	include/regssdmaarm.h	293;"	d
HW_SDMAARM_HSTART_TOG	include/regssdmaarm.h	295;"	d
HW_SDMAARM_HSTART_WR	include/regssdmaarm.h	292;"	d
HW_SDMAARM_ILLINSTADDR	include/regssdmaarm.h	1639;"	d
HW_SDMAARM_ILLINSTADDR_ADDR	include/regssdmaarm.h	1636;"	d
HW_SDMAARM_ILLINSTADDR_CLR	include/regssdmaarm.h	1643;"	d
HW_SDMAARM_ILLINSTADDR_RD	include/regssdmaarm.h	1640;"	d
HW_SDMAARM_ILLINSTADDR_SET	include/regssdmaarm.h	1642;"	d
HW_SDMAARM_ILLINSTADDR_TOG	include/regssdmaarm.h	1644;"	d
HW_SDMAARM_ILLINSTADDR_WR	include/regssdmaarm.h	1641;"	d
HW_SDMAARM_INSTANCE_COUNT	include/regssdmaarm.h	67;"	d
HW_SDMAARM_INTR	include/regssdmaarm.h	161;"	d
HW_SDMAARM_INTRMASK	include/regssdmaarm.h	738;"	d
HW_SDMAARM_INTRMASK_ADDR	include/regssdmaarm.h	735;"	d
HW_SDMAARM_INTRMASK_CLR	include/regssdmaarm.h	742;"	d
HW_SDMAARM_INTRMASK_RD	include/regssdmaarm.h	739;"	d
HW_SDMAARM_INTRMASK_SET	include/regssdmaarm.h	741;"	d
HW_SDMAARM_INTRMASK_TOG	include/regssdmaarm.h	743;"	d
HW_SDMAARM_INTRMASK_WR	include/regssdmaarm.h	740;"	d
HW_SDMAARM_INTR_ADDR	include/regssdmaarm.h	158;"	d
HW_SDMAARM_INTR_CLR	include/regssdmaarm.h	165;"	d
HW_SDMAARM_INTR_RD	include/regssdmaarm.h	162;"	d
HW_SDMAARM_INTR_SET	include/regssdmaarm.h	164;"	d
HW_SDMAARM_INTR_TOG	include/regssdmaarm.h	166;"	d
HW_SDMAARM_INTR_WR	include/regssdmaarm.h	163;"	d
HW_SDMAARM_MC0PTR	include/regssdmaarm.h	99;"	d
HW_SDMAARM_MC0PTR_ADDR	include/regssdmaarm.h	96;"	d
HW_SDMAARM_MC0PTR_CLR	include/regssdmaarm.h	103;"	d
HW_SDMAARM_MC0PTR_RD	include/regssdmaarm.h	100;"	d
HW_SDMAARM_MC0PTR_SET	include/regssdmaarm.h	102;"	d
HW_SDMAARM_MC0PTR_TOG	include/regssdmaarm.h	104;"	d
HW_SDMAARM_MC0PTR_WR	include/regssdmaarm.h	101;"	d
HW_SDMAARM_ONCE_CMD	include/regssdmaarm.h	1567;"	d
HW_SDMAARM_ONCE_CMD_ADDR	include/regssdmaarm.h	1564;"	d
HW_SDMAARM_ONCE_CMD_CLR	include/regssdmaarm.h	1571;"	d
HW_SDMAARM_ONCE_CMD_RD	include/regssdmaarm.h	1568;"	d
HW_SDMAARM_ONCE_CMD_SET	include/regssdmaarm.h	1570;"	d
HW_SDMAARM_ONCE_CMD_TOG	include/regssdmaarm.h	1572;"	d
HW_SDMAARM_ONCE_CMD_WR	include/regssdmaarm.h	1569;"	d
HW_SDMAARM_ONCE_DATA	include/regssdmaarm.h	1271;"	d
HW_SDMAARM_ONCE_DATA_ADDR	include/regssdmaarm.h	1268;"	d
HW_SDMAARM_ONCE_DATA_CLR	include/regssdmaarm.h	1275;"	d
HW_SDMAARM_ONCE_DATA_RD	include/regssdmaarm.h	1272;"	d
HW_SDMAARM_ONCE_DATA_SET	include/regssdmaarm.h	1274;"	d
HW_SDMAARM_ONCE_DATA_TOG	include/regssdmaarm.h	1276;"	d
HW_SDMAARM_ONCE_DATA_WR	include/regssdmaarm.h	1273;"	d
HW_SDMAARM_ONCE_ENB	include/regssdmaarm.h	1206;"	d
HW_SDMAARM_ONCE_ENB_ADDR	include/regssdmaarm.h	1203;"	d
HW_SDMAARM_ONCE_ENB_CLR	include/regssdmaarm.h	1210;"	d
HW_SDMAARM_ONCE_ENB_RD	include/regssdmaarm.h	1207;"	d
HW_SDMAARM_ONCE_ENB_SET	include/regssdmaarm.h	1209;"	d
HW_SDMAARM_ONCE_ENB_TOG	include/regssdmaarm.h	1211;"	d
HW_SDMAARM_ONCE_ENB_WR	include/regssdmaarm.h	1208;"	d
HW_SDMAARM_ONCE_INSTR	include/regssdmaarm.h	1332;"	d
HW_SDMAARM_ONCE_INSTR_ADDR	include/regssdmaarm.h	1329;"	d
HW_SDMAARM_ONCE_INSTR_CLR	include/regssdmaarm.h	1336;"	d
HW_SDMAARM_ONCE_INSTR_RD	include/regssdmaarm.h	1333;"	d
HW_SDMAARM_ONCE_INSTR_SET	include/regssdmaarm.h	1335;"	d
HW_SDMAARM_ONCE_INSTR_TOG	include/regssdmaarm.h	1337;"	d
HW_SDMAARM_ONCE_INSTR_WR	include/regssdmaarm.h	1334;"	d
HW_SDMAARM_ONCE_STAT	include/regssdmaarm.h	1400;"	d
HW_SDMAARM_ONCE_STAT_ADDR	include/regssdmaarm.h	1397;"	d
HW_SDMAARM_ONCE_STAT_RD	include/regssdmaarm.h	1401;"	d
HW_SDMAARM_PSW	include/regssdmaarm.h	804;"	d
HW_SDMAARM_PSW_ADDR	include/regssdmaarm.h	801;"	d
HW_SDMAARM_PSW_RD	include/regssdmaarm.h	805;"	d
HW_SDMAARM_RESET	include/regssdmaarm.h	618;"	d
HW_SDMAARM_RESET_ADDR	include/regssdmaarm.h	615;"	d
HW_SDMAARM_RESET_RD	include/regssdmaarm.h	619;"	d
HW_SDMAARM_SDMA_CHNPRIn	include/regssdmaarm.h	2390;"	d
HW_SDMAARM_SDMA_CHNPRIn_ADDR	include/regssdmaarm.h	2387;"	d
HW_SDMAARM_SDMA_CHNPRIn_CLR	include/regssdmaarm.h	2394;"	d
HW_SDMAARM_SDMA_CHNPRIn_COUNT	include/regssdmaarm.h	2385;"	d
HW_SDMAARM_SDMA_CHNPRIn_RD	include/regssdmaarm.h	2391;"	d
HW_SDMAARM_SDMA_CHNPRIn_SET	include/regssdmaarm.h	2393;"	d
HW_SDMAARM_SDMA_CHNPRIn_TOG	include/regssdmaarm.h	2395;"	d
HW_SDMAARM_SDMA_CHNPRIn_WR	include/regssdmaarm.h	2392;"	d
HW_SDMAARM_SDMA_LOCK	include/regssdmaarm.h	1109;"	d
HW_SDMAARM_SDMA_LOCK_ADDR	include/regssdmaarm.h	1106;"	d
HW_SDMAARM_SDMA_LOCK_CLR	include/regssdmaarm.h	1113;"	d
HW_SDMAARM_SDMA_LOCK_RD	include/regssdmaarm.h	1110;"	d
HW_SDMAARM_SDMA_LOCK_SET	include/regssdmaarm.h	1112;"	d
HW_SDMAARM_SDMA_LOCK_TOG	include/regssdmaarm.h	1114;"	d
HW_SDMAARM_SDMA_LOCK_WR	include/regssdmaarm.h	1111;"	d
HW_SDMAARM_STOP_STAT	include/regssdmaarm.h	227;"	d
HW_SDMAARM_STOP_STAT_ADDR	include/regssdmaarm.h	224;"	d
HW_SDMAARM_STOP_STAT_CLR	include/regssdmaarm.h	231;"	d
HW_SDMAARM_STOP_STAT_RD	include/regssdmaarm.h	228;"	d
HW_SDMAARM_STOP_STAT_SET	include/regssdmaarm.h	230;"	d
HW_SDMAARM_STOP_STAT_TOG	include/regssdmaarm.h	232;"	d
HW_SDMAARM_STOP_STAT_WR	include/regssdmaarm.h	229;"	d
HW_SDMAARM_XTRIG_CONF1	include/regssdmaarm.h	1919;"	d
HW_SDMAARM_XTRIG_CONF1_ADDR	include/regssdmaarm.h	1916;"	d
HW_SDMAARM_XTRIG_CONF1_CLR	include/regssdmaarm.h	1923;"	d
HW_SDMAARM_XTRIG_CONF1_RD	include/regssdmaarm.h	1920;"	d
HW_SDMAARM_XTRIG_CONF1_SET	include/regssdmaarm.h	1922;"	d
HW_SDMAARM_XTRIG_CONF1_TOG	include/regssdmaarm.h	1924;"	d
HW_SDMAARM_XTRIG_CONF1_WR	include/regssdmaarm.h	1921;"	d
HW_SDMAARM_XTRIG_CONF2	include/regssdmaarm.h	2158;"	d
HW_SDMAARM_XTRIG_CONF2_ADDR	include/regssdmaarm.h	2155;"	d
HW_SDMAARM_XTRIG_CONF2_CLR	include/regssdmaarm.h	2162;"	d
HW_SDMAARM_XTRIG_CONF2_RD	include/regssdmaarm.h	2159;"	d
HW_SDMAARM_XTRIG_CONF2_SET	include/regssdmaarm.h	2161;"	d
HW_SDMAARM_XTRIG_CONF2_TOG	include/regssdmaarm.h	2163;"	d
HW_SDMAARM_XTRIG_CONF2_WR	include/regssdmaarm.h	2160;"	d
HW_VER	gpio_drv/driver.c	39;"	d	file:
I2C1_BASE_ADDR	include/soc_memory_map.h	183;"	d
I2C2_BASE_ADDR	include/soc_memory_map.h	184;"	d
I2C3_BASE_ADDR	include/soc_memory_map.h	185;"	d
IC_DISTRIBUTOR_BASE_ADDR	include/soc_memory_map.h	212;"	d
IC_INTERFACES_BASE_ADDR	include/soc_memory_map.h	209;"	d
IDLE	include/fpga_reg_def.h	/^			u16	IDLE			: 1;	    \/* BIT9		: idle		*\/		$/;"	m	struct:_fpga_reg::__anon9::__anon10
ILLINSTADDR	include/regssdmaarm.h	/^        unsigned ILLINSTADDR : 14; \/\/!< [13:0] The Illegal Instruction Trap Address is the address where the SDMA jumps when an illegal instruction is executed.$/;"	m	struct:_hw_sdmaarm_illinstaddr::_hw_sdmaarm_illinstaddr_bitfields
ILLINSTADDR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_illinstaddr_t ILLINSTADDR; \/\/!< Illegal Instruction Trap Address$/;"	m	struct:_hw_sdmaarm
IMAGE_PHY_ADDR	fpga_drv/driver.h	29;"	d
IMAGE_PHY_SIZE	fpga_drv/driver.h	30;"	d
IMX31_SDMA	fpga_drv/driver.c	/^	IMX31_SDMA,	\/* runs on i.mx31 *\/$/;"	e	enum:sdma_devtype	file:
IMX35_SDMA	fpga_drv/driver.c	/^	IMX35_SDMA,	\/* runs on i.mx35 and later *\/$/;"	e	enum:sdma_devtype	file:
IMX_GPIO_NR	fpga_drv/driver.c	61;"	d	file:
IMX_GPIO_NR	include/reg_def.h	202;"	d
IMX_INTERRUPT_COUNT	include/irq_numbers.h	/^    IMX_INTERRUPT_COUNT = 160   \/\/!< Total number of interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_APBHDMA	include/irq_numbers.h	/^    IMX_INT_APBHDMA = 45,   \/\/!< Logical OR of 4 signals: dma_chan[0-3]_irq, GPMI operation channel description complete interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_ASRC	include/irq_numbers.h	/^    IMX_INT_ASRC = 82,  \/\/!< ASRC interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_BCH	include/irq_numbers.h	/^    IMX_INT_BCH = 47,   \/\/!< BCH operation complete interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_CAAM_INT0	include/irq_numbers.h	/^    IMX_INT_CAAM_INT0 = 137,    \/\/!< CAAM job ring 0 interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_CAAM_INT1	include/irq_numbers.h	/^    IMX_INT_CAAM_INT1 = 138,    \/\/!< CAAM job ring 1 interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_CCM_INT1	include/irq_numbers.h	/^    IMX_INT_CCM_INT1 = 119, \/\/!< CCM interrupt request 1.$/;"	e	enum:_imx_interrupts
IMX_INT_CCM_INT2	include/irq_numbers.h	/^    IMX_INT_CCM_INT2 = 120, \/\/!< CCM interrupt request 2.$/;"	e	enum:_imx_interrupts
IMX_INT_CHEETAH_CSYSPWRUPREQ	include/irq_numbers.h	/^    IMX_INT_CHEETAH_CSYSPWRUPREQ = 33,  \/\/!< @todo Listed as DAP in RM$/;"	e	enum:_imx_interrupts
IMX_INT_CHEETAH_L2	include/irq_numbers.h	/^    IMX_INT_CHEETAH_L2 = 124,   \/\/!< Logical OR of all L2 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_CHEETAH_PARITY	include/irq_numbers.h	/^    IMX_INT_CHEETAH_PARITY = 125,   \/\/!< Parity Check error interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_CHEETAH_PERFORM	include/irq_numbers.h	/^    IMX_INT_CHEETAH_PERFORM = 126,  \/\/!< Logical OR of Performance Unit interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_CHEETAH_TRIGGER	include/irq_numbers.h	/^    IMX_INT_CHEETAH_TRIGGER = 127,  \/\/!< Logical OR of CTI trigger outputs.$/;"	e	enum:_imx_interrupts
IMX_INT_CSI_INTR1	include/irq_numbers.h	/^    IMX_INT_CSI_INTR1 = 132,    \/\/!< MIPI CSI interrupt request 1.$/;"	e	enum:_imx_interrupts
IMX_INT_CSI_INTR2	include/irq_numbers.h	/^    IMX_INT_CSI_INTR2 = 133,    \/\/!< MIPI CSI interrupt request 2.$/;"	e	enum:_imx_interrupts
IMX_INT_CSU	include/irq_numbers.h	/^    IMX_INT_CSU = 53,   \/\/!< CSU interrupt request 1. Indicates to the processor that one or more alarm inputs were asserted.$/;"	e	enum:_imx_interrupts
IMX_INT_DCIC1	include/irq_numbers.h	/^    IMX_INT_DCIC1 = 156,    \/\/!< Logical OR of DCIC1 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_DCIC2	include/irq_numbers.h	/^    IMX_INT_DCIC2 = 157,    \/\/!< Logical OR of DCIC2 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_DSI	include/irq_numbers.h	/^    IMX_INT_DSI = 134,  \/\/!< MIPI DSI interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_DTCP	include/irq_numbers.h	/^    IMX_INT_DTCP = 49,  \/\/!< DTCP interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ECSPI1	include/irq_numbers.h	/^    IMX_INT_ECSPI1 = 63,    \/\/!< eCSPI1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ECSPI2	include/irq_numbers.h	/^    IMX_INT_ECSPI2 = 64,    \/\/!< eCSPI2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ECSPI3	include/irq_numbers.h	/^    IMX_INT_ECSPI3 = 65,    \/\/!< eCSPI3 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ECSPI4	include/irq_numbers.h	/^    IMX_INT_ECSPI4 = 66,    \/\/!< eCSPI4 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ECSPI5	include/irq_numbers.h	/^    IMX_INT_ECSPI5 = 67,    \/\/!< eCSPI5 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_EIM	include/irq_numbers.h	/^    IMX_INT_EIM = 46,   \/\/!< EIM interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_ENET	include/irq_numbers.h	/^    IMX_INT_ENET = 150, \/\/!< MAC 0 IRQ, Logical OR of:$/;"	e	enum:_imx_interrupts
IMX_INT_ENET_1588	include/irq_numbers.h	/^    IMX_INT_ENET_1588 = 151,    \/\/!< MAC 0 1588 Timer interrupt [synchronous] request.$/;"	e	enum:_imx_interrupts
IMX_INT_EPIT1	include/irq_numbers.h	/^    IMX_INT_EPIT1 = 88, \/\/!< EPIT1 output compare interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_EPIT2	include/irq_numbers.h	/^    IMX_INT_EPIT2 = 89, \/\/!< EPIT2 output compare interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_ESAI	include/irq_numbers.h	/^    IMX_INT_ESAI = 83,  \/\/!< ESAI interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_FLEXCAN1	include/irq_numbers.h	/^    IMX_INT_FLEXCAN1 = 142, \/\/!< FLEXCAN1 combined interrupt. Logical OR of ini_int_busoff, ini_int_error, ipi_int_mbor, ipi_int_rxwarning, ipi_int_txwarning and ipi_int_wakein.$/;"	e	enum:_imx_interrupts
IMX_INT_FLEXCAN2	include/irq_numbers.h	/^    IMX_INT_FLEXCAN2 = 143, \/\/!< FLEXCAN2 combined interrupt. Logical OR of ini_int_busoff, ini_int_error, ipi_int_mbor, ipi_int_rxwarning, ipi_int_txwarning and ipi_int_wakein.$/;"	e	enum:_imx_interrupts
IMX_INT_GPC_INT1	include/irq_numbers.h	/^    IMX_INT_GPC_INT1 = 121, \/\/!< GPC interrupt request 1.$/;"	e	enum:_imx_interrupts
IMX_INT_GPC_INT2	include/irq_numbers.h	/^    IMX_INT_GPC_INT2 = 122, \/\/!< GPC interrupt request 2.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT0	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT0 = 97,    \/\/!< INT0 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT1	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT1 = 96,    \/\/!< INT1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT15_0 = 98, \/\/!< Combined interrupt indication for GPIO1 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT2	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT2 = 95,    \/\/!< INT2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT3	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT3 = 94,    \/\/!< INT3 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT31_16 = 99,    \/\/!< Combined interrupt indication for GPIO1 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT4	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT4 = 93,    \/\/!< INT4 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT5	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT5 = 92,    \/\/!< INT5 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT6	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT6 = 91,    \/\/!< INT6 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO1_INT7	include/irq_numbers.h	/^    IMX_INT_GPIO1_INT7 = 90,    \/\/!< INT7 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO2_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO2_INT15_0 = 100,    \/\/!< Combined interrupt indication for GPIO2 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO2_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO2_INT31_16 = 101,   \/\/!< Combined interrupt indication for GPIO2 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO3_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO3_INT15_0 = 102,    \/\/!< Combined interrupt indication for GPIO3 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO3_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO3_INT31_16 = 103,   \/\/!< Combined interrupt indication for GPIO3 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO4_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO4_INT15_0 = 104,    \/\/!< Combined interrupt indication for GPIO4 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO4_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO4_INT31_16 = 105,   \/\/!< Combined interrupt indication for GPIO4 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO5_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO5_INT15_0 = 106,    \/\/!< Combined interrupt indication for GPIO5 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO5_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO5_INT31_16 = 107,   \/\/!< Combined interrupt indication for GPIO5 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO6_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO6_INT15_0 = 108,    \/\/!< Combined interrupt indication for GPIO6 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO6_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO6_INT31_16 = 109,   \/\/!< Combined interrupt indication for GPIO6 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO7_INT15_0	include/irq_numbers.h	/^    IMX_INT_GPIO7_INT15_0 = 110,    \/\/!< Combined interrupt indication for GPIO7 signals 0 - 15.$/;"	e	enum:_imx_interrupts
IMX_INT_GPIO7_INT31_16	include/irq_numbers.h	/^    IMX_INT_GPIO7_INT31_16 = 111,   \/\/!< Combined interrupt indication for GPIO7 signals 16 - 31.$/;"	e	enum:_imx_interrupts
IMX_INT_GPMI	include/irq_numbers.h	/^    IMX_INT_GPMI = 48,  \/\/!< GPMI operation timeout error interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_GPT	include/irq_numbers.h	/^    IMX_INT_GPT = 87,   \/\/!< Logical OR of GPT rollover interrupt line, input capture 1 & 2 lines, output compare 1, 2 & 3 interrupt lines.$/;"	e	enum:_imx_interrupts
IMX_INT_GPU2D	include/irq_numbers.h	/^    IMX_INT_GPU2D = 42, \/\/!< Idle interrupt from GPU2D (for S\/W power gating).$/;"	e	enum:_imx_interrupts
IMX_INT_GPU3D	include/irq_numbers.h	/^    IMX_INT_GPU3D = 41, \/\/!< GPU3D interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_HDMI_TX	include/irq_numbers.h	/^    IMX_INT_HDMI_TX = 147,  \/\/!< HDMI master interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_HDMI_TX_WAKEUP	include/irq_numbers.h	/^    IMX_INT_HDMI_TX_WAKEUP = 148,   \/\/!< HDMI CEC engine dedicated interrupt signal raised by a wake-up event.$/;"	e	enum:_imx_interrupts
IMX_INT_HSI	include/irq_numbers.h	/^    IMX_INT_HSI = 135,  \/\/!< MIPI HSI interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_I2C1	include/irq_numbers.h	/^    IMX_INT_I2C1 = 68,  \/\/!< I2C1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_I2C2	include/irq_numbers.h	/^    IMX_INT_I2C2 = 69,  \/\/!< I2C2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_I2C3	include/irq_numbers.h	/^    IMX_INT_I2C3 = 70,  \/\/!< I2C3 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_INTERRUPT_129	include/irq_numbers.h	/^    IMX_INT_INTERRUPT_129 = 129,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_INTERRUPT_130	include/irq_numbers.h	/^    IMX_INT_INTERRUPT_130 = 130,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_INTERRUPT_131	include/irq_numbers.h	/^    IMX_INT_INTERRUPT_131 = 131,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_INTERRUPT_139	include/irq_numbers.h	/^    IMX_INT_INTERRUPT_139 = 139,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_IOMUXC_GPR	include/irq_numbers.h	/^    IMX_INT_IOMUXC_GPR = 32,   \/\/!< General Purpose Register 1 from IOMUXC. Used to notify cores on exception condition while boot.$/;"	e	enum:_imx_interrupts
IMX_INT_IPU1_ERR	include/irq_numbers.h	/^    IMX_INT_IPU1_ERR = 37,  \/\/!< IPU1 error interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_IPU1_FUNC	include/irq_numbers.h	/^    IMX_INT_IPU1_FUNC = 38, \/\/!< IPU1 sync interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_IPU2_ERR	include/irq_numbers.h	/^    IMX_INT_IPU2_ERR = 39,  \/\/!< IPU2 error interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_IPU2_FUNC	include/irq_numbers.h	/^    IMX_INT_IPU2_FUNC = 40, \/\/!< IPU2 sync interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_KPP	include/irq_numbers.h	/^    IMX_INT_KPP = 114,  \/\/!< Key Pad interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_MLB	include/irq_numbers.h	/^    IMX_INT_MLB = 85,   \/\/!< MLB error interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_MLB_AHB0	include/irq_numbers.h	/^    IMX_INT_MLB_AHB0 = 149, \/\/!< Channels [31:0] interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_MLB_AHB1	include/irq_numbers.h	/^    IMX_INT_MLB_AHB1 = 158, \/\/!< Logical OR of channel[63:32] interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_OPENVG_XAQ2	include/irq_numbers.h	/^    IMX_INT_OPENVG_XAQ2 = 43,   \/\/!< GPU2D general interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_PCIE_1	include/irq_numbers.h	/^    IMX_INT_PCIE_1 = 152,   \/\/!< PCIe interrupt request 1.$/;"	e	enum:_imx_interrupts
IMX_INT_PCIE_2	include/irq_numbers.h	/^    IMX_INT_PCIE_2 = 153,   \/\/!< PCIe interrupt request 2.$/;"	e	enum:_imx_interrupts
IMX_INT_PCIE_3	include/irq_numbers.h	/^    IMX_INT_PCIE_3 = 154,   \/\/!< PCIe interrupt request 3.$/;"	e	enum:_imx_interrupts
IMX_INT_PCIE_4	include/irq_numbers.h	/^    IMX_INT_PCIE_4 = 155,   \/\/!< PCIe interrupt request 4.$/;"	e	enum:_imx_interrupts
IMX_INT_PERFMON1	include/irq_numbers.h	/^    IMX_INT_PERFMON1 = 144,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_PERFMON2	include/irq_numbers.h	/^    IMX_INT_PERFMON2 = 145,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_PERFMON3	include/irq_numbers.h	/^    IMX_INT_PERFMON3 = 146,    \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
IMX_INT_PMU_ANA_BO	include/irq_numbers.h	/^    IMX_INT_PMU_ANA_BO = 86,    \/\/!< PMU analog regulator brown-out interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_PMU_DIG_BO	include/irq_numbers.h	/^    IMX_INT_PMU_DIG_BO = 159,    \/\/!< \/\/!< PMU digital regulator brown-out interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_PWM1	include/irq_numbers.h	/^    IMX_INT_PWM1 = 115, \/\/!< Cumulative interrupt line for PWM1. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_PWM2	include/irq_numbers.h	/^    IMX_INT_PWM2 = 116, \/\/!< Cumulative interrupt line for PWM2. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_PWM3	include/irq_numbers.h	/^    IMX_INT_PWM3 = 117, \/\/!< Cumulative interrupt line for PWM3. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_PWM4	include/irq_numbers.h	/^    IMX_INT_PWM4 = 118, \/\/!< Cumulative interrupt line for PWM4. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_SATA	include/irq_numbers.h	/^    IMX_INT_SATA = 71,  \/\/!< SATA interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_SDMA	include/irq_numbers.h	/^    IMX_INT_SDMA = 34,  \/\/!< Logical OR of all 48 SDMA interrupt requests\/events from all channels.$/;"	e	enum:_imx_interrupts
IMX_INT_SJC	include/irq_numbers.h	/^    IMX_INT_SJC = 136,  \/\/!< SJC interrupt from General Purpose register.$/;"	e	enum:_imx_interrupts
IMX_INT_SNVS	include/irq_numbers.h	/^    IMX_INT_SNVS = 51,  \/\/!< SNVS consolidated interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_SNVS_LP_SET_PWR_OFF	include/irq_numbers.h	/^    IMX_INT_SNVS_LP_SET_PWR_OFF = 36,   \/\/!< PMIC power off request.$/;"	e	enum:_imx_interrupts
IMX_INT_SNVS_SEC	include/irq_numbers.h	/^    IMX_INT_SNVS_SEC = 52,  \/\/!< SNVS security interrupt.$/;"	e	enum:_imx_interrupts
IMX_INT_SPDIF	include/irq_numbers.h	/^    IMX_INT_SPDIF = 84, \/\/!< Logical OR of SPDIF TX and SPDIF RX interrupts.$/;"	e	enum:_imx_interrupts
IMX_INT_SRC	include/irq_numbers.h	/^    IMX_INT_SRC = 123,  \/\/!< SRC interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_SRC_CPU_WDOG	include/irq_numbers.h	/^    IMX_INT_SRC_CPU_WDOG = 128, \/\/!< Combined CPU wdog interrupts (4x) out of SRC.$/;"	e	enum:_imx_interrupts
IMX_INT_SSI1	include/irq_numbers.h	/^    IMX_INT_SSI1 = 78,  \/\/!< SSI1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_SSI2	include/irq_numbers.h	/^    IMX_INT_SSI2 = 79,  \/\/!< SSI2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_SSI3	include/irq_numbers.h	/^    IMX_INT_SSI3 = 80,  \/\/!< SSI3 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_TEMPERATURE	include/irq_numbers.h	/^    IMX_INT_TEMPERATURE = 81,   \/\/!< Temperature Sensor (temp. greater than threshold) interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_TZASC1	include/irq_numbers.h	/^    IMX_INT_TZASC1 = 140,   \/\/!< ASC1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_TZASC2	include/irq_numbers.h	/^    IMX_INT_TZASC2 = 141,   \/\/!< ASC2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_UART1	include/irq_numbers.h	/^    IMX_INT_UART1 = 58, \/\/!< Logical OR of UART1 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_UART2	include/irq_numbers.h	/^    IMX_INT_UART2 = 59, \/\/!< Logical OR of UART2 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_UART3	include/irq_numbers.h	/^    IMX_INT_UART3 = 60, \/\/!< Logical OR of UART3 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_UART4	include/irq_numbers.h	/^    IMX_INT_UART4 = 61, \/\/!< Logical OR of UART4 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_UART5	include/irq_numbers.h	/^    IMX_INT_UART5 = 62, \/\/!< Logical OR of UART5 interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_USBOH3_UH1	include/irq_numbers.h	/^    IMX_INT_USBOH3_UH1 = 72,    \/\/!< USB Host 1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USBOH3_UH2	include/irq_numbers.h	/^    IMX_INT_USBOH3_UH2 = 73,    \/\/!< USB Host 2 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USBOH3_UH3	include/irq_numbers.h	/^    IMX_INT_USBOH3_UH3 = 74,    \/\/!< USB Host 3 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USBOH3_UOTG	include/irq_numbers.h	/^    IMX_INT_USBOH3_UOTG = 75,   \/\/!< USB OTG interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USB_UTMI0	include/irq_numbers.h	/^    IMX_INT_USB_UTMI0 = 76, \/\/!< UTMI0 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USB_UTMI1	include/irq_numbers.h	/^    IMX_INT_USB_UTMI1 = 77, \/\/!< UTMI1 interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USDHC1	include/irq_numbers.h	/^    IMX_INT_USDHC1 = 54,    \/\/!< uSDHC1 (Enhanced SDHC) interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USDHC2	include/irq_numbers.h	/^    IMX_INT_USDHC2 = 55,    \/\/!< uSDHC2 (Enhanced SDHC) interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USDHC3	include/irq_numbers.h	/^    IMX_INT_USDHC3 = 56,    \/\/!< uSDHC3 (Enhanced SDHC) interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_USDHC4	include/irq_numbers.h	/^    IMX_INT_USDHC4 = 57,    \/\/!< uSDHC4 (Enhanced SDHC) interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_VDOA	include/irq_numbers.h	/^    IMX_INT_VDOA = 50,  \/\/!< Logical OR of VDOA interrupt requests.$/;"	e	enum:_imx_interrupts
IMX_INT_VPU_IPI	include/irq_numbers.h	/^    IMX_INT_VPU_IPI = 44,   \/\/!< VPU interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_VPU_JPG	include/irq_numbers.h	/^    IMX_INT_VPU_JPG = 35,   \/\/!< JPEG codec interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_WDOG1	include/irq_numbers.h	/^    IMX_INT_WDOG1 = 112,    \/\/!< WDOG1 timer reset interrupt request.$/;"	e	enum:_imx_interrupts
IMX_INT_WDOG2	include/irq_numbers.h	/^    IMX_INT_WDOG2 = 113,    \/\/!< WDOG2 timer reset interrupt request.$/;"	e	enum:_imx_interrupts
INPUT	include/reg_def.h	24;"	d
INSTR	include/regssdmaarm.h	/^        unsigned INSTR : 16; \/\/!< [15:0] Instruction register of the OnCE JTAG controller.$/;"	m	struct:_hw_sdmaarm_once_instr::_hw_sdmaarm_once_instr_bitfields
INT	include/fpga_reg_def.h	/^	}INT;$/;"	m	union:_fpga_reg	typeref:union:_fpga_reg::__anon7
INT	include/regseim.h	/^        unsigned INT : 1; \/\/!< [2] Interrupt.$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
INTEN	include/regseim.h	/^        unsigned INTEN : 1; \/\/!< [4] Interrupt Enable.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
INTPOL	include/regseim.h	/^        unsigned INTPOL : 1; \/\/!< [5] Interrupt Polarity.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
INTR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_intr_t INTR; \/\/!< Channel Interrupts$/;"	m	struct:_hw_sdmaarm
INTRMASK	include/regssdmaarm.h	/^    volatile hw_sdmaarm_intrmask_t INTRMASK; \/\/!< Channel ARM platform Interrupt Mask$/;"	m	struct:_hw_sdmaarm
IOCTL_MSG	include/vworks_ioctl.h	16;"	d
IOMUXC_BASE_ADDR	include/soc_memory_map.h	159;"	d
IP2APB_TZASC1_BASE_ADDR	include/soc_memory_map.h	195;"	d
IP2APB_TZASC2_BASE_ADDR	include/soc_memory_map.h	196;"	d
IP2APB_USBPHY1_BASE_ADDR	include/soc_memory_map.h	152;"	d
IP2APB_USBPHY2_BASE_ADDR	include/soc_memory_map.h	153;"	d
IPG_PODF	include/regsccm.h	/^        unsigned IPG_PODF : 2; \/\/!< [9:8] Divider for ipg podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
IPS_ACK	include/regseim.h	/^        unsigned IPS_ACK : 1; \/\/!< [1] IPS ACK.$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
IPS_REQ	include/regseim.h	/^        unsigned IPS_REQ : 1; \/\/!< [0] IPS request.$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
IPU1_BASE_ADDR	include/soc_memory_map.h	80;"	d
IPU1_DI0_CLK_SEL	include/regsccm.h	/^        unsigned IPU1_DI0_CLK_SEL : 3; \/\/!< [2:0] Selector for ipu1 di0 root clock multiplexer$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_DI0_PODF	include/regsccm.h	/^        unsigned IPU1_DI0_PODF : 3; \/\/!< [5:3] Divider for ipu1_di0 clock divider.$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_DI0_PRE_CLK_SEL	include/regsccm.h	/^        unsigned IPU1_DI0_PRE_CLK_SEL : 3; \/\/!< [8:6] Selector for ipu1 di0 root clock pre-multiplexer$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_DI1_CLK_SEL	include/regsccm.h	/^        unsigned IPU1_DI1_CLK_SEL : 3; \/\/!< [11:9] Selector for ipu1 di1 root clock multiplexer$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_DI1_PODF	include/regsccm.h	/^        unsigned IPU1_DI1_PODF : 3; \/\/!< [14:12] Divider for ipu1_di clock divider.$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_DI1_PRE_CLK_SEL	include/regsccm.h	/^        unsigned IPU1_DI1_PRE_CLK_SEL : 3; \/\/!< [17:15] Selector for ipu1 di1 root clock pre-multiplexer$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
IPU1_END_ADDR	include/soc_memory_map.h	81;"	d
IPU1_HSP_CLK_SEL	include/regsccm.h	/^        unsigned IPU1_HSP_CLK_SEL : 2; \/\/!< [10:9] Selector for ipu1_hsp clock multiplexer$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
IPU1_HSP_PODF	include/regsccm.h	/^        unsigned IPU1_HSP_PODF : 3; \/\/!< [13:11] Divider for ipu1_hsp clock.$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
IPU2_BASE_ADDR	include/soc_memory_map.h	82;"	d
IPU2_END_ADDR	include/soc_memory_map.h	83;"	d
IRAM_BASE_ADDR	include/soc_memory_map.h	44;"	d
KPP_BASE_ADDR	include/soc_memory_map.h	148;"	d
LCDIF_PIX_CLK_SEL	include/regsccm.h	/^        unsigned LCDIF_PIX_CLK_SEL : 3; \/\/!< [2:0] Selector for lcdif_pix root clock multiplexer$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
LCDIF_PIX_PODF	include/regsccm.h	/^        unsigned LCDIF_PIX_PODF : 3; \/\/!< [5:3] Divider for lcdif_pix clock divider.$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
LCDIF_PIX_PRE_CLK_SEL	include/regsccm.h	/^        unsigned LCDIF_PIX_PRE_CLK_SEL : 3; \/\/!< [8:6] Selector for lcdif_pix root clock pre-multiplexer$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
LDB_DI0_CLK_SEL	include/regsccm.h	/^        unsigned LDB_DI0_CLK_SEL : 3; \/\/!< [11:9] Selector for ldb_di1 clock multiplexer$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
LDB_DI0_IPU_DIV	include/regsccm.h	/^        unsigned LDB_DI0_IPU_DIV : 1; \/\/!< [10] Control for divider of ldb clock for IPU di0$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
LDB_DI1_CLK_SEL	include/regsccm.h	/^        unsigned LDB_DI1_CLK_SEL : 3; \/\/!< [14:12] Selector for ldb_di1 clock multiplexer$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
LDB_DI1_IPU_DIV	include/regsccm.h	/^        unsigned LDB_DI1_IPU_DIV : 1; \/\/!< [11] Control for divider of ldb clock for IPU di1$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
LOCK	include/regssdmaarm.h	/^        unsigned LOCK : 1; \/\/!< [0] The LOCK bit is used to restrict access to update SDMA script memory through ROM channel zero scripts and through the OnCE interface under ARM platform control.$/;"	m	struct:_hw_sdmaarm_sdma_lock::_hw_sdmaarm_sdma_lock_bitfields
LOW	include/reg_def.h	27;"	d
LPM	include/regsccm.h	/^        unsigned LPM : 2; \/\/!< [1:0] Setting the low power mode that system will enter on next assertion of dsm_request signal.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
LRF_PLL	include/regsccm.h	/^        unsigned LRF_PLL : 1; \/\/!< [0] Interrupt ipi_int_2 generated due to lock of all enabled and not bypaseed pll's$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
MARK_TI_ROIC_REAL	chip_ti_afe2256_drv/driver.h	34;"	d
MARK_TI_ROIC_TPA	chip_ti_afe2256_drv/driver.h	32;"	d
MARK_TI_ROIC_TPB	chip_ti_afe2256_drv/driver.h	33;"	d
MASK_AHB_PODF_LOADED	include/regsccm.h	/^        unsigned MASK_AHB_PODF_LOADED : 1; \/\/!< [20] mask interrupt generation due to frequency change of ahb_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_AXI_B_PODF_LOADED	include/regsccm.h	/^        unsigned MASK_AXI_B_PODF_LOADED : 1; \/\/!< [18] mask interrupt generation due to frequency change of axi_b_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_AXI_PODF_LOADED	include/regsccm.h	/^        unsigned MASK_AXI_PODF_LOADED : 1; \/\/!< [17] mask interrupt generation due to frequency change of axi_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_CORE0_WFI	include/regsccm.h	/^        unsigned MASK_CORE0_WFI : 1; \/\/!< [22] Mask WFI of core0 for entering low power mode$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
MASK_CORE1_WFI	include/regsccm.h	/^        unsigned MASK_CORE1_WFI : 1; \/\/!< [23] Mask WFI of core1 for entering low power mode$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
MASK_COSC_READY	include/regsccm.h	/^        unsigned MASK_COSC_READY : 1; \/\/!< [6] mask interrupt generation due to on board oscillator ready$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_L2CC_IDLE	include/regsccm.h	/^        unsigned MASK_L2CC_IDLE : 1; \/\/!< [27] Mask L2CC IDLE for entering low power mode.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
MASK_LRF_PLL	include/regsccm.h	/^        unsigned MASK_LRF_PLL : 1; \/\/!< [0] mask interrupt generation due to lrf of pll's$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_MMDC_CH0_PODF_LOADED	include/regsccm.h	/^        unsigned MASK_MMDC_CH0_PODF_LOADED : 1; \/\/!< [23] mask interrupt generation due to update of mask_mmdc_ch0_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_MMDC_CH1_PODF_LOADED	include/regsccm.h	/^        unsigned MASK_MMDC_CH1_PODF_LOADED : 1; \/\/!< [21] mask interrupt generation due to update of mask_mmdc_ch1_podf$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_PERIPH2_CLK_SEL_LOADED	include/regsccm.h	/^        unsigned MASK_PERIPH2_CLK_SEL_LOADED : 1; \/\/!< [19] mask interrupt generation due to update of periph2_clk_sel.$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_PERIPH_CLK_SEL_LOADED	include/regsccm.h	/^        unsigned MASK_PERIPH_CLK_SEL_LOADED : 1; \/\/!< [22] mask interrupt generation due to update of periph_clk_sel.$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
MASK_SCU_IDLE	include/regsccm.h	/^        unsigned MASK_SCU_IDLE : 1; \/\/!< [26] Mask SCU IDLE for entering low power mode$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
MASK_TI_ROIC_REAL	chip_ti_afe2256_drv/driver.h	38;"	d
MASK_TI_ROIC_TPA	chip_ti_afe2256_drv/driver.h	36;"	d
MASK_TI_ROIC_TPB	chip_ti_afe2256_drv/driver.h	37;"	d
MC0PTR	include/regssdmaarm.h	/^        unsigned MC0PTR : 32; \/\/!< [31:0] Channel 0 Pointer contains the 32-bit address, in ARM platform memory, of channel 0 control block (the boot channel).$/;"	m	struct:_hw_sdmaarm_mc0ptr::_hw_sdmaarm_mc0ptr_bitfields
MC0PTR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_mc0ptr_t MC0PTR; \/\/!< ARM platform Channel 0 Pointer$/;"	m	struct:_hw_sdmaarm
MCU_RST	include/reg_def.h	228;"	d
MCU_SPI_CLK	include/reg_def.h	223;"	d
MCU_SPI_MISO	include/reg_def.h	225;"	d
MCU_SPI_MOSI	include/reg_def.h	224;"	d
MCU_SPI_SS	include/reg_def.h	226;"	d
MIPI_CSI2_BASE_ADDR	include/soc_memory_map.h	198;"	d
MIPI_DSI_BASE_ADDR	include/soc_memory_map.h	199;"	d
MLB_BASE_ADDR	include/soc_memory_map.h	178;"	d
MLB_SYS_CLK_PODF	include/regsccm.h	/^        unsigned MLB_SYS_CLK_PODF : 3; \/\/!< [25:23] Divider for mlb_sys clock.$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
MMDC_CH0_AXI_PODF	include/regsccm.h	/^        unsigned MMDC_CH0_AXI_PODF : 3; \/\/!< [21:19] Divider for mmdc_ch0_axi podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
MMDC_CH0_MASK	include/regsccm.h	/^        unsigned MMDC_CH0_MASK : 1; \/\/!< [17] During divider ratio mmdc_ch0_axi_podf change or sync mux periph_clk_sel change (but not jtag) or SRC request during warm reset, mask handshake with mmdc_ch0 module.$/;"	m	struct:_hw_ccm_ccdr::_hw_ccm_ccdr_bitfields
MMDC_CH0_PODF_BUSY	include/regsccm.h	/^        unsigned MMDC_CH0_PODF_BUSY : 1; \/\/!< [4] Busy indicator for mmdc_ch0_axi_podf.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
MMDC_CH0_PODF_LOADED	include/regsccm.h	/^        unsigned MMDC_CH0_PODF_LOADED : 1; \/\/!< [23] Interrupt ipi_int_1 generated due to update of mmdc_ch0_axi_podf.$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
MMDC_CH1_AXI_PODF	include/regsccm.h	/^        unsigned MMDC_CH1_AXI_PODF : 3; \/\/!< [5:3] Divider for mmdc_ch1_axi podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
MMDC_CH1_MASK	include/regsccm.h	/^        unsigned MMDC_CH1_MASK : 1; \/\/!< [16] During divider ratio mmdc_ch1_axi_podf change or sync mux periph2_clk_sel change (but not jtag) or SRC request during warm reset, mask handshake with mmdc_ch1 module.$/;"	m	struct:_hw_ccm_ccdr::_hw_ccm_ccdr_bitfields
MMDC_CH1_PODF_BUSY	include/regsccm.h	/^        unsigned MMDC_CH1_PODF_BUSY : 1; \/\/!< [2] Busy indicator for mmdc_ch1_axi_podf.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
MMDC_CH1_PODF_LOADED	include/regsccm.h	/^        unsigned MMDC_CH1_PODF_LOADED : 1; \/\/!< [21] Interrupt ipi_int_1 generated due to frequency change of mmdc_ch0_podf_ loaded$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
MMDC_EXT_CLK_DIS	include/regsccm.h	/^        unsigned MMDC_EXT_CLK_DIS : 1; \/\/!< [2] Disable external clock driver of MMDC during STOP mode$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
MMDC_P0_BASE_ADDR	include/soc_memory_map.h	187;"	d
MMDC_P1_BASE_ADDR	include/soc_memory_map.h	188;"	d
MOD_EN_OV_CAN1_CPI	include/regsccm.h	/^        unsigned MOD_EN_OV_CAN1_CPI : 1; \/\/!< [30] overide clock enable signal from can1 - clock will not be gated based on can's signal 'enable_clk_cpi'.$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_CAN2_CPI	include/regsccm.h	/^        unsigned MOD_EN_OV_CAN2_CPI : 1; \/\/!< [28] overide clock enable signal from can2 - clock will not be gated based on can's signal 'enable_clk_cpi'.$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_DAP	include/regsccm.h	/^        unsigned MOD_EN_OV_DAP : 1; \/\/!< [8] overide clock enable signal from dap- clock will not be gated based on dap's signal 'dap_dbgen' .$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_EPIT	include/regsccm.h	/^        unsigned MOD_EN_OV_EPIT : 1; \/\/!< [6] overide clock enable signal from epit - clock will not be gated based on epit's signal 'ipg_enable_clk' .$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_GPT	include/regsccm.h	/^        unsigned MOD_EN_OV_GPT : 1; \/\/!< [5] overide clock enable signal from gpt - clock will not be gated based on gpt's signal 'ipg_enable_clk' .$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_GPU2D	include/regsccm.h	/^        unsigned MOD_EN_OV_GPU2D : 1; \/\/!< [10] overide clock enable signal from gpu2d - clock will not be gated based on gpu2d's signal 'gpu2d_busy' .$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_GPU3D	include/regsccm.h	/^        unsigned MOD_EN_OV_GPU3D : 1; \/\/!< [11] overide clock enable signal from gpu3d - clock will not be gated based on gpu3d's signal.$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_VDOA	include/regsccm.h	/^        unsigned MOD_EN_OV_VDOA : 1; \/\/!< [4] overide clock enable signal from vdoa - clock will not be gated based on vdoa signal.$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_OV_VPU	include/regsccm.h	/^        unsigned MOD_EN_OV_VPU : 1; \/\/!< [9] overide clock enable signal from vpu- clock will not be gated based on vpu's signal 'vpu_idle' .$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MOD_EN_USDHC	include/regsccm.h	/^        unsigned MOD_EN_USDHC : 1; \/\/!< [7] overide clock enable signal from usdhc.$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
MSG_IOCTL_FLASH_EN	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_EN,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_FLASH_ERASE	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_ERASE = 0x30,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_FLASH_QPI_ENABLE	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_QPI_ENABLE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_FLASH_READ_ID	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_READ_ID,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_FLASH_STATUS	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_STATUS,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_FLASH_WRITE_ENABLE	include/vworks_ioctl.h	/^	MSG_IOCTL_FLASH_WRITE_ENABLE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_ADAPTOR_EQUIP	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_ADAPTOR_EQUIP,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_AED_PWR_EN_CNTL	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_AED_PWR_EN_CNTL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_AED_PWR_EN_STATUS	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_AED_PWR_EN_STATUS,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_AP_BUTTON	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_AP_BUTTON,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_BOOT_END	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_BOOT_END,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_BOOT_LED_RST_CTRL	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_BOOT_LED_RST_CTRL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_B_CHARGING_STAT	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_B_CHARGING_STAT,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_B_CHG_EN	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_B_CHG_EN,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_B_CHG_FULL	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_B_CHG_FULL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_B_CHG_RESTORE	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_B_CHG_RESTORE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_B_POWER_GOOD	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_B_POWER_GOOD,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_HW_VER	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_HW_VER = 0x40,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_OLED_A0	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_OLED_A0,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_OLED_RESET	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_OLED_RESET,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_OLED_SS	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_OLED_SS,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_PHY_RESET	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_PHY_RESET,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_PMIC_RST	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_PMIC_RST = 0x50,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_PWR_BUTTON	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_PWR_BUTTON,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_PWR_LED_CTRL	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_PWR_LED_CTRL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_PWR_OFF	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_PWR_OFF,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_RISC_ACTIVE	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_RISC_ACTIVE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_TETHER_EQUIP	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_TETHER_EQUIP,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_UART1_TX_EN	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_UART1_TX_EN,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_GPIO_VDD_CORE_ENABLE	include/vworks_ioctl.h	/^	MSG_IOCTL_GPIO_VDD_CORE_ENABLE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_CLK_EN	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_CLK_EN,										$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_READ,								\/\/0x20$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_READ_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_READ_ALL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_READ_FLOAT_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_READ_FLOAT_ALL,						\/\/TI  ()	$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_WRITE,							$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_WRITE_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_WRITE_ALL,													$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DAC_SPI_WRITE_FLOAT_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DAC_SPI_WRITE_FLOAT_ALL,						\/\/TI  ()$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DATA_BIT_ALIGNMENT	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DATA_BIT_ALIGNMENT,	$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DATA_BIT_ALIGN_TEST	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DATA_BIT_ALIGN_TEST,		$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DATA_DELAY_CMP	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DATA_DELAY_CMP,								$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DATA_SYNC	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DATA_SYNC,									$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_DISCOVERY	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_DISCOVERY,									\/\/TI, ADI  	$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_GAIN_TYPE_SET	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_GAIN_TYPE_SET,								\/\/TI, ADI $/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_INFO	include/vworks_ioctl.h	/^    MSG_IOCTL_ROIC_INFO,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_INITIAL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_INITIAL,										$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_POWERSAVE_OFF	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_POWERSAVE_OFF,	$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_POWERSAVE_ON	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_POWERSAVE_ON,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_REG_SPI_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_REG_SPI_READ,								$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_REG_SPI_READ_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_REG_SPI_READ_ALL,							$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_REG_SPI_WRITE	include/vworks_ioctl.h	/^    MSG_IOCTL_ROIC_REG_SPI_WRITE,								$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_REG_SPI_WRITE_ALL	include/vworks_ioctl.h	/^    MSG_IOCTL_ROIC_REG_SPI_WRITE_ALL,										$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_RESET	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_RESET,										$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_SELFTEST	include/vworks_ioctl.h	/^    MSG_IOCTL_ROIC_SELFTEST,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_ROIC_SET_PREREQUISITE	include/vworks_ioctl.h	/^	MSG_IOCTL_ROIC_SET_PREREQUISITE,							\/\/TI, ADI  						$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_RO_PWR_EN	include/vworks_ioctl.h	/^    MSG_IOCTL_RO_PWR_EN,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_ACC_GYRO_REG_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_ACC_GYRO_REG_READ,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_ACC_GYRO_REG_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_ACC_GYRO_REG_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_ADC_READ_ALL	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_ADC_READ_ALL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_ADC_READ_SEL	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_ADC_READ_SEL,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_ADC_READ_TEST	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_ADC_READ_TEST,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_EEPROM_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_EEPROM_READ,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_EEPROM_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_EEPROM_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_FRAM_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_FRAM_READ,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_FRAM_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_FRAM_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_MICOM_PROGRAM_ENABLE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_MICOM_PROGRAM_ENABLE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_MICOM_RESET	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_MICOM_RESET,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_MICOM_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_MICOM_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_OLED_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_OLED_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_POTENTIOMETER_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_POTENTIOMETER_WRITE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_RX	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_RX,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_TRANSFER	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_TRANSFER = 0x60,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_SPI_TX	include/vworks_ioctl.h	/^	MSG_IOCTL_SPI_TX,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TFT_AED_ROIC_CTRL	include/vworks_ioctl.h	/^	MSG_IOCTL_TFT_AED_ROIC_CTRL,								$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_CLEAR	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_CLEAR,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_ENABLE_IRQ	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_ENABLE_IRQ,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_EXP_OK	include/vworks_ioctl.h	/^	MSG_IOCTL_TG_EXP_OK,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_EXP_REQ	include/vworks_ioctl.h	/^	MSG_IOCTL_TG_EXP_REQ = 0x70,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_FPGA_CONFIG	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_FPGA_CONFIG,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_FPGA_DONE	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_FPGA_DONE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_IMMEDIATE_TRANSFER	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_IMMEDIATE_TRANSFER,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_INTERRUPT_ENABLE	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_INTERRUPT_ENABLE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_LINE_COUNT	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_LINE_COUNT,							$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_LOAD_CAL_DATA	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_LOAD_CAL_DATA,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_POWER_MODE	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_POWER_MODE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_PWR_EN	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_PWR_EN,										\/\/0x10$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_QUEUE_BUFFER_SIZE	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_QUEUE_BUFFER_SIZE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_READOUT_DONE	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_READOUT_DONE,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_READOUT_DONE_CLEAR	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_READOUT_DONE_CLEAR,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_REG_READ	include/vworks_ioctl.h	/^	MSG_IOCTL_TG_REG_READ,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_REG_WRITE	include/vworks_ioctl.h	/^	MSG_IOCTL_TG_REG_WRITE=0x00,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_REG_WRITE_DUMP	include/vworks_ioctl.h	/^	MSG_IOCTL_TG_REG_WRITE_DUMP,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_SET_MODEL_AND_INIT	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_SET_MODEL_AND_INIT,$/;"	e	enum:_DRIVER_MSGS
MSG_IOCTL_TG_TIME	include/vworks_ioctl.h	/^    MSG_IOCTL_TG_TIME,$/;"	e	enum:_DRIVER_MSGS
MST	include/regssdmaarm.h	/^        unsigned MST : 1; \/\/!< [7] This flag is raised when the OnCE is controlled from the ARM platform peripheral interface.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
MUM	include/regseim.h	/^        unsigned MUM : 1; \/\/!< [3] Multiplexed Mode.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
MUX16_BYP_GRANT	include/regseim.h	/^        unsigned MUX16_BYP_GRANT : 1; \/\/!< [12] Muxed 16 bypass grant.$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
NCP	include/regssdmaarm.h	/^        unsigned NCP : 3; \/\/!< [15:13] The Next Channel Priority gives the next pending channel priority.$/;"	m	struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
NCR	include/regssdmaarm.h	/^        unsigned NCR : 5; \/\/!< [12:8] The Next Channel Register indicates the number of the next scheduled pending channel with the highest priority.$/;"	m	struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
NON_LINE	include/fpga_reg_def.h	/^			u16	NON_LINE		: 1;        \/* BIT1		: non-line trigger		*\/			$/;"	m	struct:_fpga_reg::__anon11::__anon12
NON_TRIG	include/fpga_reg_def.h	/^			u16	NON_TRIG		: 1;        \/* BIT8		: non line trigger		*\/		$/;"	m	struct:_fpga_reg::__anon9::__anon10
NUM0	include/regssdmaarm.h	/^        unsigned NUM0 : 6; \/\/!< [5:0] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
NUM1	include/regssdmaarm.h	/^        unsigned NUM1 : 6; \/\/!< [13:8] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
NUM2	include/regssdmaarm.h	/^        unsigned NUM2 : 6; \/\/!< [21:16] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
NUM3	include/regssdmaarm.h	/^        unsigned NUM3 : 6; \/\/!< [29:24] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
NUM4	include/regssdmaarm.h	/^        unsigned NUM4 : 6; \/\/!< [5:0] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
NUM5	include/regssdmaarm.h	/^        unsigned NUM5 : 6; \/\/!< [13:8] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
NUM6	include/regssdmaarm.h	/^        unsigned NUM6 : 6; \/\/!< [21:16] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
NUM7	include/regssdmaarm.h	/^        unsigned NUM7 : 6; \/\/!< [29:24] Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number i .$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
NUM_CFG	fpga_drv/eim_ifc.h	/^    NUM_CFG$/;"	e	enum:eim_cfg_e
OBSRV_BASE_ADDR	include/soc_memory_map.h	216;"	d
OBS_EN	include/regsccm.h	/^        unsigned OBS_EN : 1; \/\/!< [13] observability enable bit.$/;"	m	struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
OBS_SPARE_OUTPUT_0_SEL	include/regsccm.h	/^        unsigned OBS_SPARE_OUTPUT_0_SEL : 5; \/\/!< [12:8] Selection of the signal to be generated on obs_output_0 (output of CCM) for observability on the pads.$/;"	m	struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
OBS_SPARE_OUTPUT_1_SEL	include/regsccm.h	/^        unsigned OBS_SPARE_OUTPUT_1_SEL : 4; \/\/!< [7:4] Selection of the signal to be generated on obs_output_1 (output of CCM) for observability on the pads.$/;"	m	struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
OBS_SPARE_OUTPUT_2_SEL	include/regsccm.h	/^        unsigned OBS_SPARE_OUTPUT_2_SEL : 4; \/\/!< [3:0] Selection of the signal to be generated on obs_output_2 (output of CCM) for observability on the pads.$/;"	m	struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
OCOTP_BASE_ADDR	include/soc_memory_map.h	190;"	d
OCRAM_BASE_ADDR	include/soc_memory_map.h	42;"	d
OCRAM_END_ADDR	include/soc_memory_map.h	43;"	d
ODR	include/regssdmaarm.h	/^        unsigned ODR : 1; \/\/!< [9] This flag is raised when the SDMA has entered debug mode after a OnCE debug request.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
OEA	include/regseim.h	/^        unsigned OEA : 3; \/\/!< [14:12] OE Assertion.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
OEN	include/regseim.h	/^        unsigned OEN : 3; \/\/!< [10:8] OE Negation.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
OFFSET	include/fpga_reg_def.h	/^			u16	OFFSET      	: 1;        \/* BIT2		: offset trigger		*\/	$/;"	m	struct:_fpga_reg::__anon11::__anon12
OFFSET_CAP	include/fpga_reg_def.h	/^			u16	OFFSET_CAP   	: 1;        \/* BIT5		: offset capture		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
OLED_A0	include/reg_def.h	219;"	d
OLED_RST	include/reg_def.h	218;"	d
OLED_SPI_CLK	include/reg_def.h	215;"	d
OLED_SPI_MOSI	include/reg_def.h	216;"	d
OLED_SS	include/reg_def.h	217;"	d
ONCE_CMD	include/regssdmaarm.h	/^    volatile hw_sdmaarm_once_cmd_t ONCE_CMD; \/\/!< OnCE Command Register$/;"	m	struct:_hw_sdmaarm
ONCE_DATA	include/regssdmaarm.h	/^    volatile hw_sdmaarm_once_data_t ONCE_DATA; \/\/!< OnCE Data Register$/;"	m	struct:_hw_sdmaarm
ONCE_ENB	include/regssdmaarm.h	/^    volatile hw_sdmaarm_once_enb_t ONCE_ENB; \/\/!< OnCE Enable$/;"	m	struct:_hw_sdmaarm
ONCE_INSTR	include/regssdmaarm.h	/^    volatile hw_sdmaarm_once_instr_t ONCE_INSTR; \/\/!< OnCE Instruction Register$/;"	m	struct:_hw_sdmaarm
ONCE_STAT	include/regssdmaarm.h	/^    volatile hw_sdmaarm_once_stat_t ONCE_STAT; \/\/!< OnCE Status Register$/;"	m	struct:_hw_sdmaarm
OPENVG_BASE_ADDR	include/soc_memory_map.h	76;"	d
OPENVG_END_ADDR	include/soc_memory_map.h	77;"	d
OP_FLUSH	include/fpga_reg_def.h	/^			u16	OP_FLUSH		: 1;	    \/* BIT15	: op flush		*\/								$/;"	m	struct:_fpga_reg::__anon9::__anon10
OSCNT	include/regsccm.h	/^        unsigned OSCNT : 8; \/\/!< [7:0] Oscillator ready counter value.$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
OUTPUT	include/reg_def.h	25;"	d
PAS_TRIG	include/fpga_reg_def.h	/^			u16	PAS_TRIG		: 1;        \/* BIT7		: passive line trigger		*\/	$/;"	m	struct:_fpga_reg::__anon9::__anon10
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
PAT	include/regseim.h	/^        unsigned PAT : 3; \/\/!< [14:12] Page Access Time.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
PCIE_AXI_CLK_SEL	include/regsccm.h	/^        unsigned PCIE_AXI_CLK_SEL : 1; \/\/!< [10] Selector for pcie_axi clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
PCIE_BASE_ADDR	include/soc_memory_map.h	45;"	d
PCIE_END_ADDR	include/soc_memory_map.h	46;"	d
PCIE_RST	include/reg_def.h	248;"	d
PDF_307M_DIS_MASK	include/regsccm.h	/^        unsigned PDF_307M_DIS_MASK : 1; \/\/!< [10] Mask of 307M PFD auto-disable.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PDF_396M_DIS_MASK	include/regsccm.h	/^        unsigned PDF_396M_DIS_MASK : 1; \/\/!< [9] Mask of 396M PFD auto-disable.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PDF_508M_DIS_MASK	include/regsccm.h	/^        unsigned PDF_508M_DIS_MASK : 1; \/\/!< [12] Mask of 508M PFD auto-disable.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PDF_528M_DIS_MASK	include/regsccm.h	/^        unsigned PDF_528M_DIS_MASK : 1; \/\/!< [11] Mask of 528M PFD auto-disable.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PDF_540M_DIS_MASK	include/regsccm.h	/^        unsigned PDF_540M_DIS_MASK : 1; \/\/!< [15] Mask of 540M PFD auto-disable.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PERCLK_PODF	fpga_drv/driver.c	/^        unsigned PERCLK_PODF : 6; \/\/!< [5:0] Divider for perclk podf.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
PERCLK_PODF	include/regsccm.h	/^        unsigned PERCLK_PODF : 6; \/\/!< [5:0] Divider for perclk podf.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
PERFMON1_BASE_ADDR	include/soc_memory_map.h	192;"	d
PERFMON2_BASE_ADDR	include/soc_memory_map.h	193;"	d
PERFMON3_BASE_ADDR	include/soc_memory_map.h	194;"	d
PERIPH2_CLK2_PODF	include/regsccm.h	/^        unsigned PERIPH2_CLK2_PODF : 3; \/\/!< [2:0] Divider for periph2_clk2 podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
PERIPH2_CLK2_SEL	include/regsccm.h	/^        unsigned PERIPH2_CLK2_SEL : 1; \/\/!< [20] Selector for periph2_clk2 clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
PERIPH2_CLK_SEL	include/regsccm.h	/^        unsigned PERIPH2_CLK_SEL : 1; \/\/!< [26] Selector for peripheral2 main clock (source of mmdc_ch1_axi_clk_root ).$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
PERIPH2_CLK_SEL_BUSY	include/regsccm.h	/^        unsigned PERIPH2_CLK_SEL_BUSY : 1; \/\/!< [3] Busy indicator for periph2_clk_sel mux control.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
PERIPH2_CLK_SEL_LOADED	include/regsccm.h	/^        unsigned PERIPH2_CLK_SEL_LOADED : 1; \/\/!< [19] Interrupt ipi_int_1 generated due to frequency change of periph2_clk_sel$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
PERIPH_CLK2_PODF	include/regsccm.h	/^        unsigned PERIPH_CLK2_PODF : 3; \/\/!< [29:27] Divider for periph2 clock podf.$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
PERIPH_CLK2_SEL	include/regsccm.h	/^        unsigned PERIPH_CLK2_SEL : 2; \/\/!< [13:12] Selector for peripheral clk2 clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
PERIPH_CLK_SEL	include/regsccm.h	/^        unsigned PERIPH_CLK_SEL : 1; \/\/!< [25] Selector for peripheral main clock (source of mmdc_ch0_axi_clk_root).$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
PERIPH_CLK_SEL_BUSY	include/regsccm.h	/^        unsigned PERIPH_CLK_SEL_BUSY : 1; \/\/!< [5] Busy indicator for periph_clk_sel mux control.$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
PERIPH_CLK_SEL_LOADED	include/regsccm.h	/^        unsigned PERIPH_CLK_SEL_LOADED : 1; \/\/!< [22] Interrupt ipi_int_1 generated due to update of periph_clk_sel.$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
PHY_RESET	include/reg_def.h	250;"	d
PLL1_SW_CLK_SEL	include/regsccm.h	/^        unsigned PLL1_SW_CLK_SEL : 1; \/\/!< [2] Selects source to generate pll1_sw_clk.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PLL2_SW_CLK_SEL	include/regsccm.h	/^        unsigned PLL2_SW_CLK_SEL : 1; \/\/!< [1] Selects source to generate pll2_sw_clk.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PLL3_SW_CLK_SEL	include/regsccm.h	/^        unsigned PLL3_SW_CLK_SEL : 1; \/\/!< [0] Selects source to generate pll3_sw_clk.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
PMIC_DELAY_SCALER	include/regsccm.h	/^        unsigned PMIC_DELAY_SCALER : 1; \/\/!< [0] Defines clock dividion of clock for stby_count (pmic delay counter)$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
PMIC_RST	include/reg_def.h	221;"	d
PMU0_BASE_ADDR	include/soc_memory_map.h	96;"	d
PMU1_BASE_ADDR	include/soc_memory_map.h	98;"	d
PMU2_BASE_ADDR	include/soc_memory_map.h	100;"	d
PMU3_BASE_ADDR	include/soc_memory_map.h	102;"	d
POWER_DOWN	chip_adi_adas1256_drv/driver.c	51;"	d	file:
POWER_LED	include/reg_def.h	307;"	d
POWER_UP	chip_adi_adas1256_drv/driver.c	50;"	d	file:
PRE_PERIPH2_CLK_SEL	include/regsccm.h	/^        unsigned PRE_PERIPH2_CLK_SEL : 2; \/\/!< [22:21] Selector for pre_periph2 clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
PRE_PERIPH_CLK_SEL	include/regsccm.h	/^        unsigned PRE_PERIPH_CLK_SEL : 2; \/\/!< [19:18] Selector for pre_periph clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
PRIVATE_TIMERS_WD_BASE_ADDR	include/soc_memory_map.h	211;"	d
PST	include/regssdmaarm.h	/^        unsigned PST : 4; \/\/!< [15:12] The Processor Status bits reflect the state of the SDMA RISC engine.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
PSW	include/regssdmaarm.h	/^    volatile hw_sdmaarm_psw_t PSW; \/\/!< Schedule Status$/;"	m	struct:_hw_sdmaarm
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
PSZ	include/regseim.h	/^        unsigned PSZ : 4; \/\/!< [31:28] Page Size.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
PTM0_BASE_ADDR	include/soc_memory_map.h	107;"	d
PTM1_BASE_ADDR	include/soc_memory_map.h	109;"	d
PTM2_BASE_ADDR	include/soc_memory_map.h	110;"	d
PTM3_BASE_ADDR	include/soc_memory_map.h	111;"	d
PTM_BASE_ADDR	include/soc_memory_map.h	108;"	d
PWM1_BASE_ADDR	include/soc_memory_map.h	134;"	d
PWM2_BASE_ADDR	include/soc_memory_map.h	135;"	d
PWM3_BASE_ADDR	include/soc_memory_map.h	136;"	d
PWM4_BASE_ADDR	include/soc_memory_map.h	137;"	d
PWR_BUTTON	include/reg_def.h	306;"	d
PWR_BUTTON_BIT	gpio_drv/driver.c	46;"	d	file:
PWR_OFF	include/reg_def.h	283;"	d
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RADVA	include/regseim.h	/^        unsigned RADVA : 3; \/\/!< [22:20] ADV Assertion.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RADVN	include/regseim.h	/^        unsigned RADVN : 3; \/\/!< [18:16] ADV Negation.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RAL	include/regseim.h	/^        unsigned RAL : 1; \/\/!< [19] Read ADV Low.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RBC_EN	include/regsccm.h	/^        unsigned RBC_EN : 1; \/\/!< [27] Enable for REG_BYPASS_COUNTER.$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RBE	include/regseim.h	/^        unsigned RBE : 1; \/\/!< [3] Read BE enable.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RBEA	include/regseim.h	/^        unsigned RBEA : 3; \/\/!< [6:4] Read BE Assertion.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RBEN	include/regseim.h	/^        unsigned RBEN : 3; \/\/!< [2:0] Read BE Negation.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RCR1	fpga_drv/eim.h	/^    volatile hw_eim_cs0rcr1_t RCR1; \/\/!< Chip Select n Read Configuration Register 1$/;"	m	struct:__anon1
RCR1_OEA	fpga_drv/eim_ifc.h	/^    RCR1_OEA,$/;"	e	enum:eim_cfg_e
RCR1_OEN	fpga_drv/eim_ifc.h	/^    RCR1_OEN,$/;"	e	enum:eim_cfg_e
RCR1_RADVA	fpga_drv/eim_ifc.h	/^    RCR1_RADVA,$/;"	e	enum:eim_cfg_e
RCR1_RADVN	fpga_drv/eim_ifc.h	/^    RCR1_RADVN,$/;"	e	enum:eim_cfg_e
RCR1_RAL	fpga_drv/eim_ifc.h	/^    RCR1_RAL,$/;"	e	enum:eim_cfg_e
RCR1_RCSA	fpga_drv/eim_ifc.h	/^    RCR1_RCSA,$/;"	e	enum:eim_cfg_e
RCR1_RCSN	fpga_drv/eim_ifc.h	/^    RCR1_RCSN,                  \/\/RCR1$/;"	e	enum:eim_cfg_e
RCR1_RWSC	fpga_drv/eim_ifc.h	/^    RCR1_RWSC,$/;"	e	enum:eim_cfg_e
RCR2	fpga_drv/eim.h	/^    volatile hw_eim_cs0rcr2_t RCR2; \/\/!< Chip Select n Read Configuration Register 2$/;"	m	struct:__anon1
RCR2_APR	fpga_drv/eim_ifc.h	/^    RCR2_APR,$/;"	e	enum:eim_cfg_e
RCR2_PAT	fpga_drv/eim_ifc.h	/^    RCR2_PAT,$/;"	e	enum:eim_cfg_e
RCR2_RBE	fpga_drv/eim_ifc.h	/^    RCR2_RBE,$/;"	e	enum:eim_cfg_e
RCR2_RBEA	fpga_drv/eim_ifc.h	/^    RCR2_RBEA,$/;"	e	enum:eim_cfg_e
RCR2_RBEN	fpga_drv/eim_ifc.h	/^    RCR2_RBEN,                  \/\/RCR2$/;"	e	enum:eim_cfg_e
RCR2_RL	fpga_drv/eim_ifc.h	/^    RCR2_RL,$/;"	e	enum:eim_cfg_e
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RCSA	include/regseim.h	/^        unsigned RCSA : 3; \/\/!< [6:4] Read CS Assertion.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RCSN	include/regseim.h	/^        unsigned RCSN : 3; \/\/!< [2:0] Read CS Negation.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RCV	include/regssdmaarm.h	/^        unsigned RCV : 1; \/\/!< [11] After each write access to the real time buffer (RTB), the RCV bit is set.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
RDY_PUT	include/fpga_reg_def.h	/^			u16	RDY_PUT			: 1;		\/* BIT0		: ready to put line		*\/$/;"	m	struct:_fpga_reg::__anon7::__anon8
READ_DONE	include/fpga_reg_def.h	/^			u16	READ_DONE		: 1;	    \/* BIT11	: read-out done		*\/		$/;"	m	struct:_fpga_reg::__anon7::__anon8
READ_OUT	include/fpga_reg_def.h	/^			u16	READ_OUT		: 1;	    \/* BIT13	: read out		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
READ_OUT_DONE	include/fpga_reg_def.h	/^			u16	READ_OUT_DONE	: 1;	    \/* BIT14	: read out done		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
READ_OUT_START	include/fpga_reg_def.h	/^			u16 READ_OUT_START	: 1;	    \/* BIT12	: read out start		*\/$/;"	m	struct:_fpga_reg::__anon9::__anon10
READ_START	include/fpga_reg_def.h	/^			u16	READ_START		: 1;        \/* BIT10	: read-out start		*\/		$/;"	m	struct:_fpga_reg::__anon7::__anon8
REF_EN_B	include/regsccm.h	/^        unsigned REF_EN_B : 1; \/\/!< [0] Status of the value of CCM_REF_EN_B output of ccm$/;"	m	struct:_hw_ccm_csr::_hw_ccm_csr_bitfields
REGS_BASE	include/regs.h	73;"	d
REGS_CCM_BASE	include/regsccm.h	72;"	d
REGS_EIM_BASE	include/regseim.h	82;"	d
REGS_SDMAARM_BASE	include/regssdmaarm.h	68;"	d
REG_BYPASS_COUNT	include/regsccm.h	/^        unsigned REG_BYPASS_COUNT : 6; \/\/!< [26:21] Counter for analog_reg_bypass signal assertion after standby voltage request by pmic_vstby_req.$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
REG_CSCFG_MAX_DSZ	fpga_drv/eim.h	55;"	d
REG_CSCFG_MIN_DSZ	fpga_drv/eim.h	56;"	d
RESCHED	include/regssdmaarm.h	/^        unsigned RESCHED : 1; \/\/!< [1] When set, this bit forces the SDMA to reschedule as if a script had executed a done instruction.$/;"	m	struct:_hw_sdmaarm_reset::_hw_sdmaarm_reset_bitfields
RESERVED0	fpga_drv/driver.c	/^        unsigned RESERVED0 : 4; \/\/!< [9:6] Reserved$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 10; \/\/!< [15:6] Reserved$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 14; \/\/!< [31:18] Reserved$/;"	m	struct:_hw_ccm_chsccdr::_hw_ccm_chsccdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 16; \/\/!< [15:0] Reserved$/;"	m	struct:_hw_ccm_ccdr::_hw_ccm_ccdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 18; \/\/!< [31:14] Reserved$/;"	m	struct:_hw_ccm_ctor::_hw_ccm_ctor_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 1; \/\/!< [18] Reserved$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 1; \/\/!< [1] Reserved$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 29; \/\/!< [31:3] Reserved$/;"	m	struct:_hw_ccm_cacrr::_hw_ccm_cacrr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 2; \/\/!< [1:0] Reserved$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 2; \/\/!< [4:3] Reserved$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 32; \/\/!< [31:0] Reserved$/;"	m	struct:_hw_ccm_cwdr::_hw_ccm_cwdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 3; \/\/!< [15:13] Reserved$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 4; \/\/!< [11:8] Reserved$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 4; \/\/!< [15:12] Reserved$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 4; \/\/!< [3:0] Reserved$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 4; \/\/!< [4:1] Reserved.$/;"	m	struct:_hw_ccm_csr::_hw_ccm_csr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 4; \/\/!< [9:6] Reserved$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 5; \/\/!< [10:6] Reserved.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 5; \/\/!< [5:1] Reserved$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 5; \/\/!< [5:1] Reserved$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 5; \/\/!< [7:3] Reserved$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 7; \/\/!< [15:9] Reserved$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 7; \/\/!< [6:0] Reserved$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
RESERVED0	include/regsccm.h	/^        unsigned RESERVED0 : 9; \/\/!< [8:0] Reserved$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_dsr::_hw_eim_dsr_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 27; \/\/!< [31:5] Reserved$/;"	m	struct:_hw_eim_wiar::_hw_eim_wiar_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 2; \/\/!< [7:6] Reserved$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs0wcr2::_hw_eim_cs0wcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs1wcr2::_hw_eim_cs1wcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs2wcr2::_hw_eim_cs2wcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs3wcr2::_hw_eim_cs3wcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs4wcr2::_hw_eim_cs4wcr2_bitfields
RESERVED0	include/regseim.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_eim_cs5wcr2::_hw_eim_cs5wcr2_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_sdmaarm_evt_mirror2::_hw_sdmaarm_evt_mirror2_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_sdmaarm_once_instr::_hw_sdmaarm_once_instr_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_sdmaarm_psw::_hw_sdmaarm_psw_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 17; \/\/!< [31:15] Reserved$/;"	m	struct:_hw_sdmaarm_chn0addr::_hw_sdmaarm_chn0addr_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 18; \/\/!< [31:14] Reserved$/;"	m	struct:_hw_sdmaarm_illinstaddr::_hw_sdmaarm_illinstaddr_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 28; \/\/!< [31:4] Reserved$/;"	m	struct:_hw_sdmaarm_once_cmd::_hw_sdmaarm_once_cmd_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 29; \/\/!< [31:3] Reserved$/;"	m	struct:_hw_sdmaarm_sdma_chnprin::_hw_sdmaarm_sdma_chnprin_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 2; \/\/!< [3:2] Reserved$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 30; \/\/!< [31:2] Reserved$/;"	m	struct:_hw_sdmaarm_reset::_hw_sdmaarm_reset_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 30; \/\/!< [31:2] Reserved$/;"	m	struct:_hw_sdmaarm_sdma_lock::_hw_sdmaarm_sdma_lock_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 31; \/\/!< [31:1] Reserved$/;"	m	struct:_hw_sdmaarm_once_enb::_hw_sdmaarm_once_enb_bitfields
RESERVED0	include/regssdmaarm.h	/^        unsigned RESERVED0 : 4; \/\/!< [6:3] Reserved$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
RESERVED1	fpga_drv/driver.c	/^        unsigned RESERVED1 : 1; \/\/!< [26] Reserved$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 10; \/\/!< [16:7] Reserved$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 10; \/\/!< [16:7] Reserved$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 13; \/\/!< [31:19] Reserved$/;"	m	struct:_hw_ccm_cscdr3::_hw_ccm_cscdr3_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 14; \/\/!< [31:18] Reserved$/;"	m	struct:_hw_ccm_ccdr::_hw_ccm_ccdr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 15; \/\/!< [31:17] Reserved$/;"	m	struct:_hw_ccm_cdhipr::_hw_ccm_cdhipr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 16; \/\/!< [27:12] Reserved$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 1; \/\/!< [26] Reserved$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 1; \/\/!< [3] Reserved$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 26; \/\/!< [31:6] Reserved$/;"	m	struct:_hw_ccm_csr::_hw_ccm_csr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 2; \/\/!< [14:13] Reserved.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 2; \/\/!< [15:14] Reserved$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 2; \/\/!< [9:8] Reserved$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 3; \/\/!< [15:13] Reserved$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 3; \/\/!< [24:22] Reserved$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 4; \/\/!< [15:12] Reserved$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 4; \/\/!< [31:28] Reserved$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 4; \/\/!< [3:0] Reserved.$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 5; \/\/!< [19:15] Reserved.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 5; \/\/!< [31:27] Reserved$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 7; \/\/!< [31:25] Reserved$/;"	m	struct:_hw_ccm_ccosr::_hw_ccm_ccosr_bitfields
RESERVED1	include/regsccm.h	/^        unsigned RESERVED1 : 7; \/\/!< [31:25] Reserved.$/;"	m	struct:_hw_ccm_cscdr2::_hw_ccm_cscdr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 1; \/\/!< [7] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 20; \/\/!< [31:12] Reserved$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
RESERVED1	include/regseim.h	/^        unsigned RESERVED1 : 2; \/\/!< [11:10] Reserved$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RESERVED1	include/regssdmaarm.h	/^        unsigned RESERVED1 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
RESERVED1	include/regssdmaarm.h	/^        unsigned RESERVED1 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
RESERVED1	include/regssdmaarm.h	/^        unsigned RESERVED1 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
RESERVED1	include/regssdmaarm.h	/^        unsigned RESERVED1 : 6; \/\/!< [10:5] Reserved$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
RESERVED2	fpga_drv/driver.c	/^        unsigned RESERVED2 : 1; \/\/!< [31] Reserved.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 1; \/\/!< [29] Reserved$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 1; \/\/!< [31] Reserved.$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [18:17] Reserved.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [20:19] Reserved$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [25:24] Reserved$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [25:24] Reserved$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_ccm_cbcdr::_hw_ccm_cbcdr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 2; \/\/!< [7:6] Reserved$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 4; \/\/!< [31:28] Reserved$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
RESERVED2	include/regsccm.h	/^        unsigned RESERVED2 : 7; \/\/!< [18:12] Reserved$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 16; \/\/!< [31:16] Reserved$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs0gcr2::_hw_eim_cs0gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs1gcr2::_hw_eim_cs1gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs2gcr2::_hw_eim_cs2gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs3gcr2::_hw_eim_cs3gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs4gcr2::_hw_eim_cs4gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_eim_cs5gcr2::_hw_eim_cs5gcr2_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED2	include/regseim.h	/^        unsigned RESERVED2 : 1; \/\/!< [11] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESERVED2	include/regssdmaarm.h	/^        unsigned RESERVED2 : 19; \/\/!< [31:13] Reserved$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
RESERVED2	include/regssdmaarm.h	/^        unsigned RESERVED2 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
RESERVED2	include/regssdmaarm.h	/^        unsigned RESERVED2 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 11; \/\/!< [15:5] Reserved.$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 11; \/\/!< [31:21] Reserved$/;"	m	struct:_hw_ccm_cscmr2::_hw_ccm_cscmr2_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 1; \/\/!< [20] Reserved$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 1; \/\/!< [31] Reserved$/;"	m	struct:_hw_ccm_cmeor::_hw_ccm_cmeor_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 4; \/\/!< [31:28] Reserved$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 5; \/\/!< [31:27] Reserved$/;"	m	struct:_hw_ccm_cimr::_hw_ccm_cimr_bitfields
RESERVED3	include/regsccm.h	/^        unsigned RESERVED3 : 5; \/\/!< [31:27] Reserved$/;"	m	struct:_hw_ccm_cisr::_hw_ccm_cisr_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED3	include/regseim.h	/^        unsigned RESERVED3 : 1; \/\/!< [15] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESERVED3	include/regssdmaarm.h	/^        unsigned RESERVED3 : 1; \/\/!< [31] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf1::_hw_sdmaarm_xtrig_conf1_bitfields
RESERVED3	include/regssdmaarm.h	/^        unsigned RESERVED3 : 1; \/\/!< [31] Reserved$/;"	m	struct:_hw_sdmaarm_xtrig_conf2::_hw_sdmaarm_xtrig_conf2_bitfields
RESERVED4	include/regsccm.h	/^        unsigned RESERVED4 : 15; \/\/!< [31:17] Reserved$/;"	m	struct:_hw_ccm_cgpr::_hw_ccm_cgpr_bitfields
RESERVED4	include/regsccm.h	/^        unsigned RESERVED4 : 2; \/\/!< [25:24] Reserved$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED4	include/regseim.h	/^        unsigned RESERVED4 : 1; \/\/!< [23] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESERVED5	include/regsccm.h	/^        unsigned RESERVED5 : 4; \/\/!< [31:28] Reserved$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RESERVED5	include/regseim.h	/^        unsigned RESERVED5 : 2; \/\/!< [31:30] Reserved$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
RESET	include/regssdmaarm.h	/^        unsigned RESET : 1; \/\/!< [0] When set, this bit causes the SDMA to be held in a software reset.$/;"	m	struct:_hw_sdmaarm_reset::_hw_sdmaarm_reset_bitfields
RESET	include/regssdmaarm.h	/^    volatile hw_sdmaarm_reset_t RESET; \/\/!< Reset Register$/;"	m	struct:_hw_sdmaarm
RETURN_CODE	include/func_error.h	/^} RETURN_CODE;$/;"	t	typeref:enum:_RETURN_CODE
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
RFL	include/regseim.h	/^        unsigned RFL : 1; \/\/!< [5] Read Fix Latency.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs0rcr2::_hw_eim_cs0rcr2_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs1rcr2::_hw_eim_cs1rcr2_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs2rcr2::_hw_eim_cs2rcr2_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs3rcr2::_hw_eim_cs3rcr2_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs4rcr2::_hw_eim_cs4rcr2_bitfields
RL	include/regseim.h	/^        unsigned RL : 2; \/\/!< [9:8] Read Latency.$/;"	m	struct:_hw_eim_cs5rcr2::_hw_eim_cs5rcr2_bitfields
ROIC_ADC_SEL_NUM	chip_adi_adas1256_drv/driver.c	65;"	d	file:
ROIC_BIT_SIZE	chip_adi_adas1256_drv/driver.c	48;"	d	file:
ROIC_CONFIG_REG_NUM	chip_adi_adas1256_drv/driver.c	68;"	d	file:
ROIC_DRIVER_NAME	include/driver_defs.h	11;"	d
ROIC_INSTANCE_NUM	chip_adi_adas1256_drv/driver.c	66;"	d	file:
ROIC_LINE_NUM	chip_ti_afe2256_drv/driver.c	49;"	d	file:
ROIC_LOWER_SIDE_NUM_MAX	chip_ti_afe2256_drv/driver.c	98;"	d	file:
ROIC_LOW_POWER	fpga_drv/driver.h	/^}ROIC_LOW_POWER;$/;"	t	typeref:enum:__anon4
ROIC_MAJOR_NUMBER	include/driver_defs.h	12;"	d
ROIC_MCLK_EN	include/reg_def.h	281;"	d
ROIC_POWER_MODE_EXPOSER	fpga_drv/isr_func.c	50;"	d	file:
ROIC_POWER_MODE_IDLE	fpga_drv/isr_func.c	48;"	d	file:
ROIC_REG_13_NAP_MODE_WITH_PLL_OFF	chip_ti_afe2256_drv/driver.c	93;"	d	file:
ROIC_REG_13_NAP_MODE_WITH_PLL_ON	chip_ti_afe2256_drv/driver.c	92;"	d	file:
ROIC_REG_13_NORMAL_MODE	chip_ti_afe2256_drv/driver.c	90;"	d	file:
ROIC_REG_13_POWER_DOWN_WITH_PLL_OFF	chip_ti_afe2256_drv/driver.c	95;"	d	file:
ROIC_REG_13_POWER_DOWN_WITH_PLL_ON	chip_ti_afe2256_drv/driver.c	94;"	d	file:
ROIC_REG_13_QUICK_WAKEUP	chip_ti_afe2256_drv/driver.c	91;"	d	file:
ROIC_SPI_NAME	chip_ti_afe2256_drv/driver.c	47;"	d	file:
ROIC_UPPER_SIDE_NUM_MAX	chip_ti_afe2256_drv/driver.c	97;"	d	file:
ROMCP_ARB_BASE_ADDR	include/soc_memory_map.h	48;"	d
ROMCP_ARB_END_ADDR	include/soc_memory_map.h	49;"	d
ROMCP_BASE_ADDR	include/soc_memory_map.h	186;"	d
RO_PWR_EN	include/reg_def.h	280;"	d
RSVD_INTERRUPT_16	include/irq_numbers.h	/^    RSVD_INTERRUPT_16 = 16, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_17	include/irq_numbers.h	/^    RSVD_INTERRUPT_17 = 17, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_18	include/irq_numbers.h	/^    RSVD_INTERRUPT_18 = 18, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_19	include/irq_numbers.h	/^    RSVD_INTERRUPT_19 = 19, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_20	include/irq_numbers.h	/^    RSVD_INTERRUPT_20 = 20, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_21	include/irq_numbers.h	/^    RSVD_INTERRUPT_21 = 21, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_22	include/irq_numbers.h	/^    RSVD_INTERRUPT_22 = 22, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_23	include/irq_numbers.h	/^    RSVD_INTERRUPT_23 = 23, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_24	include/irq_numbers.h	/^    RSVD_INTERRUPT_24 = 24, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_25	include/irq_numbers.h	/^    RSVD_INTERRUPT_25 = 25, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_26	include/irq_numbers.h	/^    RSVD_INTERRUPT_26 = 26, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_27	include/irq_numbers.h	/^    RSVD_INTERRUPT_27 = 27, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_28	include/irq_numbers.h	/^    RSVD_INTERRUPT_28 = 28, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_29	include/irq_numbers.h	/^    RSVD_INTERRUPT_29 = 29, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_30	include/irq_numbers.h	/^    RSVD_INTERRUPT_30 = 30, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RSVD_INTERRUPT_31	include/irq_numbers.h	/^    RSVD_INTERRUPT_31 = 31, \/\/!< Reserved.$/;"	e	enum:_imx_interrupts
RTDOBS	include/regssdmaarm.h	/^        unsigned RTDOBS : 1; \/\/!< [11] Indicates if Real-Time Debug pins are used: They do not toggle by default in order to reduce power consumption.$/;"	m	struct:_hw_sdmaarm_config::_hw_sdmaarm_config_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs0rcr1::_hw_eim_cs0rcr1_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs1rcr1::_hw_eim_cs1rcr1_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs2rcr1::_hw_eim_cs2rcr1_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs3rcr1::_hw_eim_cs3rcr1_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs4rcr1::_hw_eim_cs4rcr1_bitfields
RWSC	include/regseim.h	/^        unsigned RWSC : 6; \/\/!< [29:24] Read Wait State Control.$/;"	m	struct:_hw_eim_cs5rcr1::_hw_eim_cs5rcr1_bitfields
SBYOS	include/regsccm.h	/^        unsigned SBYOS : 1; \/\/!< [6] Standby clock oscillator bit.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
SCU_BASE_ADDR	include/soc_memory_map.h	208;"	d
SDMA_BASE_ADDR	include/soc_memory_map.h	162;"	d
SDMA_CHNPRIn	include/regssdmaarm.h	/^    volatile hw_sdmaarm_sdma_chnprin_t SDMA_CHNPRIn[32]; \/\/!< Channel Priority Registers$/;"	m	struct:_hw_sdmaarm
SDMA_IPS_HOST_BASE_ADDR	include/soc_memory_map.h	163;"	d
SDMA_LOCK	include/regssdmaarm.h	/^    volatile hw_sdmaarm_sdma_lock_t SDMA_LOCK; \/\/!< SDMA LOCK$/;"	m	struct:_hw_sdmaarm
SECT_PROTECT	flash_spi_drv/driver.c	/^			u8	SECT_PROTECT	: 1;        \/* BIT6		: sector protect		*\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
SHORT_CMD_LEN	spi_drv/driver.c	464;"	d	file:
SMI_INT	spi_drv/driver.h	19;"	d
SMSZ	include/regssdmaarm.h	/^        unsigned SMSZ : 1; \/\/!< [14] The bit 14 (Scratch Memory Size) determines if scratch memory must be available after every channel context.$/;"	m	struct:_hw_sdmaarm_chn0addr::_hw_sdmaarm_chn0addr_bitfields
SNVS_BASE_ADDR	include/soc_memory_map.h	154;"	d
SOFFSET_FRAME	include/fpga_reg_def.h	/^			u16 SOFFSET_FRAME	: 1;		\/* BIT6		: double readout offset  , offset frame   *\/$/;"	m	struct:_fpga_reg::__anon11::__anon12
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
SP	include/regseim.h	/^        unsigned SP : 1; \/\/!< [19] Supervisor Protect.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
SPBA_BASE_ADDR	include/soc_memory_map.h	128;"	d
SPDIF0_CLK_PODF	include/regsccm.h	/^        unsigned SPDIF0_CLK_PODF : 3; \/\/!< [24:22] Divider for spdif0 clock podf.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF0_CLK_PRED	include/regsccm.h	/^        unsigned SPDIF0_CLK_PRED : 3; \/\/!< [27:25] Divider for spdif0 clock pred.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF0_CLK_SEL	include/regsccm.h	/^        unsigned SPDIF0_CLK_SEL : 2; \/\/!< [21:20] Selector for spdif0 clock multiplexer$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF1_CLK_PODF	include/regsccm.h	/^        unsigned SPDIF1_CLK_PODF : 3; \/\/!< [11:9] Divider for spdif1 clock podf.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF1_CLK_PRED	include/regsccm.h	/^        unsigned SPDIF1_CLK_PRED : 3; \/\/!< [14:12] Divider for spdif1 clock pred.$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF1_CLK_SEL	include/regsccm.h	/^        unsigned SPDIF1_CLK_SEL : 2; \/\/!< [8:7] Selector for spdif1 clock multiplexer$/;"	m	struct:_hw_ccm_cdcdr::_hw_ccm_cdcdr_bitfields
SPDIF_BASE_ADDR	include/soc_memory_map.h	116;"	d
SPI_ADC	include/vworks_ioctl.h	/^	SPI_ADC,$/;"	e	enum:_SPI_ADDR
SPI_ADDR	include/vworks_ioctl.h	/^}SPI_ADDR;$/;"	t	typeref:enum:_SPI_ADDR
SPI_APD1_BIAS_POT	spi_drv/driver.c	30;"	d	file:
SPI_APD1_OFFSET_POT	spi_drv/driver.c	31;"	d	file:
SPI_APD2_BIAS_POT	spi_drv/driver.c	32;"	d	file:
SPI_APD2_OFFSET_POT	spi_drv/driver.c	33;"	d	file:
SPI_BUS_NAME_LEN	include/vworks_ioctl.h	249;"	d
SPI_CLK	spi_drv/driver.h	15;"	d
SPI_DRIVER	include/reg_def.h	4;"	d
SPI_DRIVER_NAME	include/driver_defs.h	23;"	d
SPI_EEPROM	spi_drv/driver.c	28;"	d	file:
SPI_IMPACT	include/vworks_ioctl.h	/^	SPI_IMPACT,$/;"	e	enum:_SPI_ADDR
SPI_MAJOR_NUMBER	include/driver_defs.h	24;"	d
SPI_MICOM	spi_drv/driver.c	27;"	d	file:
SPI_OLED	spi_drv/driver.c	29;"	d	file:
SPI_ROIC_DAC	chip_ti_afe2256_drv/driver.c	103;"	d	file:
SPI_VOLT	include/vworks_ioctl.h	/^	SPI_VOLT=0,$/;"	e	enum:_SPI_ADDR
SRC	Makefile	/^SRC := $(shell pwd)$/;"	m
SRC_BASE_ADDR	include/soc_memory_map.h	157;"	d
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
SRD	include/regseim.h	/^        unsigned SRD : 1; \/\/!< [2] Synchronous Read Data.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
SRESET_LOCK_CLR	include/regssdmaarm.h	/^        unsigned SRESET_LOCK_CLR : 1; \/\/!< [1] The SRESET_LOCK_CLR bit determine if the LOCK bit is cleared on a software reset triggered by writing to the RESET register.$/;"	m	struct:_hw_sdmaarm_sdma_lock::_hw_sdmaarm_sdma_lock_bitfields
SR_PROTECT	flash_spi_drv/driver.c	/^			u8	SR_PROTECT		: 1;        \/* BIT7		: status register protect *\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
SSI1_BASE_ADDR	include/soc_memory_map.h	124;"	d
SSI1_CLK_PODF	include/regsccm.h	/^        unsigned SSI1_CLK_PODF : 6; \/\/!< [5:0] Divider for ssi1 clock podf.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
SSI1_CLK_PRED	include/regsccm.h	/^        unsigned SSI1_CLK_PRED : 3; \/\/!< [8:6] Divider for ssi1 clock pred.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
SSI1_CLK_SEL	fpga_drv/driver.c	/^        unsigned SSI1_CLK_SEL : 2; \/\/!< [11:10] Selector for ssi1 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
SSI1_CLK_SEL	include/regsccm.h	/^        unsigned SSI1_CLK_SEL : 2; \/\/!< [11:10] Selector for ssi1 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
SSI2_BASE_ADDR	include/soc_memory_map.h	125;"	d
SSI2_CLK_PODF	include/regsccm.h	/^        unsigned SSI2_CLK_PODF : 6; \/\/!< [5:0] Divider for ssi2 clock podf.$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
SSI2_CLK_PRED	include/regsccm.h	/^        unsigned SSI2_CLK_PRED : 3; \/\/!< [8:6] Divider for ssi2 clock pred.$/;"	m	struct:_hw_ccm_cs2cdr::_hw_ccm_cs2cdr_bitfields
SSI2_CLK_SEL	fpga_drv/driver.c	/^        unsigned SSI2_CLK_SEL : 2; \/\/!< [13:12] Selector for ssi2 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
SSI2_CLK_SEL	include/regsccm.h	/^        unsigned SSI2_CLK_SEL : 2; \/\/!< [13:12] Selector for ssi2 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
SSI3_BASE_ADDR	include/soc_memory_map.h	126;"	d
SSI3_CLK_PODF	include/regsccm.h	/^        unsigned SSI3_CLK_PODF : 6; \/\/!< [21:16] Divider for ssi3 clock podf.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
SSI3_CLK_PRED	include/regsccm.h	/^        unsigned SSI3_CLK_PRED : 3; \/\/!< [24:22] Divider for ssi3 clock pred.$/;"	m	struct:_hw_ccm_cs1cdr::_hw_ccm_cs1cdr_bitfields
SSI3_CLK_SEL	fpga_drv/driver.c	/^        unsigned SSI3_CLK_SEL : 2; \/\/!< [15:14] Selector for ssi3 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
SSI3_CLK_SEL	include/regsccm.h	/^        unsigned SSI3_CLK_SEL : 2; \/\/!< [15:14] Selector for ssi3 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
STATUS	flash_spi_drv/driver.c	/^	}STATUS;$/;"	m	union:_flash_status_reg	typeref:union:_flash_status_reg::__anon17	file:
STBY_COUNT	include/regsccm.h	/^        unsigned STBY_COUNT : 2; \/\/!< [10:9] Standby counter definition.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
STEP_SEL	include/regsccm.h	/^        unsigned STEP_SEL : 1; \/\/!< [8] Selects the option to be chosen for the step frequency when shifting ARM frequency.$/;"	m	struct:_hw_ccm_ccsr::_hw_ccm_ccsr_bitfields
STOP_STAT	include/regssdmaarm.h	/^    volatile hw_sdmaarm_stop_stat_t STOP_STAT; \/\/!< Channel Stop\/Channel Status$/;"	m	struct:_hw_sdmaarm
SWAP	include/driver_defs.h	29;"	d
SWB	include/regssdmaarm.h	/^        unsigned SWB : 1; \/\/!< [8] This flag is raised when the SDMA has entered debug mode after a software breakpoint.$/;"	m	struct:_hw_sdmaarm_once_stat::_hw_sdmaarm_once_stat_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
SWR	include/regseim.h	/^        unsigned SWR : 1; \/\/!< [1] Synchronous Write Data.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
SW_INTERRUPT_0	include/irq_numbers.h	/^    SW_INTERRUPT_0 = 0, \/\/!< Software interrupt 0.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_1	include/irq_numbers.h	/^    SW_INTERRUPT_1 = 1, \/\/!< Software interrupt 1.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_10	include/irq_numbers.h	/^    SW_INTERRUPT_10 = 10,   \/\/!< Software interrupt 10.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_11	include/irq_numbers.h	/^    SW_INTERRUPT_11 = 11,   \/\/!< Software interrupt 11.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_12	include/irq_numbers.h	/^    SW_INTERRUPT_12 = 12,   \/\/!< Software interrupt 12.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_13	include/irq_numbers.h	/^    SW_INTERRUPT_13 = 13,   \/\/!< Software interrupt 13.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_14	include/irq_numbers.h	/^    SW_INTERRUPT_14 = 14,   \/\/!< Software interrupt 14.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_15	include/irq_numbers.h	/^    SW_INTERRUPT_15 = 15,   \/\/!< Software interrupt 15.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_2	include/irq_numbers.h	/^    SW_INTERRUPT_2 = 2, \/\/!< Software interrupt 2.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_3	include/irq_numbers.h	/^    SW_INTERRUPT_3 = 3, \/\/!< Software interrupt 3.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_4	include/irq_numbers.h	/^    SW_INTERRUPT_4 = 4, \/\/!< Software interrupt 4.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_5	include/irq_numbers.h	/^    SW_INTERRUPT_5 = 5, \/\/!< Software interrupt 5.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_6	include/irq_numbers.h	/^    SW_INTERRUPT_6 = 6, \/\/!< Software interrupt 6.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_7	include/irq_numbers.h	/^    SW_INTERRUPT_7 = 7, \/\/!< Software interrupt 7.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_8	include/irq_numbers.h	/^    SW_INTERRUPT_8 = 8, \/\/!< Software interrupt 8.$/;"	e	enum:_imx_interrupts
SW_INTERRUPT_9	include/irq_numbers.h	/^    SW_INTERRUPT_9 = 9, \/\/!< Software interrupt 9.$/;"	e	enum:_imx_interrupts
SW_MUX_BASE_ADDR	include/soc_memory_map.h	217;"	d
TB_PROTECT	flash_spi_drv/driver.c	/^			u8	TB_PROTECT		: 1;        \/* BIT5		: top\/bottom protect 	*\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
TCON_STATE	include/fpga_reg_def.h	/^	}TCON_STATE;$/;"	m	union:_fpga_reg	typeref:union:_fpga_reg::__anon9
TCON_TRIGGER_SRC	include/fpga_reg_def.h	54;"	d
TETHER_EQUIP	include/reg_def.h	245;"	d
TETHER_EQUIP_BIT	gpio_drv/driver.c	49;"	d	file:
TFT_AED_MODE_ENABLE	chip_ti_afe2256_drv/driver.h	29;"	d
TFT_AED_VALID_FLUSH_START	chip_ti_afe2256_drv/driver.h	28;"	d
TG_DRIVER_NAME	include/driver_defs.h	14;"	d
TG_MAJOR_NUMBER	include/driver_defs.h	15;"	d
TG_PWR_EN	include/reg_def.h	279;"	d
TG_STATE	fpga_drv/driver.h	/^}TG_STATE;$/;"	t	typeref:enum:__anon3
TIROIC_REG_NUM	chip_ti_afe2256_drv/driver.c	52;"	d	file:
TIROIC_REG_TG_NUM	chip_ti_afe2256_drv/driver.c	53;"	d	file:
TIROIC_REG_TP_END_IDX	chip_ti_afe2256_drv/driver.c	55;"	d	file:
TIROIC_REG_TP_START_IDX	chip_ti_afe2256_drv/driver.c	54;"	d	file:
TI_AFE2256_DRIVER_NAME	include/driver_defs.h	17;"	d
TI_AFE2256_MAJOR_NUMBER	include/driver_defs.h	18;"	d
TI_ROIC_BIT_ALIGNMENT_RETRY_NUM	chip_ti_afe2256_drv/driver.c	100;"	d	file:
TI_ROIC_REG_00	chip_ti_afe2256_drv/driver.c	57;"	d	file:
TI_ROIC_REG_10	chip_ti_afe2256_drv/driver.c	58;"	d	file:
TI_ROIC_REG_11	chip_ti_afe2256_drv/driver.c	59;"	d	file:
TI_ROIC_REG_12	chip_ti_afe2256_drv/driver.c	60;"	d	file:
TI_ROIC_REG_13	chip_ti_afe2256_drv/driver.c	61;"	d	file:
TI_ROIC_REG_16	chip_ti_afe2256_drv/driver.c	62;"	d	file:
TI_ROIC_REG_18	chip_ti_afe2256_drv/driver.c	63;"	d	file:
TI_ROIC_REG_2C	chip_ti_afe2256_drv/driver.c	64;"	d	file:
TI_ROIC_REG_30	chip_ti_afe2256_drv/driver.c	65;"	d	file:
TI_ROIC_REG_31	chip_ti_afe2256_drv/driver.c	66;"	d	file:
TI_ROIC_REG_32	chip_ti_afe2256_drv/driver.c	67;"	d	file:
TI_ROIC_REG_33	chip_ti_afe2256_drv/driver.c	68;"	d	file:
TI_ROIC_REG_40	chip_ti_afe2256_drv/driver.c	69;"	d	file:
TI_ROIC_REG_41	chip_ti_afe2256_drv/driver.c	70;"	d	file:
TI_ROIC_REG_42	chip_ti_afe2256_drv/driver.c	71;"	d	file:
TI_ROIC_REG_43	chip_ti_afe2256_drv/driver.c	72;"	d	file:
TI_ROIC_REG_46	chip_ti_afe2256_drv/driver.c	73;"	d	file:
TI_ROIC_REG_47	chip_ti_afe2256_drv/driver.c	74;"	d	file:
TI_ROIC_REG_4A	chip_ti_afe2256_drv/driver.c	75;"	d	file:
TI_ROIC_REG_4B	chip_ti_afe2256_drv/driver.c	76;"	d	file:
TI_ROIC_REG_4C	chip_ti_afe2256_drv/driver.c	77;"	d	file:
TI_ROIC_REG_50	chip_ti_afe2256_drv/driver.c	78;"	d	file:
TI_ROIC_REG_51	chip_ti_afe2256_drv/driver.c	79;"	d	file:
TI_ROIC_REG_52	chip_ti_afe2256_drv/driver.c	80;"	d	file:
TI_ROIC_REG_53	chip_ti_afe2256_drv/driver.c	81;"	d	file:
TI_ROIC_REG_54	chip_ti_afe2256_drv/driver.c	82;"	d	file:
TI_ROIC_REG_55	chip_ti_afe2256_drv/driver.c	83;"	d	file:
TI_ROIC_REG_5A	chip_ti_afe2256_drv/driver.c	84;"	d	file:
TI_ROIC_REG_5C	chip_ti_afe2256_drv/driver.c	85;"	d	file:
TI_ROIC_REG_5D	chip_ti_afe2256_drv/driver.c	86;"	d	file:
TI_ROIC_REG_5E	chip_ti_afe2256_drv/driver.c	87;"	d	file:
TI_ROIC_REG_61	chip_ti_afe2256_drv/driver.c	88;"	d	file:
TI_ROIC_REG_IDX	chip_ti_afe2256_drv/driver.h	/^}TI_ROIC_REG_IDX;$/;"	t	typeref:enum:__anon16
TPIU_BASE_ADDR	include/soc_memory_map.h	91;"	d
TRANS_FRAME	include/fpga_reg_def.h	/^			u16 TRANS_FRAME		: 1;		\/* BIT4		:   exposure interrupt  *\/$/;"	m	struct:_fpga_reg::__anon11::__anon12
TRIGGER_SELECT	include/fpga_reg_def.h	/^}TRIGGER_SELECT;$/;"	t	typeref:enum:__anon13
TRIGGER_SRC	include/fpga_reg_def.h	/^	}TRIGGER_SRC;$/;"	m	union:_fpga_reg	typeref:union:_fpga_reg::__anon11
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cacrr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cbcdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cbcmr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr0
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr1
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr2
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr3
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr4
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr5
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccgr6
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccosr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ccsr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cdcdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cdhipr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cgpr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_chsccdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cimr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cisr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_clpcr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cmeor
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cs1cdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cs2cdr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cscdr1
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cscdr2
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cscdr3
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cscmr1
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cscmr2
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_csr
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_ctor
U	include/regsccm.h	/^    reg32_t U;$/;"	m	union:_hw_ccm_cwdr
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs0wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs1wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs2wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs3wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs4wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5gcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5gcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5rcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5rcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5wcr1
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_cs5wcr2
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_dcr
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_dsr
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_ear
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_wcr
U	include/regseim.h	/^    reg32_t U;$/;"	m	union:_hw_eim_wiar
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_chn0addr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_chnenbln
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_config
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_dspovr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evt_mirror
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evt_mirror2
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evterr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evterrdbg
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evtovr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_evtpend
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_hostovr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_hstart
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_illinstaddr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_intr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_intrmask
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_mc0ptr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_once_cmd
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_once_data
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_once_enb
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_once_instr
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_once_stat
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_psw
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_reset
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_sdma_chnprin
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_sdma_lock
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_stop_stat
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_xtrig_conf1
U	include/regssdmaarm.h	/^    reg32_t U;$/;"	m	union:_hw_sdmaarm_xtrig_conf2
UART1_BASE_ADDR	include/soc_memory_map.h	122;"	d
UART1_PAD_MUX_ATL1	include/reg_def.h	423;"	d
UART1_PAD_MUX_ATL5	include/reg_def.h	422;"	d
UART1_TX_MUX_REG	include/reg_def.h	421;"	d
UART2_BASE_ADDR	include/soc_memory_map.h	201;"	d
UART3_BASE_ADDR	include/soc_memory_map.h	202;"	d
UART4_BASE_ADDR	include/soc_memory_map.h	203;"	d
UART5_BASE_ADDR	include/soc_memory_map.h	204;"	d
UART_CLK_PODF	include/regsccm.h	/^        unsigned UART_CLK_PODF : 6; \/\/!< [5:0] Divider for uart clock podf.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
USBOH3_PL301_BASE_ADDR	include/soc_memory_map.h	175;"	d
USBOH3_USB_BASE_ADDR	include/soc_memory_map.h	176;"	d
USDHC1_BASE_ADDR	include/soc_memory_map.h	179;"	d
USDHC1_CLK_SEL	fpga_drv/driver.c	/^        unsigned USDHC1_CLK_SEL : 1; \/\/!< [16] Selector for usdhc1 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
USDHC1_CLK_SEL	include/regsccm.h	/^        unsigned USDHC1_CLK_SEL : 1; \/\/!< [16] Selector for usdhc1 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
USDHC1_PODF	include/regsccm.h	/^        unsigned USDHC1_PODF : 3; \/\/!< [13:11] Divider for usdhc1 clock podf.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
USDHC2_BASE_ADDR	include/soc_memory_map.h	180;"	d
USDHC2_CLK_SEL	fpga_drv/driver.c	/^        unsigned USDHC2_CLK_SEL : 1; \/\/!< [17] Selector for usdhc2 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
USDHC2_CLK_SEL	include/regsccm.h	/^        unsigned USDHC2_CLK_SEL : 1; \/\/!< [17] Selector for usdhc2 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
USDHC2_PODF	include/regsccm.h	/^        unsigned USDHC2_PODF : 3; \/\/!< [18:16] Divider for usdhc2 clock.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
USDHC3_BASE_ADDR	include/soc_memory_map.h	181;"	d
USDHC3_CLK_SEL	fpga_drv/driver.c	/^        unsigned USDHC3_CLK_SEL : 1; \/\/!< [18] Selector for usdhc3 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
USDHC3_CLK_SEL	include/regsccm.h	/^        unsigned USDHC3_CLK_SEL : 1; \/\/!< [18] Selector for usdhc3 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
USDHC3_PODF	include/regsccm.h	/^        unsigned USDHC3_PODF : 3; \/\/!< [21:19] Divider for usdhc3 clock podf.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
USDHC4_BASE_ADDR	include/soc_memory_map.h	182;"	d
USDHC4_CLK_SEL	fpga_drv/driver.c	/^        unsigned USDHC4_CLK_SEL : 1; \/\/!< [19] Selector for usdhc4 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
USDHC4_CLK_SEL	include/regsccm.h	/^        unsigned USDHC4_CLK_SEL : 1; \/\/!< [19] Selector for usdhc4 clock multiplexer$/;"	m	struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields
USDHC4_PODF	include/regsccm.h	/^        unsigned USDHC4_PODF : 3; \/\/!< [24:22] Divider for esdhc4 clock pred.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
VDD_CORE_ENABLE	fpga_drv/isr_func.c	52;"	d	file:
VDD_CORE_ENABLE	include/reg_def.h	312;"	d
VDOAXI_CLK_SEL	include/regsccm.h	/^        unsigned VDOAXI_CLK_SEL : 1; \/\/!< [11] Selector for vdoaxi clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
VDOA_BASE_ADDR	include/soc_memory_map.h	200;"	d
VER0	include/reg_def.h	295;"	d
VER0_BIT	gpio_drv/driver.c	34;"	d	file:
VER1	include/reg_def.h	296;"	d
VER1_BIT	gpio_drv/driver.c	35;"	d	file:
VER2	include/reg_def.h	297;"	d
VER2_BIT	gpio_drv/driver.c	36;"	d	file:
VER3	include/reg_def.h	298;"	d
VER3_BIT	gpio_drv/driver.c	37;"	d	file:
VER4	include/reg_def.h	299;"	d
VER4_BIT	gpio_drv/driver.c	38;"	d	file:
VIVIX_2530VW_BUF_SIZE	fpga_drv/driver.h	32;"	d
VIVIX_2530VW_DAC_NUM	chip_ti_afe2256_drv/driver.h	24;"	d
VIVIX_2530VW_DAISY_CHAIN_NUM	chip_adi_adas1256_drv/driver.h	17;"	d
VIVIX_2530VW_HEIGHT	fpga_drv/driver.h	33;"	d
VIVIX_2530VW_ROIC_NUM	chip_ti_afe2256_drv/driver.h	20;"	d
VIVIX_3643VW_BUF_SIZE	fpga_drv/driver.h	35;"	d
VIVIX_3643VW_DAC_NUM	chip_ti_afe2256_drv/driver.h	25;"	d
VIVIX_3643VW_DAISY_CHAIN_NUM	chip_adi_adas1256_drv/driver.h	18;"	d
VIVIX_3643VW_HEIGHT	fpga_drv/driver.h	36;"	d
VIVIX_3643VW_ROIC_NUM	chip_ti_afe2256_drv/driver.h	21;"	d
VIVIX_4343VW_BUF_SIZE	fpga_drv/driver.h	38;"	d
VIVIX_4343VW_DAC_NUM	chip_ti_afe2256_drv/driver.h	26;"	d
VIVIX_4343VW_DAISY_CHAIN_NUM	chip_adi_adas1256_drv/driver.h	19;"	d
VIVIX_4343VW_HEIGHT	fpga_drv/driver.h	39;"	d
VIVIX_4343VW_ROIC_NUM	chip_ti_afe2256_drv/driver.h	22;"	d
VIVIX_DAISY_CHAN_NUM_MAX	chip_adi_adas1256_drv/driver.h	20;"	d
VIVIX_GPIO_REG	include/reg_def.h	2;"	d
VPU_AXI_CLK_SEL	include/regsccm.h	/^        unsigned VPU_AXI_CLK_SEL : 2; \/\/!< [15:14] Selector for VPU axi clock multiplexer$/;"	m	struct:_hw_ccm_cbcmr::_hw_ccm_cbcmr_bitfields
VPU_AXI_PODF	include/regsccm.h	/^        unsigned VPU_AXI_PODF : 3; \/\/!< [27:25] Divider for vpu axi clock podf.$/;"	m	struct:_hw_ccm_cscdr1::_hw_ccm_cscdr1_bitfields
VPU_BASE_ADDR	include/soc_memory_map.h	129;"	d
VSTBY	include/regsccm.h	/^        unsigned VSTBY : 1; \/\/!< [8] Voltage standby request bit.$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
VWORKS_IOCTL_CODE_BASE	include/vworks_ioctl.h	13;"	d
VWORKS_MAGIC	include/vworks_ioctl.h	14;"	d
VW_MSG_IOCTL_FLASH_EN	include/vworks_ioctl.h	187;"	d
VW_MSG_IOCTL_FLASH_ERASE	include/vworks_ioctl.h	183;"	d
VW_MSG_IOCTL_FLASH_QPI_ENABLE	include/vworks_ioctl.h	185;"	d
VW_MSG_IOCTL_FLASH_READ_ID	include/vworks_ioctl.h	188;"	d
VW_MSG_IOCTL_FLASH_STATUS	include/vworks_ioctl.h	184;"	d
VW_MSG_IOCTL_FLASH_WRITE_ENABLE	include/vworks_ioctl.h	186;"	d
VW_MSG_IOCTL_GPIO_ADAPTOR_EQUIP	include/vworks_ioctl.h	203;"	d
VW_MSG_IOCTL_GPIO_AED_PWR_EN_CNTL	include/vworks_ioctl.h	209;"	d
VW_MSG_IOCTL_GPIO_AED_PWR_EN_STATUS	include/vworks_ioctl.h	207;"	d
VW_MSG_IOCTL_GPIO_AP_BUTTON	include/vworks_ioctl.h	194;"	d
VW_MSG_IOCTL_GPIO_BOOT_END	include/vworks_ioctl.h	206;"	d
VW_MSG_IOCTL_GPIO_BOOT_LED_RST_CTRL	include/vworks_ioctl.h	214;"	d
VW_MSG_IOCTL_GPIO_B_CHARGING_STAT	include/vworks_ioctl.h	204;"	d
VW_MSG_IOCTL_GPIO_B_CHG_EN	include/vworks_ioctl.h	195;"	d
VW_MSG_IOCTL_GPIO_B_CHG_FULL	include/vworks_ioctl.h	208;"	d
VW_MSG_IOCTL_GPIO_B_CHG_RESTORE	include/vworks_ioctl.h	196;"	d
VW_MSG_IOCTL_GPIO_B_POWER_GOOD	include/vworks_ioctl.h	205;"	d
VW_MSG_IOCTL_GPIO_HW_VER	include/vworks_ioctl.h	191;"	d
VW_MSG_IOCTL_GPIO_OLED_A0	include/vworks_ioctl.h	199;"	d
VW_MSG_IOCTL_GPIO_OLED_RESET	include/vworks_ioctl.h	198;"	d
VW_MSG_IOCTL_GPIO_OLED_SS	include/vworks_ioctl.h	200;"	d
VW_MSG_IOCTL_GPIO_PHY_RESET	include/vworks_ioctl.h	197;"	d
VW_MSG_IOCTL_GPIO_PMIC_RST	include/vworks_ioctl.h	210;"	d
VW_MSG_IOCTL_GPIO_PWR_BUTTON	include/vworks_ioctl.h	211;"	d
VW_MSG_IOCTL_GPIO_PWR_LED_CTRL	include/vworks_ioctl.h	213;"	d
VW_MSG_IOCTL_GPIO_PWR_OFF	include/vworks_ioctl.h	212;"	d
VW_MSG_IOCTL_GPIO_RISC_ACTIVE	include/vworks_ioctl.h	192;"	d
VW_MSG_IOCTL_GPIO_TETHER_EQUIP	include/vworks_ioctl.h	202;"	d
VW_MSG_IOCTL_GPIO_UART1_TX_EN	include/vworks_ioctl.h	193;"	d
VW_MSG_IOCTL_GPIO_VDD_CORE_ENABLE	include/vworks_ioctl.h	201;"	d
VW_MSG_IOCTL_ROIC_CLK_EN	include/vworks_ioctl.h	161;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_READ	include/vworks_ioctl.h	165;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_READ_ALL	include/vworks_ioctl.h	167;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_READ_FLOAT_ALL	include/vworks_ioctl.h	177;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_WRITE	include/vworks_ioctl.h	164;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_WRITE_ALL	include/vworks_ioctl.h	166;"	d
VW_MSG_IOCTL_ROIC_DAC_SPI_WRITE_FLOAT_ALL	include/vworks_ioctl.h	176;"	d
VW_MSG_IOCTL_ROIC_DATA_BIT_ALIGNMENT	include/vworks_ioctl.h	172;"	d
VW_MSG_IOCTL_ROIC_DATA_BIT_ALIGN_TEST	include/vworks_ioctl.h	173;"	d
VW_MSG_IOCTL_ROIC_DATA_DELAY_CMP	include/vworks_ioctl.h	171;"	d
VW_MSG_IOCTL_ROIC_DATA_SYNC	include/vworks_ioctl.h	170;"	d
VW_MSG_IOCTL_ROIC_DISCOVERY	include/vworks_ioctl.h	179;"	d
VW_MSG_IOCTL_ROIC_GAIN_TYPE_SET	include/vworks_ioctl.h	178;"	d
VW_MSG_IOCTL_ROIC_INFO	include/vworks_ioctl.h	155;"	d
VW_MSG_IOCTL_ROIC_INITIAL	include/vworks_ioctl.h	163;"	d
VW_MSG_IOCTL_ROIC_POWERSAVE_OFF	include/vworks_ioctl.h	169;"	d
VW_MSG_IOCTL_ROIC_POWERSAVE_ON	include/vworks_ioctl.h	168;"	d
VW_MSG_IOCTL_ROIC_POWER_UP_SEQ	include/vworks_ioctl.h	175;"	d
VW_MSG_IOCTL_ROIC_REG_SPI_READ	include/vworks_ioctl.h	159;"	d
VW_MSG_IOCTL_ROIC_REG_SPI_READ_ALL	include/vworks_ioctl.h	160;"	d
VW_MSG_IOCTL_ROIC_REG_SPI_WRITE	include/vworks_ioctl.h	157;"	d
VW_MSG_IOCTL_ROIC_REG_SPI_WRITE_ALL	include/vworks_ioctl.h	158;"	d
VW_MSG_IOCTL_ROIC_RESET	include/vworks_ioctl.h	162;"	d
VW_MSG_IOCTL_ROIC_SELFTEST	include/vworks_ioctl.h	156;"	d
VW_MSG_IOCTL_ROIC_SET_PREREQUISITE	include/vworks_ioctl.h	180;"	d
VW_MSG_IOCTL_RO_PWR_EN	include/vworks_ioctl.h	151;"	d
VW_MSG_IOCTL_SPI_ACC_GYRO_REG_READ	include/vworks_ioctl.h	227;"	d
VW_MSG_IOCTL_SPI_ACC_GYRO_REG_WRITE	include/vworks_ioctl.h	226;"	d
VW_MSG_IOCTL_SPI_ADC_READ_ALL	include/vworks_ioctl.h	219;"	d
VW_MSG_IOCTL_SPI_ADC_READ_SEL	include/vworks_ioctl.h	220;"	d
VW_MSG_IOCTL_SPI_ADC_READ_TEST	include/vworks_ioctl.h	225;"	d
VW_MSG_IOCTL_SPI_EEPROM_READ	include/vworks_ioctl.h	218;"	d
VW_MSG_IOCTL_SPI_EEPROM_WRITE	include/vworks_ioctl.h	217;"	d
VW_MSG_IOCTL_SPI_OLED_WRITE	include/vworks_ioctl.h	221;"	d
VW_MSG_IOCTL_SPI_POTENTIOMETER_WRITE	include/vworks_ioctl.h	224;"	d
VW_MSG_IOCTL_SPI_RX	include/vworks_ioctl.h	223;"	d
VW_MSG_IOCTL_SPI_TRANSFER	include/vworks_ioctl.h	216;"	d
VW_MSG_IOCTL_SPI_TX	include/vworks_ioctl.h	222;"	d
VW_MSG_IOCTL_TFT_AED_ROIC_CTRL	include/vworks_ioctl.h	174;"	d
VW_MSG_IOCTL_TG_CLEAR	include/vworks_ioctl.h	135;"	d
VW_MSG_IOCTL_TG_ENABLE_IRQ	include/vworks_ioctl.h	136;"	d
VW_MSG_IOCTL_TG_EXP_OK	include/vworks_ioctl.h	148;"	d
VW_MSG_IOCTL_TG_EXP_REQ	include/vworks_ioctl.h	147;"	d
VW_MSG_IOCTL_TG_FPGA_CONFIG	include/vworks_ioctl.h	139;"	d
VW_MSG_IOCTL_TG_FPGA_DONE	include/vworks_ioctl.h	140;"	d
VW_MSG_IOCTL_TG_IMMEDIATE_TRANSFER	include/vworks_ioctl.h	144;"	d
VW_MSG_IOCTL_TG_INTERRUPT_ENABLE	include/vworks_ioctl.h	143;"	d
VW_MSG_IOCTL_TG_LINE_COUNT	include/vworks_ioctl.h	149;"	d
VW_MSG_IOCTL_TG_LOAD_CAL_DATA	include/vworks_ioctl.h	146;"	d
VW_MSG_IOCTL_TG_POWER_MODE	include/vworks_ioctl.h	137;"	d
VW_MSG_IOCTL_TG_PWR_EN	include/vworks_ioctl.h	150;"	d
VW_MSG_IOCTL_TG_QUEUE_BUFFER_SIZE	include/vworks_ioctl.h	138;"	d
VW_MSG_IOCTL_TG_READOUT_DONE	include/vworks_ioctl.h	141;"	d
VW_MSG_IOCTL_TG_READOUT_DONE_CLEAR	include/vworks_ioctl.h	142;"	d
VW_MSG_IOCTL_TG_REG_READ	include/vworks_ioctl.h	134;"	d
VW_MSG_IOCTL_TG_REG_WRITE	include/vworks_ioctl.h	132;"	d
VW_MSG_IOCTL_TG_REG_WRITE_DUMP	include/vworks_ioctl.h	133;"	d
VW_MSG_IOCTL_TG_SET_MODEL_AND_INIT	include/vworks_ioctl.h	152;"	d
VW_MSG_IOCTL_TG_TIME	include/vworks_ioctl.h	145;"	d
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WADVA	include/regseim.h	/^        unsigned WADVA : 3; \/\/!< [23:21] ADV Assertion.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WADVN	include/regseim.h	/^        unsigned WADVN : 3; \/\/!< [20:18] ADV Negation.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WAL	include/regseim.h	/^        unsigned WAL : 1; \/\/!< [31] Write ADV Low.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs0wcr2::_hw_eim_cs0wcr2_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs1wcr2::_hw_eim_cs1wcr2_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs2wcr2::_hw_eim_cs2wcr2_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs3wcr2::_hw_eim_cs3wcr2_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs4wcr2::_hw_eim_cs4wcr2_bitfields
WBCDD	include/regseim.h	/^        unsigned WBCDD : 1; \/\/!< [0] Write Burst Clock Divisor Decrement.$/;"	m	struct:_hw_eim_cs5wcr2::_hw_eim_cs5wcr2_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WBEA	include/regseim.h	/^        unsigned WBEA : 3; \/\/!< [17:15] BE Assertion.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WBED	include/regseim.h	/^        unsigned WBED : 1; \/\/!< [30] Write Byte Enable Disable.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WBEN	include/regseim.h	/^        unsigned WBEN : 3; \/\/!< [14:12] BE[3:0] Negation.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WB_COUNT	include/regsccm.h	/^        unsigned WB_COUNT : 3; \/\/!< [18:16] Well Bias counter.$/;"	m	struct:_hw_ccm_ccr::_hw_ccm_ccr_bitfields
WB_PER_AT_LPM	include/regsccm.h	/^        unsigned WB_PER_AT_LPM : 1; \/\/!< [16] Enable periphery charge pump for well biasing at low power mode (stop or wait)$/;"	m	struct:_hw_ccm_clpcr::_hw_ccm_clpcr_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
WC	include/regseim.h	/^        unsigned WC : 1; \/\/!< [11] Write Continuous.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
WCR	include/regseim.h	/^    volatile hw_eim_wcr_t WCR; \/\/!< EIM Configuration Register$/;"	m	struct:_hw_eim
WCR1	fpga_drv/eim.h	/^    volatile hw_eim_cs0wcr1_t WCR1; \/\/!< Chip Select n Write Configuration Register 1$/;"	m	struct:__anon1
WCR1_WADVA	fpga_drv/eim_ifc.h	/^    WCR1_WADVA,$/;"	e	enum:eim_cfg_e
WCR1_WADVN	fpga_drv/eim_ifc.h	/^    WCR1_WADVN,$/;"	e	enum:eim_cfg_e
WCR1_WAL	fpga_drv/eim_ifc.h	/^    WCR1_WAL,$/;"	e	enum:eim_cfg_e
WCR1_WBEA	fpga_drv/eim_ifc.h	/^    WCR1_WBEA,$/;"	e	enum:eim_cfg_e
WCR1_WBED	fpga_drv/eim_ifc.h	/^    WCR1_WBED,$/;"	e	enum:eim_cfg_e
WCR1_WBEN	fpga_drv/eim_ifc.h	/^    WCR1_WBEN,$/;"	e	enum:eim_cfg_e
WCR1_WCSA	fpga_drv/eim_ifc.h	/^    WCR1_WCSA,$/;"	e	enum:eim_cfg_e
WCR1_WCSN	fpga_drv/eim_ifc.h	/^    WCR1_WCSN,                  \/\/WCR1$/;"	e	enum:eim_cfg_e
WCR1_WEA	fpga_drv/eim_ifc.h	/^    WCR1_WEA,$/;"	e	enum:eim_cfg_e
WCR1_WEN	fpga_drv/eim_ifc.h	/^    WCR1_WEN,$/;"	e	enum:eim_cfg_e
WCR1_WWSC	fpga_drv/eim_ifc.h	/^    WCR1_WWSC,$/;"	e	enum:eim_cfg_e
WCR2	fpga_drv/eim.h	/^    volatile hw_eim_cs0wcr2_t WCR2; \/\/!< Chip Select n Write Configuration Register 2$/;"	m	struct:__anon1
WCR2_WBCDD	fpga_drv/eim_ifc.h	/^    WCR2_WBCDD,                 \/\/WCR2$/;"	e	enum:eim_cfg_e
WCR_BCM	fpga_drv/eim_ifc.h	/^    WCR_BCM,                    \/\/WCR$/;"	e	enum:eim_cfg_e
WCR_CON_BLK_SEL	fpga_drv/eim_ifc.h	/^    WCR_CON_BLK_SEL,$/;"	e	enum:eim_cfg_e
WCR_GBCD	fpga_drv/eim_ifc.h	/^    WCR_GBCD,$/;"	e	enum:eim_cfg_e
WCR_INTEN	fpga_drv/eim_ifc.h	/^    WCR_INTEN,$/;"	e	enum:eim_cfg_e
WCR_INTPOL	fpga_drv/eim_ifc.h	/^    WCR_INTPOL,$/;"	e	enum:eim_cfg_e
WCR_WDOG_EN	fpga_drv/eim_ifc.h	/^    WCR_WDOG_EN,$/;"	e	enum:eim_cfg_e
WCR_WDOG_LIMIT	fpga_drv/eim_ifc.h	/^    WCR_WDOG_LIMIT,$/;"	e	enum:eim_cfg_e
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WCSA	include/regseim.h	/^        unsigned WCSA : 3; \/\/!< [5:3] Write CS Assertion.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WCSN	include/regseim.h	/^        unsigned WCSN : 3; \/\/!< [2:0] Write CS Negation.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WDOG1_BASE_ADDR	include/soc_memory_map.h	149;"	d
WDOG2_BASE_ADDR	include/soc_memory_map.h	150;"	d
WDOG_EN	include/regseim.h	/^        unsigned WDOG_EN : 1; \/\/!< [8] Memory WDog enable.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
WDOG_LIMIT	include/regseim.h	/^        unsigned WDOG_LIMIT : 2; \/\/!< [10:9] Memory Watch Dog (WDog) cycle limit.$/;"	m	struct:_hw_eim_wcr::_hw_eim_wcr_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WEA	include/regseim.h	/^        unsigned WEA : 3; \/\/!< [11:9] WE Assertion.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WEIM_BASE_ADDR	include/soc_memory_map.h	189;"	d
WEIM_CS_BASE_ADDR	include/soc_memory_map.h	84;"	d
WEIM_CS_END_ADDR	include/soc_memory_map.h	85;"	d
WEL	spi_drv/driver.c	/^		u8	WEL			: 1;		\/* BIT1		: Write Enable Latch	*\/$/;"	m	struct:_eeprom_status::__anon5	file:
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WEN	include/regseim.h	/^        unsigned WEN : 3; \/\/!< [8:6] WE Negation.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
WEN_LAT	flash_spi_drv/driver.c	/^			u8	WEN_LAT			: 1;   		\/* BIT1		: write enable latch	*\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
WFL	include/regseim.h	/^        unsigned WFL : 1; \/\/!< [4] Write Fix Latency.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
WIAR	include/regseim.h	/^    volatile hw_eim_wiar_t WIAR; \/\/!< EIM IP Access Register$/;"	m	struct:_hw_eim
WIAR_ACLK_EN	fpga_drv/eim_ifc.h	/^    WIAR_ACLK_EN,$/;"	e	enum:eim_cfg_e
WIAR_ERRST	fpga_drv/eim_ifc.h	/^    WIAR_ERRST,$/;"	e	enum:eim_cfg_e
WIAR_INT	fpga_drv/eim_ifc.h	/^    WIAR_INT,$/;"	e	enum:eim_cfg_e
WIAR_IPS_ACK	fpga_drv/eim_ifc.h	/^    WIAR_IPS_ACK,$/;"	e	enum:eim_cfg_e
WIAR_IPS_REG	fpga_drv/eim_ifc.h	/^    WIAR_IPS_REG,               \/\/WIAR$/;"	e	enum:eim_cfg_e
WIP	spi_drv/driver.c	/^		u8	WIP			: 4;        \/* BIT0		: Write In Process		*\/$/;"	m	struct:_eeprom_status::__anon5	file:
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs0gcr1::_hw_eim_cs0gcr1_bitfields
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs1gcr1::_hw_eim_cs1gcr1_bitfields
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs2gcr1::_hw_eim_cs2gcr1_bitfields
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs3gcr1::_hw_eim_cs3gcr1_bitfields
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs4gcr1::_hw_eim_cs4gcr1_bitfields
WP	include/regseim.h	/^        unsigned WP : 1; \/\/!< [27] Write Protect.$/;"	m	struct:_hw_eim_cs5gcr1::_hw_eim_cs5gcr1_bitfields
WPEN	spi_drv/driver.c	/^		u8	WPEN		: 1;		\/* BIT7		: Write Protect Enable	*\/          $/;"	m	struct:_eeprom_status::__anon5	file:
WPROG	flash_spi_drv/driver.c	/^			u8	WPROG			: 1;		\/* BIT0		: write in progress		*\/$/;"	m	struct:_flash_status_reg::__anon17::__anon18	file:
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs0wcr1::_hw_eim_cs0wcr1_bitfields
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs1wcr1::_hw_eim_cs1wcr1_bitfields
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs2wcr1::_hw_eim_cs2wcr1_bitfields
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs3wcr1::_hw_eim_cs3wcr1_bitfields
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs4wcr1::_hw_eim_cs4wcr1_bitfields
WWSC	include/regseim.h	/^        unsigned WWSC : 6; \/\/!< [29:24] Write Wait State Control.$/;"	m	struct:_hw_eim_cs5wcr1::_hw_eim_cs5wcr1_bitfields
XRAY_FRAME	include/fpga_reg_def.h	/^			u16 XRAY_FRAME		: 1;		\/* BIT5		: X-ray   *\/$/;"	m	struct:_fpga_reg::__anon11::__anon12
XTRIG_CONF1	include/regssdmaarm.h	/^    volatile hw_sdmaarm_xtrig_conf1_t XTRIG_CONF1; \/\/!< Cross-Trigger Events Configuration Register 1$/;"	m	struct:_hw_sdmaarm
XTRIG_CONF2	include/regssdmaarm.h	/^    volatile hw_sdmaarm_xtrig_conf2_t XTRIG_CONF2; \/\/!< Cross-Trigger Events Configuration Register 2$/;"	m	struct:_hw_sdmaarm
_DRIVER_H_	fpga_drv/driver.h	15;"	d
_DRIVER_MSGS	include/vworks_ioctl.h	/^typedef enum _DRIVER_MSGS$/;"	g
_DRIVER_OBJECT	include/driver_defs.h	/^typedef struct _DRIVER_OBJECT$/;"	s
_FPGA_REG_DEF_	include/fpga_reg_def.h	17;"	d
_IOCTLDATA	include/vworks_ioctl.h	/^typedef struct _IOCTLDATA$/;"	s
_ISR_FUNC_H_	fpga_drv/isr_func.h	17;"	d
_MMAP_DATA_	include/vworks_ioctl.h	/^typedef struct _MMAP_DATA_$/;"	s
_REGS_H	include/regs.h	18;"	d
_RETURN_CODE	include/func_error.h	/^typedef enum _RETURN_CODE$/;"	g
_SOC_MEMORY_MAP_H	include/soc_memory_map.h	32;"	d
_SPI_ADDR	include/vworks_ioctl.h	/^typedef enum _SPI_ADDR$/;"	g
__APIFUNCTIONS_H	fpga_drv/api_functions.h	2;"	d
__DISPATCH_H	fpga_drv/dispatch.h	2;"	d
__DRIVERDEFS_H	include/driver_defs.h	3;"	d
__DRIVER_H	chip_adi_adas1256_drv/driver.h	2;"	d
__DRIVER_H	chip_ti_afe2256_drv/driver.h	2;"	d
__DRIVER_H	flash_spi_drv/driver.h	2;"	d
__DRIVER_H	gpio_drv/driver.h	2;"	d
__DRIVER_H	spi_drv/driver.h	2;"	d
__EIM_HDR__	fpga_drv/eim.h	32;"	d
__EIM_IFC__	fpga_drv/eim_ifc.h	40;"	d
__FUNCERROR_H	include/func_error.h	2;"	d
__HW_CCM_REGISTERS_H__	include/regsccm.h	22;"	d
__HW_EIM_REGISTERS_H__	include/regseim.h	22;"	d
__HW_SDMAARM_REGISTERS_H__	include/regssdmaarm.h	22;"	d
__IRQ_NUMBERS_H__	include/irq_numbers.h	31;"	d
__REG_VALUE_TYPE	include/regs.h	92;"	d
__REG_VALUE_TYPE	include/regs.h	94;"	d
__VWORKSIOCTL_H	include/vworks_ioctl.h	3;"	d
_eeprom_status	spi_drv/driver.c	/^typedef union _eeprom_status$/;"	u	file:
_exp_wait_queue_ctx	include/driver_defs.h	/^typedef struct _exp_wait_queue_ctx$/;"	s
_flash_status_reg	flash_spi_drv/driver.c	/^typedef union _flash_status_reg$/;"	u	file:
_fpga_reg	include/fpga_reg_def.h	/^typedef union _fpga_reg$/;"	u
_hw_ccm	include/regsccm.h	/^typedef struct _hw_ccm$/;"	s
_hw_ccm_cacrr	include/regsccm.h	/^typedef union _hw_ccm_cacrr$/;"	u
_hw_ccm_cacrr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cacrr_bitfields$/;"	s	union:_hw_ccm_cacrr
_hw_ccm_cbcdr	include/regsccm.h	/^typedef union _hw_ccm_cbcdr$/;"	u
_hw_ccm_cbcdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cbcdr_bitfields$/;"	s	union:_hw_ccm_cbcdr
_hw_ccm_cbcmr	include/regsccm.h	/^typedef union _hw_ccm_cbcmr$/;"	u
_hw_ccm_cbcmr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cbcmr_bitfields$/;"	s	union:_hw_ccm_cbcmr
_hw_ccm_ccdr	include/regsccm.h	/^typedef union _hw_ccm_ccdr$/;"	u
_hw_ccm_ccdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccdr_bitfields$/;"	s	union:_hw_ccm_ccdr
_hw_ccm_ccgr0	include/regsccm.h	/^typedef union _hw_ccm_ccgr0$/;"	u
_hw_ccm_ccgr0_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr0_bitfields$/;"	s	union:_hw_ccm_ccgr0
_hw_ccm_ccgr1	include/regsccm.h	/^typedef union _hw_ccm_ccgr1$/;"	u
_hw_ccm_ccgr1_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr1_bitfields$/;"	s	union:_hw_ccm_ccgr1
_hw_ccm_ccgr2	include/regsccm.h	/^typedef union _hw_ccm_ccgr2$/;"	u
_hw_ccm_ccgr2_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr2_bitfields$/;"	s	union:_hw_ccm_ccgr2
_hw_ccm_ccgr3	include/regsccm.h	/^typedef union _hw_ccm_ccgr3$/;"	u
_hw_ccm_ccgr3_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr3_bitfields$/;"	s	union:_hw_ccm_ccgr3
_hw_ccm_ccgr4	include/regsccm.h	/^typedef union _hw_ccm_ccgr4$/;"	u
_hw_ccm_ccgr4_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr4_bitfields$/;"	s	union:_hw_ccm_ccgr4
_hw_ccm_ccgr5	include/regsccm.h	/^typedef union _hw_ccm_ccgr5$/;"	u
_hw_ccm_ccgr5_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr5_bitfields$/;"	s	union:_hw_ccm_ccgr5
_hw_ccm_ccgr6	include/regsccm.h	/^typedef union _hw_ccm_ccgr6$/;"	u
_hw_ccm_ccgr6_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccgr6_bitfields$/;"	s	union:_hw_ccm_ccgr6
_hw_ccm_ccosr	include/regsccm.h	/^typedef union _hw_ccm_ccosr$/;"	u
_hw_ccm_ccosr_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccosr_bitfields$/;"	s	union:_hw_ccm_ccosr
_hw_ccm_ccr	include/regsccm.h	/^typedef union _hw_ccm_ccr$/;"	u
_hw_ccm_ccr_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccr_bitfields$/;"	s	union:_hw_ccm_ccr
_hw_ccm_ccsr	include/regsccm.h	/^typedef union _hw_ccm_ccsr$/;"	u
_hw_ccm_ccsr_bitfields	include/regsccm.h	/^    struct _hw_ccm_ccsr_bitfields$/;"	s	union:_hw_ccm_ccsr
_hw_ccm_cdcdr	include/regsccm.h	/^typedef union _hw_ccm_cdcdr$/;"	u
_hw_ccm_cdcdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cdcdr_bitfields$/;"	s	union:_hw_ccm_cdcdr
_hw_ccm_cdhipr	include/regsccm.h	/^typedef union _hw_ccm_cdhipr$/;"	u
_hw_ccm_cdhipr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cdhipr_bitfields$/;"	s	union:_hw_ccm_cdhipr
_hw_ccm_cgpr	include/regsccm.h	/^typedef union _hw_ccm_cgpr$/;"	u
_hw_ccm_cgpr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cgpr_bitfields$/;"	s	union:_hw_ccm_cgpr
_hw_ccm_chsccdr	include/regsccm.h	/^typedef union _hw_ccm_chsccdr$/;"	u
_hw_ccm_chsccdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_chsccdr_bitfields$/;"	s	union:_hw_ccm_chsccdr
_hw_ccm_cimr	include/regsccm.h	/^typedef union _hw_ccm_cimr$/;"	u
_hw_ccm_cimr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cimr_bitfields$/;"	s	union:_hw_ccm_cimr
_hw_ccm_cisr	include/regsccm.h	/^typedef union _hw_ccm_cisr$/;"	u
_hw_ccm_cisr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cisr_bitfields$/;"	s	union:_hw_ccm_cisr
_hw_ccm_clpcr	include/regsccm.h	/^typedef union _hw_ccm_clpcr$/;"	u
_hw_ccm_clpcr_bitfields	include/regsccm.h	/^    struct _hw_ccm_clpcr_bitfields$/;"	s	union:_hw_ccm_clpcr
_hw_ccm_cmeor	include/regsccm.h	/^typedef union _hw_ccm_cmeor$/;"	u
_hw_ccm_cmeor_bitfields	include/regsccm.h	/^    struct _hw_ccm_cmeor_bitfields$/;"	s	union:_hw_ccm_cmeor
_hw_ccm_cs1cdr	include/regsccm.h	/^typedef union _hw_ccm_cs1cdr$/;"	u
_hw_ccm_cs1cdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cs1cdr_bitfields$/;"	s	union:_hw_ccm_cs1cdr
_hw_ccm_cs2cdr	include/regsccm.h	/^typedef union _hw_ccm_cs2cdr$/;"	u
_hw_ccm_cs2cdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cs2cdr_bitfields$/;"	s	union:_hw_ccm_cs2cdr
_hw_ccm_cscdr1	include/regsccm.h	/^typedef union _hw_ccm_cscdr1$/;"	u
_hw_ccm_cscdr1_bitfields	include/regsccm.h	/^    struct _hw_ccm_cscdr1_bitfields$/;"	s	union:_hw_ccm_cscdr1
_hw_ccm_cscdr2	include/regsccm.h	/^typedef union _hw_ccm_cscdr2$/;"	u
_hw_ccm_cscdr2_bitfields	include/regsccm.h	/^    struct _hw_ccm_cscdr2_bitfields$/;"	s	union:_hw_ccm_cscdr2
_hw_ccm_cscdr3	include/regsccm.h	/^typedef union _hw_ccm_cscdr3$/;"	u
_hw_ccm_cscdr3_bitfields	include/regsccm.h	/^    struct _hw_ccm_cscdr3_bitfields$/;"	s	union:_hw_ccm_cscdr3
_hw_ccm_cscmr1	fpga_drv/driver.c	/^typedef union _hw_ccm_cscmr1$/;"	u	file:
_hw_ccm_cscmr1	include/regsccm.h	/^typedef union _hw_ccm_cscmr1$/;"	u
_hw_ccm_cscmr1_bitfields	fpga_drv/driver.c	/^    struct _hw_ccm_cscmr1_bitfields$/;"	s	union:_hw_ccm_cscmr1	file:
_hw_ccm_cscmr1_bitfields	include/regsccm.h	/^    struct _hw_ccm_cscmr1_bitfields$/;"	s	union:_hw_ccm_cscmr1
_hw_ccm_cscmr2	include/regsccm.h	/^typedef union _hw_ccm_cscmr2$/;"	u
_hw_ccm_cscmr2_bitfields	include/regsccm.h	/^    struct _hw_ccm_cscmr2_bitfields$/;"	s	union:_hw_ccm_cscmr2
_hw_ccm_csr	include/regsccm.h	/^typedef union _hw_ccm_csr$/;"	u
_hw_ccm_csr_bitfields	include/regsccm.h	/^    struct _hw_ccm_csr_bitfields$/;"	s	union:_hw_ccm_csr
_hw_ccm_ctor	include/regsccm.h	/^typedef union _hw_ccm_ctor$/;"	u
_hw_ccm_ctor_bitfields	include/regsccm.h	/^    struct _hw_ccm_ctor_bitfields$/;"	s	union:_hw_ccm_ctor
_hw_ccm_cwdr	include/regsccm.h	/^typedef union _hw_ccm_cwdr$/;"	u
_hw_ccm_cwdr_bitfields	include/regsccm.h	/^    struct _hw_ccm_cwdr_bitfields$/;"	s	union:_hw_ccm_cwdr
_hw_eim	include/regseim.h	/^typedef struct _hw_eim$/;"	s
_hw_eim_cs0gcr1	include/regseim.h	/^typedef union _hw_eim_cs0gcr1$/;"	u
_hw_eim_cs0gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs0gcr1_bitfields$/;"	s	union:_hw_eim_cs0gcr1
_hw_eim_cs0gcr2	include/regseim.h	/^typedef union _hw_eim_cs0gcr2$/;"	u
_hw_eim_cs0gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs0gcr2_bitfields$/;"	s	union:_hw_eim_cs0gcr2
_hw_eim_cs0rcr1	include/regseim.h	/^typedef union _hw_eim_cs0rcr1$/;"	u
_hw_eim_cs0rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs0rcr1_bitfields$/;"	s	union:_hw_eim_cs0rcr1
_hw_eim_cs0rcr2	include/regseim.h	/^typedef union _hw_eim_cs0rcr2$/;"	u
_hw_eim_cs0rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs0rcr2_bitfields$/;"	s	union:_hw_eim_cs0rcr2
_hw_eim_cs0wcr1	include/regseim.h	/^typedef union _hw_eim_cs0wcr1$/;"	u
_hw_eim_cs0wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs0wcr1_bitfields$/;"	s	union:_hw_eim_cs0wcr1
_hw_eim_cs0wcr2	include/regseim.h	/^typedef union _hw_eim_cs0wcr2$/;"	u
_hw_eim_cs0wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs0wcr2_bitfields$/;"	s	union:_hw_eim_cs0wcr2
_hw_eim_cs1gcr1	include/regseim.h	/^typedef union _hw_eim_cs1gcr1$/;"	u
_hw_eim_cs1gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs1gcr1_bitfields$/;"	s	union:_hw_eim_cs1gcr1
_hw_eim_cs1gcr2	include/regseim.h	/^typedef union _hw_eim_cs1gcr2$/;"	u
_hw_eim_cs1gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs1gcr2_bitfields$/;"	s	union:_hw_eim_cs1gcr2
_hw_eim_cs1rcr1	include/regseim.h	/^typedef union _hw_eim_cs1rcr1$/;"	u
_hw_eim_cs1rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs1rcr1_bitfields$/;"	s	union:_hw_eim_cs1rcr1
_hw_eim_cs1rcr2	include/regseim.h	/^typedef union _hw_eim_cs1rcr2$/;"	u
_hw_eim_cs1rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs1rcr2_bitfields$/;"	s	union:_hw_eim_cs1rcr2
_hw_eim_cs1wcr1	include/regseim.h	/^typedef union _hw_eim_cs1wcr1$/;"	u
_hw_eim_cs1wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs1wcr1_bitfields$/;"	s	union:_hw_eim_cs1wcr1
_hw_eim_cs1wcr2	include/regseim.h	/^typedef union _hw_eim_cs1wcr2$/;"	u
_hw_eim_cs1wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs1wcr2_bitfields$/;"	s	union:_hw_eim_cs1wcr2
_hw_eim_cs2gcr1	include/regseim.h	/^typedef union _hw_eim_cs2gcr1$/;"	u
_hw_eim_cs2gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs2gcr1_bitfields$/;"	s	union:_hw_eim_cs2gcr1
_hw_eim_cs2gcr2	include/regseim.h	/^typedef union _hw_eim_cs2gcr2$/;"	u
_hw_eim_cs2gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs2gcr2_bitfields$/;"	s	union:_hw_eim_cs2gcr2
_hw_eim_cs2rcr1	include/regseim.h	/^typedef union _hw_eim_cs2rcr1$/;"	u
_hw_eim_cs2rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs2rcr1_bitfields$/;"	s	union:_hw_eim_cs2rcr1
_hw_eim_cs2rcr2	include/regseim.h	/^typedef union _hw_eim_cs2rcr2$/;"	u
_hw_eim_cs2rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs2rcr2_bitfields$/;"	s	union:_hw_eim_cs2rcr2
_hw_eim_cs2wcr1	include/regseim.h	/^typedef union _hw_eim_cs2wcr1$/;"	u
_hw_eim_cs2wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs2wcr1_bitfields$/;"	s	union:_hw_eim_cs2wcr1
_hw_eim_cs2wcr2	include/regseim.h	/^typedef union _hw_eim_cs2wcr2$/;"	u
_hw_eim_cs2wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs2wcr2_bitfields$/;"	s	union:_hw_eim_cs2wcr2
_hw_eim_cs3gcr1	include/regseim.h	/^typedef union _hw_eim_cs3gcr1$/;"	u
_hw_eim_cs3gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs3gcr1_bitfields$/;"	s	union:_hw_eim_cs3gcr1
_hw_eim_cs3gcr2	include/regseim.h	/^typedef union _hw_eim_cs3gcr2$/;"	u
_hw_eim_cs3gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs3gcr2_bitfields$/;"	s	union:_hw_eim_cs3gcr2
_hw_eim_cs3rcr1	include/regseim.h	/^typedef union _hw_eim_cs3rcr1$/;"	u
_hw_eim_cs3rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs3rcr1_bitfields$/;"	s	union:_hw_eim_cs3rcr1
_hw_eim_cs3rcr2	include/regseim.h	/^typedef union _hw_eim_cs3rcr2$/;"	u
_hw_eim_cs3rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs3rcr2_bitfields$/;"	s	union:_hw_eim_cs3rcr2
_hw_eim_cs3wcr1	include/regseim.h	/^typedef union _hw_eim_cs3wcr1$/;"	u
_hw_eim_cs3wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs3wcr1_bitfields$/;"	s	union:_hw_eim_cs3wcr1
_hw_eim_cs3wcr2	include/regseim.h	/^typedef union _hw_eim_cs3wcr2$/;"	u
_hw_eim_cs3wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs3wcr2_bitfields$/;"	s	union:_hw_eim_cs3wcr2
_hw_eim_cs4gcr1	include/regseim.h	/^typedef union _hw_eim_cs4gcr1$/;"	u
_hw_eim_cs4gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs4gcr1_bitfields$/;"	s	union:_hw_eim_cs4gcr1
_hw_eim_cs4gcr2	include/regseim.h	/^typedef union _hw_eim_cs4gcr2$/;"	u
_hw_eim_cs4gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs4gcr2_bitfields$/;"	s	union:_hw_eim_cs4gcr2
_hw_eim_cs4rcr1	include/regseim.h	/^typedef union _hw_eim_cs4rcr1$/;"	u
_hw_eim_cs4rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs4rcr1_bitfields$/;"	s	union:_hw_eim_cs4rcr1
_hw_eim_cs4rcr2	include/regseim.h	/^typedef union _hw_eim_cs4rcr2$/;"	u
_hw_eim_cs4rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs4rcr2_bitfields$/;"	s	union:_hw_eim_cs4rcr2
_hw_eim_cs4wcr1	include/regseim.h	/^typedef union _hw_eim_cs4wcr1$/;"	u
_hw_eim_cs4wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs4wcr1_bitfields$/;"	s	union:_hw_eim_cs4wcr1
_hw_eim_cs4wcr2	include/regseim.h	/^typedef union _hw_eim_cs4wcr2$/;"	u
_hw_eim_cs4wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs4wcr2_bitfields$/;"	s	union:_hw_eim_cs4wcr2
_hw_eim_cs5gcr1	include/regseim.h	/^typedef union _hw_eim_cs5gcr1$/;"	u
_hw_eim_cs5gcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs5gcr1_bitfields$/;"	s	union:_hw_eim_cs5gcr1
_hw_eim_cs5gcr2	include/regseim.h	/^typedef union _hw_eim_cs5gcr2$/;"	u
_hw_eim_cs5gcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs5gcr2_bitfields$/;"	s	union:_hw_eim_cs5gcr2
_hw_eim_cs5rcr1	include/regseim.h	/^typedef union _hw_eim_cs5rcr1$/;"	u
_hw_eim_cs5rcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs5rcr1_bitfields$/;"	s	union:_hw_eim_cs5rcr1
_hw_eim_cs5rcr2	include/regseim.h	/^typedef union _hw_eim_cs5rcr2$/;"	u
_hw_eim_cs5rcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs5rcr2_bitfields$/;"	s	union:_hw_eim_cs5rcr2
_hw_eim_cs5wcr1	include/regseim.h	/^typedef union _hw_eim_cs5wcr1$/;"	u
_hw_eim_cs5wcr1_bitfields	include/regseim.h	/^    struct _hw_eim_cs5wcr1_bitfields$/;"	s	union:_hw_eim_cs5wcr1
_hw_eim_cs5wcr2	include/regseim.h	/^typedef union _hw_eim_cs5wcr2$/;"	u
_hw_eim_cs5wcr2_bitfields	include/regseim.h	/^    struct _hw_eim_cs5wcr2_bitfields$/;"	s	union:_hw_eim_cs5wcr2
_hw_eim_dcr	include/regseim.h	/^typedef union _hw_eim_dcr$/;"	u
_hw_eim_dcr_bitfields	include/regseim.h	/^    struct _hw_eim_dcr_bitfields$/;"	s	union:_hw_eim_dcr
_hw_eim_dsr	include/regseim.h	/^typedef union _hw_eim_dsr$/;"	u
_hw_eim_dsr_bitfields	include/regseim.h	/^    struct _hw_eim_dsr_bitfields$/;"	s	union:_hw_eim_dsr
_hw_eim_ear	include/regseim.h	/^typedef union _hw_eim_ear$/;"	u
_hw_eim_ear_bitfields	include/regseim.h	/^    struct _hw_eim_ear_bitfields$/;"	s	union:_hw_eim_ear
_hw_eim_wcr	include/regseim.h	/^typedef union _hw_eim_wcr$/;"	u
_hw_eim_wcr_bitfields	include/regseim.h	/^    struct _hw_eim_wcr_bitfields$/;"	s	union:_hw_eim_wcr
_hw_eim_wiar	include/regseim.h	/^typedef union _hw_eim_wiar$/;"	u
_hw_eim_wiar_bitfields	include/regseim.h	/^    struct _hw_eim_wiar_bitfields$/;"	s	union:_hw_eim_wiar
_hw_sdmaarm	include/regssdmaarm.h	/^typedef struct _hw_sdmaarm$/;"	s
_hw_sdmaarm_chn0addr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_chn0addr$/;"	u
_hw_sdmaarm_chn0addr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_chn0addr_bitfields$/;"	s	union:_hw_sdmaarm_chn0addr
_hw_sdmaarm_chnenbln	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_chnenbln$/;"	u
_hw_sdmaarm_chnenbln_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_chnenbln_bitfields$/;"	s	union:_hw_sdmaarm_chnenbln
_hw_sdmaarm_config	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_config$/;"	u
_hw_sdmaarm_config_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_config_bitfields$/;"	s	union:_hw_sdmaarm_config
_hw_sdmaarm_dspovr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_dspovr$/;"	u
_hw_sdmaarm_dspovr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_dspovr_bitfields$/;"	s	union:_hw_sdmaarm_dspovr
_hw_sdmaarm_evt_mirror	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evt_mirror$/;"	u
_hw_sdmaarm_evt_mirror2	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evt_mirror2$/;"	u
_hw_sdmaarm_evt_mirror2_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evt_mirror2_bitfields$/;"	s	union:_hw_sdmaarm_evt_mirror2
_hw_sdmaarm_evt_mirror_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evt_mirror_bitfields$/;"	s	union:_hw_sdmaarm_evt_mirror
_hw_sdmaarm_evterr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evterr$/;"	u
_hw_sdmaarm_evterr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evterr_bitfields$/;"	s	union:_hw_sdmaarm_evterr
_hw_sdmaarm_evterrdbg	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evterrdbg$/;"	u
_hw_sdmaarm_evterrdbg_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evterrdbg_bitfields$/;"	s	union:_hw_sdmaarm_evterrdbg
_hw_sdmaarm_evtovr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evtovr$/;"	u
_hw_sdmaarm_evtovr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evtovr_bitfields$/;"	s	union:_hw_sdmaarm_evtovr
_hw_sdmaarm_evtpend	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_evtpend$/;"	u
_hw_sdmaarm_evtpend_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_evtpend_bitfields$/;"	s	union:_hw_sdmaarm_evtpend
_hw_sdmaarm_hostovr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_hostovr$/;"	u
_hw_sdmaarm_hostovr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_hostovr_bitfields$/;"	s	union:_hw_sdmaarm_hostovr
_hw_sdmaarm_hstart	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_hstart$/;"	u
_hw_sdmaarm_hstart_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_hstart_bitfields$/;"	s	union:_hw_sdmaarm_hstart
_hw_sdmaarm_illinstaddr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_illinstaddr$/;"	u
_hw_sdmaarm_illinstaddr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_illinstaddr_bitfields$/;"	s	union:_hw_sdmaarm_illinstaddr
_hw_sdmaarm_intr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_intr$/;"	u
_hw_sdmaarm_intr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_intr_bitfields$/;"	s	union:_hw_sdmaarm_intr
_hw_sdmaarm_intrmask	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_intrmask$/;"	u
_hw_sdmaarm_intrmask_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_intrmask_bitfields$/;"	s	union:_hw_sdmaarm_intrmask
_hw_sdmaarm_mc0ptr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_mc0ptr$/;"	u
_hw_sdmaarm_mc0ptr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_mc0ptr_bitfields$/;"	s	union:_hw_sdmaarm_mc0ptr
_hw_sdmaarm_once_cmd	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_once_cmd$/;"	u
_hw_sdmaarm_once_cmd_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_once_cmd_bitfields$/;"	s	union:_hw_sdmaarm_once_cmd
_hw_sdmaarm_once_data	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_once_data$/;"	u
_hw_sdmaarm_once_data_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_once_data_bitfields$/;"	s	union:_hw_sdmaarm_once_data
_hw_sdmaarm_once_enb	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_once_enb$/;"	u
_hw_sdmaarm_once_enb_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_once_enb_bitfields$/;"	s	union:_hw_sdmaarm_once_enb
_hw_sdmaarm_once_instr	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_once_instr$/;"	u
_hw_sdmaarm_once_instr_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_once_instr_bitfields$/;"	s	union:_hw_sdmaarm_once_instr
_hw_sdmaarm_once_stat	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_once_stat$/;"	u
_hw_sdmaarm_once_stat_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_once_stat_bitfields$/;"	s	union:_hw_sdmaarm_once_stat
_hw_sdmaarm_psw	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_psw$/;"	u
_hw_sdmaarm_psw_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_psw_bitfields$/;"	s	union:_hw_sdmaarm_psw
_hw_sdmaarm_reset	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_reset$/;"	u
_hw_sdmaarm_reset_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_reset_bitfields$/;"	s	union:_hw_sdmaarm_reset
_hw_sdmaarm_sdma_chnprin	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_sdma_chnprin$/;"	u
_hw_sdmaarm_sdma_chnprin_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_sdma_chnprin_bitfields$/;"	s	union:_hw_sdmaarm_sdma_chnprin
_hw_sdmaarm_sdma_lock	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_sdma_lock$/;"	u
_hw_sdmaarm_sdma_lock_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_sdma_lock_bitfields$/;"	s	union:_hw_sdmaarm_sdma_lock
_hw_sdmaarm_stop_stat	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_stop_stat$/;"	u
_hw_sdmaarm_stop_stat_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_stop_stat_bitfields$/;"	s	union:_hw_sdmaarm_stop_stat
_hw_sdmaarm_xtrig_conf1	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_xtrig_conf1$/;"	u
_hw_sdmaarm_xtrig_conf1_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_xtrig_conf1_bitfields$/;"	s	union:_hw_sdmaarm_xtrig_conf1
_hw_sdmaarm_xtrig_conf2	include/regssdmaarm.h	/^typedef union _hw_sdmaarm_xtrig_conf2$/;"	u
_hw_sdmaarm_xtrig_conf2_bitfields	include/regssdmaarm.h	/^    struct _hw_sdmaarm_xtrig_conf2_bitfields$/;"	s	union:_hw_sdmaarm_xtrig_conf2
_imx_interrupts	include/irq_numbers.h	/^enum _imx_interrupts$/;"	g
_line_buf_q	fpga_drv/driver.h	/^typedef struct _line_buf_q$/;"	s
_reserved0	include/regsccm.h	/^    reg32_t _reserved0;$/;"	m	struct:_hw_ccm
_reserved0	include/regssdmaarm.h	/^    reg32_t _reserved0;$/;"	m	struct:_hw_sdmaarm
_reserved1	include/regsccm.h	/^    reg32_t _reserved1;$/;"	m	struct:_hw_ccm
_reserved1	include/regssdmaarm.h	/^    reg32_t _reserved1;$/;"	m	struct:_hw_sdmaarm
_reserved2	include/regsccm.h	/^    reg32_t _reserved2;$/;"	m	struct:_hw_ccm
_reserved2	include/regssdmaarm.h	/^    reg32_t _reserved2[2];$/;"	m	struct:_hw_sdmaarm
_reserved3	include/regssdmaarm.h	/^    reg32_t _reserved3[34];$/;"	m	struct:_hw_sdmaarm
_reserved4	include/regssdmaarm.h	/^    reg32_t _reserved4[32];$/;"	m	struct:_hw_sdmaarm
_spi_bus_info_t	include/vworks_ioctl.h	/^typedef struct _spi_bus_info_t$/;"	s
_tg_buf	fpga_drv/driver.h	/^typedef struct _tg_buf$/;"	s
addr_len	include/vworks_ioctl.h	/^		u8 addr_len;$/;"	m	struct:_spi_bus_info_t
adi_roic_info	chip_adi_adas1256_drv/driver.c	/^int adi_roic_info(void)$/;"	f
bit	fpga_drv/driver.c	/^    } bit;$/;"	m	union:_hw_ccm_cscmr1	typeref:struct:_hw_ccm_cscmr1::_hw_ccm_cscmr1_bitfields	file:
boolean	fpga_drv/eim.h	/^    uint8_t boolean;            \/\/!< boolean or integer$/;"	m	struct:__anon2
ccflags-y	Makefile	/^ccflags-y := -I$(INCLUDEDIR)$/;"	m
ccm_eim_clk_div	fpga_drv/driver.c	/^void ccm_eim_clk_div(void)$/;"	f
cfg_table	fpga_drv/eim.c	/^static eim_cfg_t cfg_table[] = {$/;"	v	file:
check_integrity	chip_adi_adas1256_drv/driver.c	/^bool check_integrity(u16 * buf)$/;"	f
cmd_len	include/vworks_ioctl.h	/^		u8 cmd_len;$/;"	m	struct:_spi_bus_info_t
cpha	include/vworks_ioctl.h	/^		bool cpha;$/;"	m	struct:_spi_bus_info_t
cpol	include/vworks_ioctl.h	/^		bool cpol;$/;"	m	struct:_spi_bus_info_t
dac_chip_deselect	chip_ti_afe2256_drv/driver.c	/^void dac_chip_deselect(void)$/;"	f
dac_chip_select	chip_ti_afe2256_drv/driver.c	/^void dac_chip_select( u8 idx )$/;"	f
dac_default	chip_ti_afe2256_drv/driver.c	/^u32 dac_default								= 	0x2E147;$/;"	v
dac_transfer_done	chip_ti_afe2256_drv/driver.c	/^static int dac_transfer_done(void)$/;"	f	file:
dac_transfer_init	chip_ti_afe2256_drv/driver.c	/^static int dac_transfer_init(void)$/;"	f	file:
data	include/vworks_ioctl.h	/^	unsigned char			data[132];$/;"	m	struct:_IOCTLDATA
data_len	include/vworks_ioctl.h	/^		u8 data_len;$/;"	m	struct:_spi_bus_info_t
dev_ret	spi_drv/driver.c	/^struct device *dev_ret;$/;"	v	typeref:struct:device
device_count	include/driver_defs.h	/^	uint16_t					device_count;	   	\/\/ Number of devices in $/;"	m	struct:_DRIVER_OBJECT
dma_done	fpga_drv/isr_func.c	/^static void dma_done(void *a_pdata)$/;"	f	file:
dma_m2m_filter	fpga_drv/driver.c	/^static bool dma_m2m_filter(struct dma_chan *chan, void *param)$/;"	f	file:
dma_start	fpga_drv/isr_func.c	/^void dma_start(tg_buf_t* a_pb, u16 a_cnt_line)$/;"	f
driver_object_t	include/driver_defs.h	/^} driver_object_t;$/;"	t	typeref:struct:_DRIVER_OBJECT
eBD_2530VW	include/driver_defs.h	/^	eBD_2530VW = 0,$/;"	e	enum:__anon14
eBD_3643VW	include/driver_defs.h	/^	eBD_3643VW,$/;"	e	enum:__anon14
eBD_4343VW	include/driver_defs.h	/^	eBD_4343VW,$/;"	e	enum:__anon14
eHIGH	include/driver_defs.h	/^	eHIGH = 1,$/;"	e	enum:__anon15
eLOW	include/driver_defs.h	/^	eLOW = 0,$/;"	e	enum:__anon15
eROIC_LP_NAP	fpga_drv/driver.h	/^	eROIC_LP_NAP,$/;"	e	enum:__anon4
eROIC_LP_POWER_DOWN	fpga_drv/driver.h	/^	eROIC_LP_POWER_DOWN = 0,$/;"	e	enum:__anon4
eTG_STATE_EXPOSURE	fpga_drv/driver.h	/^	eTG_STATE_EXPOSURE,$/;"	e	enum:__anon3
eTG_STATE_FLUSH	fpga_drv/driver.h	/^	eTG_STATE_FLUSH = 0,$/;"	e	enum:__anon3
eTG_STATE_READOUT_BEGIN	fpga_drv/driver.h	/^	eTG_STATE_READOUT_BEGIN,$/;"	e	enum:__anon3
eTG_STATE_READOUT_END	fpga_drv/driver.h	/^	eTG_STATE_READOUT_END,$/;"	e	enum:__anon3
eTI_ROIC_REG_00_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_00_IDX = 0,$/;"	e	enum:__anon16
eTI_ROIC_REG_10_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_10_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_11_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_11_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_12_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_12_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_13_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_13_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_16_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_16_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_18_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_18_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_2C_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_2C_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_2E_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_2E_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_30_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_30_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_31_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_31_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_32_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_32_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_33_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_33_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_40_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_40_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_41_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_41_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_42_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_42_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_43_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_43_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_46_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_46_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_47_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_47_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_4A_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_4A_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_4B_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_4B_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_4C_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_4C_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_50_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_50_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_51_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_51_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_52_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_52_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_53_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_53_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_54_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_54_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_55_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_55_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_5A_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_5A_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_5C_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_5C_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_5D_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_5D_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_5E_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_5E_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_61_IDX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_61_IDX,$/;"	e	enum:__anon16
eTI_ROIC_REG_MAX	chip_ti_afe2256_drv/driver.h	/^	eTI_ROIC_REG_MAX,$/;"	e	enum:__anon16
eTRIG_SELECT_ACTIVE_LINE	include/fpga_reg_def.h	/^    eTRIG_SELECT_ACTIVE_LINE  = 1,$/;"	e	enum:__anon13
eTRIG_SELECT_NON_LINE	include/fpga_reg_def.h	/^    eTRIG_SELECT_NON_LINE     = 3,$/;"	e	enum:__anon13
eeprom_status_u	spi_drv/driver.c	/^}eeprom_status_u;$/;"	t	typeref:union:_eeprom_status	file:
eim_cfg_e	fpga_drv/eim_ifc.h	/^enum eim_cfg_e {$/;"	g
eim_cfg_set	fpga_drv/eim.c	/^uint32_t eim_cfg_set(uint32_t cs, uint32_t cfg, uint32_t value)$/;"	f
eim_cfg_t	fpga_drv/eim.h	/^} eim_cfg_t;$/;"	t	typeref:struct:__anon2
eim_cs_e	fpga_drv/eim_ifc.h	/^enum eim_cs_e {$/;"	g
eim_cs_reg_t	fpga_drv/eim.h	/^} eim_cs_reg_t;$/;"	t	typeref:struct:__anon1
eim_dsz_e	fpga_drv/eim_ifc.h	/^enum eim_dsz_e {$/;"	g
eim_hw_prepare	fpga_drv/driver.c	/^static void eim_hw_prepare(void)$/;"	f	file:
eim_init	fpga_drv/eim.c	/^uint32_t eim_init(uint32_t cs, uint32_t dsz, uint32_t mum, uint32_t aus)$/;"	f
eim_reg_e	fpga_drv/eim.h	/^enum eim_reg_e {$/;"	g
enter_qpi_mode	flash_spi_drv/driver.c	/^static void enter_qpi_mode(void)$/;"	f	file:
evt_kthread	include/driver_defs.h	/^    struct task_struct *evt_kthread;	\/\/power down thread handler$/;"	m	struct:_exp_wait_queue_ctx	typeref:struct:_exp_wait_queue_ctx::task_struct
evt_thread_lock	include/driver_defs.h	/^    spinlock_t evt_thread_lock;			\/\/power down thread lock$/;"	m	struct:_exp_wait_queue_ctx
evt_thread_stt	include/driver_defs.h	/^    u32 evt_thread_stt;					\/\/power down thread    0: thread not running 1: thread is running$/;"	m	struct:_exp_wait_queue_ctx
evt_wait_cond	include/driver_defs.h	/^    u32 evt_wait_cond;					\/\/power down condition. 1: ROIC POWER UP 2: ROIC POWER DOWN$/;"	m	struct:_exp_wait_queue_ctx
exit_qpi_mode	flash_spi_drv/driver.c	/^static void exit_qpi_mode(void)$/;"	f	file:
exp_wait_queue_ctx	include/driver_defs.h	/^} exp_wait_queue_ctx;$/;"	t	typeref:struct:_exp_wait_queue_ctx
exposure_evt_check	chip_adi_adas1256_drv/driver.c	/^u32 exposure_evt_check(void)$/;"	f
exposure_evt_check	chip_ti_afe2256_drv/driver.c	/^u32 exposure_evt_check(void)$/;"	f
exposure_wait_queue	fpga_drv/driver.c	/^DECLARE_WAIT_QUEUE_HEAD(exposure_wait_queue);$/;"	v
exposure_wait_queue	fpga_drv/driver.c	/^EXPORT_SYMBOL(exposure_wait_queue);$/;"	v
exposure_wait_queue_ctx	fpga_drv/driver.c	/^EXPORT_SYMBOL(exposure_wait_queue_ctx);$/;"	v
exposure_wait_queue_ctx	fpga_drv/driver.c	/^exp_wait_queue_ctx	exposure_wait_queue_ctx;$/;"	v
flash_read_id	flash_spi_drv/driver.c	/^void flash_read_id(u8* o_p_manufacturer_id, u16* o_p_device_id)$/;"	f
flash_spi_read_write_quad	flash_spi_drv/driver.c	/^void flash_spi_read_write_quad(u8* a_pwdata,  u32 a_wwlength,u8* a_prdata,  u32 a_wrlength, u32 a_wdummy)$/;"	f
flash_spi_read_write_single	flash_spi_drv/driver.c	/^void flash_spi_read_write_single(u8* a_pwdata,  u32 a_wwlength,u8* a_prdata,  u32 a_wrlength, u32 a_wdummy)$/;"	f
flash_status_reg_u	flash_spi_drv/driver.c	/^}flash_status_reg_u;$/;"	t	typeref:union:_flash_status_reg	file:
flash_write_disable	flash_spi_drv/driver.c	/^static void flash_write_disable(void)$/;"	f	file:
flash_write_enable	flash_spi_drv/driver.c	/^static void flash_write_enable(void)$/;"	f	file:
fpga_reg_u	include/fpga_reg_def.h	/^}fpga_reg_u;$/;"	t	typeref:union:_fpga_reg
g_INT_STATUS	fpga_drv/isr_func.c	/^u16										g_INT_STATUS = 0;$/;"	v
g_b_aed_pwr_onoff	gpio_drv/driver.c	/^volatile bool	g_b_aed_pwr_onoff = false;$/;"	v
g_b_bat_charge_blocked	gpio_drv/driver.c	/^EXPORT_SYMBOL(g_b_bat_charge_blocked);$/;"	v
g_b_bat_charge_blocked	gpio_drv/driver.c	/^volatile bool	g_b_bat_charge_blocked = false;$/;"	v
g_b_bat_charge_full	gpio_drv/driver.c	/^EXPORT_SYMBOL(g_b_bat_charge_full);$/;"	v
g_b_bat_charge_full	gpio_drv/driver.c	/^volatile bool	g_b_bat_charge_full = false;$/;"	v
g_b_capt_power_mode	fpga_drv/isr_func.c	/^u8										g_b_capt_power_mode = ROIC_POWER_MODE_EXPOSER;$/;"	v
g_b_idle_power_mode	fpga_drv/isr_func.c	/^u8										g_b_idle_power_mode = ROIC_POWER_MODE_IDLE;$/;"	v
g_b_immediate_transfer	fpga_drv/driver.c	/^bool                            g_b_immediate_transfer;$/;"	v
g_b_irq_enable	fpga_drv/dispatch.c	/^bool                    g_b_irq_enable=false;$/;"	v
g_b_log_print	chip_ti_afe2256_drv/driver.c	/^volatile bool								g_b_log_print = false;$/;"	v
g_b_log_print	fpga_drv/driver.c	/^volatile bool					g_b_log_print = false;$/;"	v
g_b_quad_flag	flash_spi_drv/driver.c	/^u8		g_b_quad_flag = 0;$/;"	v
g_b_readout_done	fpga_drv/driver.c	/^bool			                g_b_readout_done;$/;"	v
g_b_single_readout	chip_ti_afe2256_drv/driver.c	/^bool										g_b_single_readout;$/;"	v
g_b_write_error	fpga_drv/driver.c	/^bool                            g_b_write_error = false;$/;"	v
g_c_exp_ok	fpga_drv/driver.c	/^u8								g_c_exp_ok;		\/\/ 0: clear, 1: X-ray (Double Readout on), 2: Offset (Double Readout on)$/;"	v
g_c_impact_event_flag	gpio_drv/driver.c	/^u8				g_c_impact_event_flag = 0;$/;"	v
g_c_line_count	fpga_drv/driver.c	/^u8								g_c_line_count;$/;"	v
g_c_load_cal_result	fpga_drv/driver.c	/^u8								g_c_load_cal_result;$/;"	v
g_c_transfer_start	fpga_drv/isr_func.c	/^u8						g_c_transfer_start;$/;"	v
g_dma_m2m_config_t	fpga_drv/driver.c	/^struct dma_slave_config			g_dma_m2m_config_t;$/;"	v	typeref:struct:dma_slave_config
g_exp_irq_num	fpga_drv/driver.c	/^u32								g_exp_irq_num;$/;"	v
g_exp_section	fpga_drv/dispatch.c	/^int						g_exp_section =0;$/;"	v
g_gpio1_gdir_t	gpio_drv/driver.c	/^spinlock_t g_gpio1_gdir_t;$/;"	v
g_gpio1_rd_t	gpio_drv/driver.c	/^spinlock_t g_gpio1_rd_t;$/;"	v
g_gpio2_gdir_t	gpio_drv/driver.c	/^spinlock_t g_gpio2_gdir_t;$/;"	v
g_gpio2_rd_t	gpio_drv/driver.c	/^spinlock_t g_gpio2_rd_t;$/;"	v
g_gpio3_gdir_t	gpio_drv/driver.c	/^spinlock_t g_gpio3_gdir_t;$/;"	v
g_gpio3_rd_t	gpio_drv/driver.c	/^spinlock_t g_gpio3_rd_t;$/;"	v
g_gpio4_gdir_t	gpio_drv/driver.c	/^spinlock_t g_gpio4_gdir_t;$/;"	v
g_gpio4_rd_t	gpio_drv/driver.c	/^spinlock_t g_gpio4_rd_t;$/;"	v
g_gpio5_gdir_t	gpio_drv/driver.c	/^spinlock_t g_gpio5_gdir_t;$/;"	v
g_gpio5_rd_t	gpio_drv/driver.c	/^spinlock_t g_gpio5_rd_t;$/;"	v
g_io_lock	fpga_drv/driver.c	/^EXPORT_SYMBOL(g_io_lock);$/;"	v
g_io_lock	fpga_drv/driver.c	/^spinlock_t 						g_io_lock;$/;"	v
g_n_dac_num	chip_ti_afe2256_drv/driver.c	/^s32											g_n_dac_num;$/;"	v
g_n_daisy_chain_num	chip_adi_adas1256_drv/driver.c	/^s32							g_n_daisy_chain_num;$/;"	v
g_n_impact_irq_num	gpio_drv/driver.c	/^u32				g_n_impact_irq_num = 0;$/;"	v
g_n_lower_side_roic_num	chip_ti_afe2256_drv/driver.c	/^s32											g_n_lower_side_roic_num;$/;"	v
g_n_num_of_buffer	fpga_drv/driver.c	/^u32								g_n_num_of_buffer = 1;$/;"	v
g_n_read_buf_idx	fpga_drv/driver.c	/^u32								g_n_read_buf_idx = 0;$/;"	v
g_n_roic_num	chip_ti_afe2256_drv/driver.c	/^s32											g_n_roic_num;$/;"	v
g_n_upper_side_roic_num	chip_ti_afe2256_drv/driver.c	/^s32											g_n_upper_side_roic_num;$/;"	v
g_n_write_buf_idx	fpga_drv/driver.c	/^u32								g_n_write_buf_idx = 0;$/;"	v
g_neim_memory_addr	fpga_drv/driver.c	/^u32								g_neim_memory_addr;$/;"	v
g_nscript_addr	fpga_drv/driver.c	/^u32			 					g_nscript_addr = 0;$/;"	v
g_p_cal_data_mmap_t	fpga_drv/driver.c	/^mmap_t*							g_p_cal_data_mmap_t;$/;"	v
g_p_line_tg_buf_t	fpga_drv/driver.c	/^tg_buf_t*						g_p_line_tg_buf_t;$/;"	v
g_p_queue_buf_t	fpga_drv/driver.c	/^line_buf_q_t*					g_p_queue_buf_t[10];$/;"	v
g_p_state_print_buf	fpga_drv/isr_func.c	/^char g_p_state_print_buf[8] = {	0,};$/;"	v
g_pcal_coeff	chip_adi_adas1256_drv/driver.c	/^u16 						g_pcal_coeff[ROIC_ADC_SEL_NUM][ROIC_INSTANCE_NUM][VIVIX_DAISY_CHAN_NUM_MAX];$/;"	v
g_pdma_m2m_chan	fpga_drv/driver.c	/^struct dma_chan *				g_pdma_m2m_chan;$/;"	v	typeref:struct:dma_chan
g_pdma_m2m_desc	fpga_drv/driver.c	/^struct dma_async_tx_descriptor*	g_pdma_m2m_desc;$/;"	v	typeref:struct:dma_async_tx_descriptor
g_pfpgaAddr	fpga_drv/driver.c	/^u16* 							g_pfpgaAddr;$/;"	v
g_psg_dst	fpga_drv/driver.c	/^struct scatterlist 				g_psg_src[1], g_psg_dst[1];$/;"	v	typeref:struct:
g_psg_src	fpga_drv/driver.c	/^struct scatterlist 				g_psg_src[1], g_psg_dst[1];$/;"	v	typeref:struct:scatterlist
g_readout_done_irq_num	fpga_drv/driver.c	/^u32								g_readout_done_irq_num;$/;"	v
g_readout_req_irq_num	fpga_drv/driver.c	/^u32								g_readout_req_irq_num;$/;"	v
g_tg_buf_size	fpga_drv/driver.c	/^u32								g_tg_buf_size;$/;"	v
g_tg_height	fpga_drv/driver.c	/^u32								g_tg_height;$/;"	v
g_tg_state_e	fpga_drv/driver.c	/^TG_STATE    					g_tg_state_e;$/;"	v
g_timeout	fpga_drv/dispatch.c	/^u16 					g_timeout;$/;"	v
g_w_offset_error	fpga_drv/driver.c	/^u16                             g_w_offset_error;$/;"	v
g_w_reg_0_data	chip_adi_adas1256_drv/driver.c	/^volatile u16 				g_w_reg_0_data=0x00;$/;"	v
g_write_reg_lock_t	chip_adi_adas1256_drv/driver.c	/^spinlock_t 					g_write_reg_lock_t;$/;"	v
get_active_tp	chip_ti_afe2256_drv/driver.c	/^int get_active_tp(void)$/;"	f
get_tft_aed_option	chip_ti_afe2256_drv/driver.c	/^u16 get_tft_aed_option(void)$/;"	f
get_tg_state	fpga_drv/isr_func.c	/^static TG_STATE get_tg_state(void) { return g_tg_state_e; }$/;"	f	file:
gpio_dr_gpio1	gpio_drv/driver.c	/^static void gpio_dr_gpio1(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_dr_gpio2	gpio_drv/driver.c	/^static void gpio_dr_gpio2(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_dr_gpio3	gpio_drv/driver.c	/^static void gpio_dr_gpio3(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_dr_gpio4	gpio_drv/driver.c	/^static void gpio_dr_gpio4(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_dr_gpio5	gpio_drv/driver.c	/^static void gpio_dr_gpio5(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_gdir_gpio1	gpio_drv/driver.c	/^static void gpio_gdir_gpio1(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_gdir_gpio2	gpio_drv/driver.c	/^static void gpio_gdir_gpio2(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_gdir_gpio3	gpio_drv/driver.c	/^static void gpio_gdir_gpio3(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_gdir_gpio4	gpio_drv/driver.c	/^static void gpio_gdir_gpio4(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_gdir_gpio5	gpio_drv/driver.c	/^static void gpio_gdir_gpio5(u32 a_n_port, u8 a_b_level)$/;"	f	file:
gpio_init	chip_adi_adas1256_drv/driver.c	/^void gpio_init(void)$/;"	f
gpio_init	flash_spi_drv/driver.c	/^void gpio_init(void)$/;"	f
gpio_init	fpga_drv/driver.c	/^void gpio_init(void)$/;"	f
gpio_init	gpio_drv/driver.c	/^static void gpio_init(void)$/;"	f	file:
hw_ccm_cacrr_t	include/regsccm.h	/^} hw_ccm_cacrr_t;$/;"	t	typeref:union:_hw_ccm_cacrr
hw_ccm_cbcdr_t	include/regsccm.h	/^} hw_ccm_cbcdr_t;$/;"	t	typeref:union:_hw_ccm_cbcdr
hw_ccm_cbcmr_t	include/regsccm.h	/^} hw_ccm_cbcmr_t;$/;"	t	typeref:union:_hw_ccm_cbcmr
hw_ccm_ccdr_t	include/regsccm.h	/^} hw_ccm_ccdr_t;$/;"	t	typeref:union:_hw_ccm_ccdr
hw_ccm_ccgr0_t	include/regsccm.h	/^} hw_ccm_ccgr0_t;$/;"	t	typeref:union:_hw_ccm_ccgr0
hw_ccm_ccgr1_t	include/regsccm.h	/^} hw_ccm_ccgr1_t;$/;"	t	typeref:union:_hw_ccm_ccgr1
hw_ccm_ccgr2_t	include/regsccm.h	/^} hw_ccm_ccgr2_t;$/;"	t	typeref:union:_hw_ccm_ccgr2
hw_ccm_ccgr3_t	include/regsccm.h	/^} hw_ccm_ccgr3_t;$/;"	t	typeref:union:_hw_ccm_ccgr3
hw_ccm_ccgr4_t	include/regsccm.h	/^} hw_ccm_ccgr4_t;$/;"	t	typeref:union:_hw_ccm_ccgr4
hw_ccm_ccgr5_t	include/regsccm.h	/^} hw_ccm_ccgr5_t;$/;"	t	typeref:union:_hw_ccm_ccgr5
hw_ccm_ccgr6_t	include/regsccm.h	/^} hw_ccm_ccgr6_t;$/;"	t	typeref:union:_hw_ccm_ccgr6
hw_ccm_ccosr_t	include/regsccm.h	/^} hw_ccm_ccosr_t;$/;"	t	typeref:union:_hw_ccm_ccosr
hw_ccm_ccr_t	include/regsccm.h	/^} hw_ccm_ccr_t;$/;"	t	typeref:union:_hw_ccm_ccr
hw_ccm_ccsr_t	include/regsccm.h	/^} hw_ccm_ccsr_t;$/;"	t	typeref:union:_hw_ccm_ccsr
hw_ccm_cdcdr_t	include/regsccm.h	/^} hw_ccm_cdcdr_t;$/;"	t	typeref:union:_hw_ccm_cdcdr
hw_ccm_cdhipr_t	include/regsccm.h	/^} hw_ccm_cdhipr_t;$/;"	t	typeref:union:_hw_ccm_cdhipr
hw_ccm_cgpr_t	include/regsccm.h	/^} hw_ccm_cgpr_t;$/;"	t	typeref:union:_hw_ccm_cgpr
hw_ccm_chsccdr_t	include/regsccm.h	/^} hw_ccm_chsccdr_t;$/;"	t	typeref:union:_hw_ccm_chsccdr
hw_ccm_cimr_t	include/regsccm.h	/^} hw_ccm_cimr_t;$/;"	t	typeref:union:_hw_ccm_cimr
hw_ccm_cisr_t	include/regsccm.h	/^} hw_ccm_cisr_t;$/;"	t	typeref:union:_hw_ccm_cisr
hw_ccm_clpcr_t	include/regsccm.h	/^} hw_ccm_clpcr_t;$/;"	t	typeref:union:_hw_ccm_clpcr
hw_ccm_cmeor_t	include/regsccm.h	/^} hw_ccm_cmeor_t;$/;"	t	typeref:union:_hw_ccm_cmeor
hw_ccm_cs1cdr_t	include/regsccm.h	/^} hw_ccm_cs1cdr_t;$/;"	t	typeref:union:_hw_ccm_cs1cdr
hw_ccm_cs2cdr_t	include/regsccm.h	/^} hw_ccm_cs2cdr_t;$/;"	t	typeref:union:_hw_ccm_cs2cdr
hw_ccm_cscdr1_t	include/regsccm.h	/^} hw_ccm_cscdr1_t;$/;"	t	typeref:union:_hw_ccm_cscdr1
hw_ccm_cscdr2_t	include/regsccm.h	/^} hw_ccm_cscdr2_t;$/;"	t	typeref:union:_hw_ccm_cscdr2
hw_ccm_cscdr3_t	include/regsccm.h	/^} hw_ccm_cscdr3_t;$/;"	t	typeref:union:_hw_ccm_cscdr3
hw_ccm_cscmr1_t	fpga_drv/driver.c	/^}hw_ccm_cscmr1_t;$/;"	t	typeref:union:_hw_ccm_cscmr1	file:
hw_ccm_cscmr1_t	include/regsccm.h	/^} hw_ccm_cscmr1_t;$/;"	t	typeref:union:_hw_ccm_cscmr1
hw_ccm_cscmr2_t	include/regsccm.h	/^} hw_ccm_cscmr2_t;$/;"	t	typeref:union:_hw_ccm_cscmr2
hw_ccm_csr_t	include/regsccm.h	/^} hw_ccm_csr_t;$/;"	t	typeref:union:_hw_ccm_csr
hw_ccm_ctor_t	include/regsccm.h	/^} hw_ccm_ctor_t;$/;"	t	typeref:union:_hw_ccm_ctor
hw_ccm_cwdr_t	include/regsccm.h	/^} hw_ccm_cwdr_t;$/;"	t	typeref:union:_hw_ccm_cwdr
hw_ccm_t	include/regsccm.h	/^} hw_ccm_t;$/;"	t	typeref:struct:_hw_ccm
hw_eim_cs0gcr1_t	include/regseim.h	/^} hw_eim_cs0gcr1_t;$/;"	t	typeref:union:_hw_eim_cs0gcr1
hw_eim_cs0gcr2_t	include/regseim.h	/^} hw_eim_cs0gcr2_t;$/;"	t	typeref:union:_hw_eim_cs0gcr2
hw_eim_cs0rcr1_t	include/regseim.h	/^} hw_eim_cs0rcr1_t;$/;"	t	typeref:union:_hw_eim_cs0rcr1
hw_eim_cs0rcr2_t	include/regseim.h	/^} hw_eim_cs0rcr2_t;$/;"	t	typeref:union:_hw_eim_cs0rcr2
hw_eim_cs0wcr1_t	include/regseim.h	/^} hw_eim_cs0wcr1_t;$/;"	t	typeref:union:_hw_eim_cs0wcr1
hw_eim_cs0wcr2_t	include/regseim.h	/^} hw_eim_cs0wcr2_t;$/;"	t	typeref:union:_hw_eim_cs0wcr2
hw_eim_cs1gcr1_t	include/regseim.h	/^} hw_eim_cs1gcr1_t;$/;"	t	typeref:union:_hw_eim_cs1gcr1
hw_eim_cs1gcr2_t	include/regseim.h	/^} hw_eim_cs1gcr2_t;$/;"	t	typeref:union:_hw_eim_cs1gcr2
hw_eim_cs1rcr1_t	include/regseim.h	/^} hw_eim_cs1rcr1_t;$/;"	t	typeref:union:_hw_eim_cs1rcr1
hw_eim_cs1rcr2_t	include/regseim.h	/^} hw_eim_cs1rcr2_t;$/;"	t	typeref:union:_hw_eim_cs1rcr2
hw_eim_cs1wcr1_t	include/regseim.h	/^} hw_eim_cs1wcr1_t;$/;"	t	typeref:union:_hw_eim_cs1wcr1
hw_eim_cs1wcr2_t	include/regseim.h	/^} hw_eim_cs1wcr2_t;$/;"	t	typeref:union:_hw_eim_cs1wcr2
hw_eim_cs2gcr1_t	include/regseim.h	/^} hw_eim_cs2gcr1_t;$/;"	t	typeref:union:_hw_eim_cs2gcr1
hw_eim_cs2gcr2_t	include/regseim.h	/^} hw_eim_cs2gcr2_t;$/;"	t	typeref:union:_hw_eim_cs2gcr2
hw_eim_cs2rcr1_t	include/regseim.h	/^} hw_eim_cs2rcr1_t;$/;"	t	typeref:union:_hw_eim_cs2rcr1
hw_eim_cs2rcr2_t	include/regseim.h	/^} hw_eim_cs2rcr2_t;$/;"	t	typeref:union:_hw_eim_cs2rcr2
hw_eim_cs2wcr1_t	include/regseim.h	/^} hw_eim_cs2wcr1_t;$/;"	t	typeref:union:_hw_eim_cs2wcr1
hw_eim_cs2wcr2_t	include/regseim.h	/^} hw_eim_cs2wcr2_t;$/;"	t	typeref:union:_hw_eim_cs2wcr2
hw_eim_cs3gcr1_t	include/regseim.h	/^} hw_eim_cs3gcr1_t;$/;"	t	typeref:union:_hw_eim_cs3gcr1
hw_eim_cs3gcr2_t	include/regseim.h	/^} hw_eim_cs3gcr2_t;$/;"	t	typeref:union:_hw_eim_cs3gcr2
hw_eim_cs3rcr1_t	include/regseim.h	/^} hw_eim_cs3rcr1_t;$/;"	t	typeref:union:_hw_eim_cs3rcr1
hw_eim_cs3rcr2_t	include/regseim.h	/^} hw_eim_cs3rcr2_t;$/;"	t	typeref:union:_hw_eim_cs3rcr2
hw_eim_cs3wcr1_t	include/regseim.h	/^} hw_eim_cs3wcr1_t;$/;"	t	typeref:union:_hw_eim_cs3wcr1
hw_eim_cs3wcr2_t	include/regseim.h	/^} hw_eim_cs3wcr2_t;$/;"	t	typeref:union:_hw_eim_cs3wcr2
hw_eim_cs4gcr1_t	include/regseim.h	/^} hw_eim_cs4gcr1_t;$/;"	t	typeref:union:_hw_eim_cs4gcr1
hw_eim_cs4gcr2_t	include/regseim.h	/^} hw_eim_cs4gcr2_t;$/;"	t	typeref:union:_hw_eim_cs4gcr2
hw_eim_cs4rcr1_t	include/regseim.h	/^} hw_eim_cs4rcr1_t;$/;"	t	typeref:union:_hw_eim_cs4rcr1
hw_eim_cs4rcr2_t	include/regseim.h	/^} hw_eim_cs4rcr2_t;$/;"	t	typeref:union:_hw_eim_cs4rcr2
hw_eim_cs4wcr1_t	include/regseim.h	/^} hw_eim_cs4wcr1_t;$/;"	t	typeref:union:_hw_eim_cs4wcr1
hw_eim_cs4wcr2_t	include/regseim.h	/^} hw_eim_cs4wcr2_t;$/;"	t	typeref:union:_hw_eim_cs4wcr2
hw_eim_cs5gcr1_t	include/regseim.h	/^} hw_eim_cs5gcr1_t;$/;"	t	typeref:union:_hw_eim_cs5gcr1
hw_eim_cs5gcr2_t	include/regseim.h	/^} hw_eim_cs5gcr2_t;$/;"	t	typeref:union:_hw_eim_cs5gcr2
hw_eim_cs5rcr1_t	include/regseim.h	/^} hw_eim_cs5rcr1_t;$/;"	t	typeref:union:_hw_eim_cs5rcr1
hw_eim_cs5rcr2_t	include/regseim.h	/^} hw_eim_cs5rcr2_t;$/;"	t	typeref:union:_hw_eim_cs5rcr2
hw_eim_cs5wcr1_t	include/regseim.h	/^} hw_eim_cs5wcr1_t;$/;"	t	typeref:union:_hw_eim_cs5wcr1
hw_eim_cs5wcr2_t	include/regseim.h	/^} hw_eim_cs5wcr2_t;$/;"	t	typeref:union:_hw_eim_cs5wcr2
hw_eim_dcr_t	include/regseim.h	/^} hw_eim_dcr_t;$/;"	t	typeref:union:_hw_eim_dcr
hw_eim_dsr_t	include/regseim.h	/^} hw_eim_dsr_t;$/;"	t	typeref:union:_hw_eim_dsr
hw_eim_ear_t	include/regseim.h	/^} hw_eim_ear_t;$/;"	t	typeref:union:_hw_eim_ear
hw_eim_t	include/regseim.h	/^} hw_eim_t;$/;"	t	typeref:struct:_hw_eim
hw_eim_wcr_t	include/regseim.h	/^} hw_eim_wcr_t;$/;"	t	typeref:union:_hw_eim_wcr
hw_eim_wiar_t	include/regseim.h	/^} hw_eim_wiar_t;$/;"	t	typeref:union:_hw_eim_wiar
hw_get_ctrl_version	gpio_drv/driver.c	/^EXPORT_SYMBOL(hw_get_ctrl_version);$/;"	v
hw_get_ctrl_version	gpio_drv/driver.c	/^u8 hw_get_ctrl_version(void)$/;"	f
hw_sdmaarm_chn0addr_t	include/regssdmaarm.h	/^} hw_sdmaarm_chn0addr_t;$/;"	t	typeref:union:_hw_sdmaarm_chn0addr
hw_sdmaarm_chnenbln_t	include/regssdmaarm.h	/^} hw_sdmaarm_chnenbln_t;$/;"	t	typeref:union:_hw_sdmaarm_chnenbln
hw_sdmaarm_config_t	include/regssdmaarm.h	/^} hw_sdmaarm_config_t;$/;"	t	typeref:union:_hw_sdmaarm_config
hw_sdmaarm_dspovr_t	include/regssdmaarm.h	/^} hw_sdmaarm_dspovr_t;$/;"	t	typeref:union:_hw_sdmaarm_dspovr
hw_sdmaarm_evt_mirror2_t	include/regssdmaarm.h	/^} hw_sdmaarm_evt_mirror2_t;$/;"	t	typeref:union:_hw_sdmaarm_evt_mirror2
hw_sdmaarm_evt_mirror_t	include/regssdmaarm.h	/^} hw_sdmaarm_evt_mirror_t;$/;"	t	typeref:union:_hw_sdmaarm_evt_mirror
hw_sdmaarm_evterr_t	include/regssdmaarm.h	/^} hw_sdmaarm_evterr_t;$/;"	t	typeref:union:_hw_sdmaarm_evterr
hw_sdmaarm_evterrdbg_t	include/regssdmaarm.h	/^} hw_sdmaarm_evterrdbg_t;$/;"	t	typeref:union:_hw_sdmaarm_evterrdbg
hw_sdmaarm_evtovr_t	include/regssdmaarm.h	/^} hw_sdmaarm_evtovr_t;$/;"	t	typeref:union:_hw_sdmaarm_evtovr
hw_sdmaarm_evtpend_t	include/regssdmaarm.h	/^} hw_sdmaarm_evtpend_t;$/;"	t	typeref:union:_hw_sdmaarm_evtpend
hw_sdmaarm_hostovr_t	include/regssdmaarm.h	/^} hw_sdmaarm_hostovr_t;$/;"	t	typeref:union:_hw_sdmaarm_hostovr
hw_sdmaarm_hstart_t	include/regssdmaarm.h	/^} hw_sdmaarm_hstart_t;$/;"	t	typeref:union:_hw_sdmaarm_hstart
hw_sdmaarm_illinstaddr_t	include/regssdmaarm.h	/^} hw_sdmaarm_illinstaddr_t;$/;"	t	typeref:union:_hw_sdmaarm_illinstaddr
hw_sdmaarm_intr_t	include/regssdmaarm.h	/^} hw_sdmaarm_intr_t;$/;"	t	typeref:union:_hw_sdmaarm_intr
hw_sdmaarm_intrmask_t	include/regssdmaarm.h	/^} hw_sdmaarm_intrmask_t;$/;"	t	typeref:union:_hw_sdmaarm_intrmask
hw_sdmaarm_mc0ptr_t	include/regssdmaarm.h	/^} hw_sdmaarm_mc0ptr_t;$/;"	t	typeref:union:_hw_sdmaarm_mc0ptr
hw_sdmaarm_once_cmd_t	include/regssdmaarm.h	/^} hw_sdmaarm_once_cmd_t;$/;"	t	typeref:union:_hw_sdmaarm_once_cmd
hw_sdmaarm_once_data_t	include/regssdmaarm.h	/^} hw_sdmaarm_once_data_t;$/;"	t	typeref:union:_hw_sdmaarm_once_data
hw_sdmaarm_once_enb_t	include/regssdmaarm.h	/^} hw_sdmaarm_once_enb_t;$/;"	t	typeref:union:_hw_sdmaarm_once_enb
hw_sdmaarm_once_instr_t	include/regssdmaarm.h	/^} hw_sdmaarm_once_instr_t;$/;"	t	typeref:union:_hw_sdmaarm_once_instr
hw_sdmaarm_once_stat_t	include/regssdmaarm.h	/^} hw_sdmaarm_once_stat_t;$/;"	t	typeref:union:_hw_sdmaarm_once_stat
hw_sdmaarm_psw_t	include/regssdmaarm.h	/^} hw_sdmaarm_psw_t;$/;"	t	typeref:union:_hw_sdmaarm_psw
hw_sdmaarm_reset_t	include/regssdmaarm.h	/^} hw_sdmaarm_reset_t;$/;"	t	typeref:union:_hw_sdmaarm_reset
hw_sdmaarm_sdma_chnprin_t	include/regssdmaarm.h	/^} hw_sdmaarm_sdma_chnprin_t;$/;"	t	typeref:union:_hw_sdmaarm_sdma_chnprin
hw_sdmaarm_sdma_lock_t	include/regssdmaarm.h	/^} hw_sdmaarm_sdma_lock_t;$/;"	t	typeref:union:_hw_sdmaarm_sdma_lock
hw_sdmaarm_stop_stat_t	include/regssdmaarm.h	/^} hw_sdmaarm_stop_stat_t;$/;"	t	typeref:union:_hw_sdmaarm_stop_stat
hw_sdmaarm_t	include/regssdmaarm.h	/^} hw_sdmaarm_t;$/;"	t	typeref:struct:_hw_sdmaarm
hw_sdmaarm_xtrig_conf1_t	include/regssdmaarm.h	/^} hw_sdmaarm_xtrig_conf1_t;$/;"	t	typeref:union:_hw_sdmaarm_xtrig_conf1
hw_sdmaarm_xtrig_conf2_t	include/regssdmaarm.h	/^} hw_sdmaarm_xtrig_conf2_t;$/;"	t	typeref:union:_hw_sdmaarm_xtrig_conf2
id	fpga_drv/eim.h	/^    uint8_t id;                 \/\/!< parameter ID$/;"	m	struct:__anon2
impact_sensor_interrupt	gpio_drv/driver.c	/^irqreturn_t  impact_sensor_interrupt(s32 a_nirq, void *a_pdev_id)$/;"	f
ioctl_data_t	include/vworks_ioctl.h	/^} __attribute__ ((packed)) ioctl_data_t;$/;"	t	typeref:struct:_IOCTLDATA
is_eeprom_busy	spi_drv/driver.c	/^bool is_eeprom_busy(void)$/;"	f
is_vw_revision_board	gpio_drv/driver.c	/^EXPORT_SYMBOL(is_vw_revision_board);$/;"	v
is_vw_revision_board	gpio_drv/driver.c	/^bool is_vw_revision_board(void)$/;"	f
line_buf_q_t	fpga_drv/driver.h	/^}line_buf_q_t;$/;"	t	typeref:struct:_line_buf_q
load_cal_start	fpga_drv/isr_func.c	/^void load_cal_start( u32 i_n_address )$/;"	f
load_cal_stop	fpga_drv/isr_func.c	/^void load_cal_stop(void)$/;"	f
load_cal_transfer	fpga_drv/isr_func.c	/^void load_cal_transfer(void)$/;"	f
load_cal_transfer_done	fpga_drv/isr_func.c	/^static void load_cal_transfer_done(void *a_pdata)$/;"	f	file:
lock_device	include/driver_defs.h	/^	spinlock_t					lock_device; 	  	\/\/ Spinlock for device $/;"	m	struct:_DRIVER_OBJECT
lock_t	fpga_drv/driver.h	/^	struct semaphore	lock_t;	$/;"	m	struct:_line_buf_q	typeref:struct:_line_buf_q::semaphore
major_id	include/driver_defs.h	/^	int32_t						major_id;		   	\/\/ The OS-assigned driver Major ID$/;"	m	struct:_DRIVER_OBJECT
mask	fpga_drv/eim.h	/^    uint32_t mask;              \/\/!< CFG mask$/;"	m	struct:__anon2
miso_gpio_grp_idx	include/vworks_ioctl.h	/^		u8 miso_gpio_grp_idx;$/;"	m	struct:_spi_bus_info_t
miso_gpio_port_idx	include/vworks_ioctl.h	/^		u8 miso_gpio_port_idx;$/;"	m	struct:_spi_bus_info_t
mmap_t	include/vworks_ioctl.h	/^}__attribute__ ((packed)) mmap_t;$/;"	t	typeref:struct:_MMAP_DATA_
mosi_gpio_grp_idx	include/vworks_ioctl.h	/^		u8 mosi_gpio_grp_idx;$/;"	m	struct:_spi_bus_info_t
mosi_gpio_port_idx	include/vworks_ioctl.h	/^		u8 mosi_gpio_port_idx;$/;"	m	struct:_spi_bus_info_t
n_read_offset	include/vworks_ioctl.h	/^	u32			n_read_offset;$/;"	m	struct:_MMAP_DATA_
n_write_offset	include/vworks_ioctl.h	/^	u32			n_write_offset;$/;"	m	struct:_MMAP_DATA_
name	include/vworks_ioctl.h	/^		char name[SPI_BUS_NAME_LEN];$/;"	m	struct:_spi_bus_info_t
nch	fpga_drv/driver.h	/^	s32		nch;$/;"	m	struct:_tg_buf
ndata	fpga_drv/driver.c	/^    reg32_t ndata;$/;"	m	union:_hw_ccm_cscmr1	file:
nfront	fpga_drv/driver.h	/^	s32					nfront;$/;"	m	struct:_line_buf_q
nmask	fpga_drv/driver.h	/^	u32		nmask;$/;"	m	struct:_tg_buf
nrear	fpga_drv/driver.h	/^	s32					nrear;$/;"	m	struct:_line_buf_q
obj-m	Makefile	/^obj-m := vivix_gpio.o vivix_spi.o vivix_tg.o vivix_flash.o vivix_ti_afe2256.o vivix_adi_adas1256.o$/;"	m
open_count	include/driver_defs.h	/^	int							open_count;			\/\/$/;"	m	struct:_DRIVER_OBJECT
p_data	include/vworks_ioctl.h	/^	u8			p_data[3072*3072*2];$/;"	m	struct:_MMAP_DATA_
paddr	fpga_drv/driver.h	/^	u32*	paddr;$/;"	m	struct:_tg_buf
pbuf	fpga_drv/driver.h	/^	u8*		pbuf;$/;"	m	struct:_tg_buf
pbuf_t	fpga_drv/driver.h	/^	tg_buf_t			*pbuf_t;$/;"	m	struct:_line_buf_q
print_current_time	fpga_drv/api_functions.c	/^void print_current_time(void)$/;"	f
print_tg_state	fpga_drv/isr_func.c	/^static char *print_tg_state(TG_STATE i_tg_state_e)$/;"	f	file:
queue_clear	fpga_drv/isr_func.c	/^static void queue_clear(void)$/;"	f	file:
queue_read	fpga_drv/driver.c	/^DECLARE_WAIT_QUEUE_HEAD(queue_read);$/;"	v
queue_read	gpio_drv/driver.c	/^DECLARE_WAIT_QUEUE_HEAD(queue_read);$/;"	v
queue_set_error	fpga_drv/isr_func.c	/^static void queue_set_error(void)$/;"	f	file:
queue_size	fpga_drv/isr_func.c	/^int queue_size( line_buf_q_t * pq )$/;"	f
reg	fpga_drv/eim.h	/^    uint8_t reg;                \/\/!< which register$/;"	m	struct:__anon2
reg16_t	include/regs.h	/^typedef unsigned short reg16_t;$/;"	t
reg32_t	include/regs.h	/^typedef unsigned int reg32_t;$/;"	t
reg8_t	include/regs.h	/^typedef unsigned char reg8_t;$/;"	t
register_addr	chip_ti_afe2256_drv/driver.c	/^const u16 register_addr[TIROIC_REG_NUM] = {0x00, 0x10, 0x11, 0x12, 0x13,$/;"	v
register_tp_none	chip_ti_afe2256_drv/driver.c	/^u16 register_tp_none[TIROIC_REG_NUM] = {0x0000, 0x0800, 0x0430, 0x4000, 0xFFBF,$/;"	v
register_tpa	chip_ti_afe2256_drv/driver.c	/^u16 register_tpa[TIROIC_REG_TG_NUM] = {0x0120, 0x0102, 0x2166, 0x71FE, 0x2B67,	\/\/ tp registers$/;"	v
register_tpb	chip_ti_afe2256_drv/driver.c	/^u16 register_tpb[TIROIC_REG_TG_NUM] = {0x0101, 0x0000, 0x0000, 0x0000, 0x0000,	\/\/ tp registers$/;"	v
ret	include/vworks_ioctl.h	/^	int			ret;					\/\/ return code$/;"	m	struct:_IOCTLDATA
roic_chip_deselect	chip_ti_afe2256_drv/driver.c	/^void roic_chip_deselect(void)$/;"	f
roic_chip_select	chip_ti_afe2256_drv/driver.c	/^void roic_chip_select( u8 idx )$/;"	f
roic_chip_select_all	chip_ti_afe2256_drv/driver.c	/^void roic_chip_select_all(void)$/;"	f
roic_cmd_read_all	chip_adi_adas1256_drv/driver.c	/^void roic_cmd_read_all( u16 *a_pdata)$/;"	f
roic_cmd_write_all	chip_adi_adas1256_drv/driver.c	/^void roic_cmd_write_all(u16 a_wcmd)$/;"	f
roic_cmd_write_arrary	chip_adi_adas1256_drv/driver.c	/^void roic_cmd_write_arrary(u16 * a_pcmd)$/;"	f
roic_discovery	chip_adi_adas1256_drv/driver.c	/^s32 roic_discovery(void)$/;"	f
roic_discovery	chip_ti_afe2256_drv/driver.c	/^s32 roic_discovery(void)$/;"	f
roic_init_sequence	chip_adi_adas1256_drv/driver.c	/^s32 roic_init_sequence(u16 a_pcal_coeff[ROIC_ADC_SEL_NUM][ROIC_INSTANCE_NUM][g_n_daisy_chain_num])$/;"	f
roic_init_sequence_sel	chip_adi_adas1256_drv/driver.c	/^void roic_init_sequence_sel(int sel,u16 coeff[][g_n_daisy_chain_num])$/;"	f
roic_initialize	chip_adi_adas1256_drv/driver.c	/^s32 roic_initialize(void)$/;"	f
roic_power_down	chip_adi_adas1256_drv/driver.c	/^void roic_power_down(u16 i_option)$/;"	f
roic_power_up	chip_adi_adas1256_drv/driver.c	/^void roic_power_up(u16 i_option)$/;"	f
roic_power_up_sequence	chip_adi_adas1256_drv/driver.c	/^void roic_power_up_sequence(u16 a_pcal_coeff[ROIC_ADC_SEL_NUM][ROIC_INSTANCE_NUM][g_n_daisy_chain_num])$/;"	f
roic_power_up_sequence_sel	chip_adi_adas1256_drv/driver.c	/^void roic_power_up_sequence_sel(int sel,u16  coeff[][g_n_daisy_chain_num])$/;"	f
roic_powerup_thread	chip_adi_adas1256_drv/driver.c	/^s32 roic_powerup_thread(void *param)$/;"	f
roic_powerup_thread	chip_ti_afe2256_drv/driver.c	/^s32 roic_powerup_thread(void *param)$/;"	f
roic_read_all	chip_adi_adas1256_drv/driver.c	/^void roic_read_all(u16 a_waddr,  u16 *a_pdata)$/;"	f
roic_spi	chip_ti_afe2256_drv/driver.c	/^static struct spi_device *roic_spi;$/;"	v	typeref:struct:spi_device	file:
roic_write_all	chip_adi_adas1256_drv/driver.c	/^void roic_write_all(u16 a_waddr,  u16 a_wdata)$/;"	f
s_n_memLength	fpga_drv/dispatch.c	/^static int s_n_memLength;$/;"	v	file:
s_p_allocArea	fpga_drv/dispatch.c	/^static void *s_p_allocArea;$/;"	v	file:
s_p_memArea	fpga_drv/dispatch.c	/^static void *s_p_memArea;$/;"	v	file:
sclk_gpio_grp_idx	include/vworks_ioctl.h	/^		u8 sclk_gpio_grp_idx;$/;"	m	struct:_spi_bus_info_t
sclk_gpio_port_idx	include/vworks_ioctl.h	/^		u8 sclk_gpio_port_idx;$/;"	m	struct:_spi_bus_info_t
sdma_devtype	fpga_drv/driver.c	/^enum sdma_devtype {$/;"	g	file:
sdma_init	fpga_drv/driver.c	/^void sdma_init(void)$/;"	f
set_tg_state	fpga_drv/isr_func.c	/^static void set_tg_state(TG_STATE i_tg_state_e) { g_tg_state_e = i_tg_state_e; }$/;"	f	file:
set_type	chip_adi_adas1256_drv/driver.c	/^int 						set_type = 0;$/;"	v
set_type	flash_spi_drv/driver.c	/^int set_type = 0;$/;"	v
shift	fpga_drv/eim.h	/^    uint8_t shift;              \/\/!< bit shift in register$/;"	m	struct:__anon2
size	include/vworks_ioctl.h	/^	int			size;					\/\/ size$/;"	m	struct:_IOCTLDATA
smemdrv_get_memory	fpga_drv/dispatch.c	/^extern int smemdrv_get_memory(int length, void **pointer)$/;"	f
spi_bus_info_t	include/vworks_ioctl.h	/^} spi_bus_info_t;$/;"	t	typeref:struct:_spi_bus_info_t
spi_clock	spi_drv/driver.c	/^static void spi_clock(u8 c_ic, u8 c_state)$/;"	f	file:
spi_cs_sel	spi_drv/driver.c	/^static void spi_cs_sel(u8 c_ic, u8 c_state)$/;"	f	file:
spi_dac_read	chip_ti_afe2256_drv/driver.c	/^void spi_dac_read(u16* o_pdata)$/;"	f
spi_dac_write	chip_ti_afe2256_drv/driver.c	/^void spi_dac_write(u16* i_pdata)$/;"	f
spi_din	spi_drv/driver.c	/^static u8 spi_din(u8 c_ic)$/;"	f	file:
spi_dout	spi_drv/driver.c	/^static void spi_dout(u8 c_ic, u8 c_state)$/;"	f	file:
spi_eeprom_page_write	spi_drv/driver.c	/^s32 spi_eeprom_page_write(u8 *a_pdata, u32 a_n_size)$/;"	f
spi_eeprom_read	spi_drv/driver.c	/^void spi_eeprom_read(u8 *a_pdata, u32 a_n_size)$/;"	f
spi_eeprom_wrdi	spi_drv/driver.c	/^static void spi_eeprom_wrdi(void)$/;"	f	file:
spi_eeprom_wren	spi_drv/driver.c	/^static void spi_eeprom_wren(void)$/;"	f	file:
spi_read_mcu	spi_drv/driver.c	/^void spi_read_mcu(u8 *raddr, u32 rlen)$/;"	f
spi_read_write_sel	flash_spi_drv/driver.c	/^void (*spi_read_write_sel)(u8* a_pwdata,  u32 a_wwlength,u8* a_prdata,  u32 a_wrlength, u32 a_wdummy);$/;"	v
spi_read_write_single	spi_drv/driver.c	/^void spi_read_write_single(u8 c_ic, u8* a_pwdata,  u32 a_wwlength,u8* a_prdata,  u32 a_wrlength, u32 a_wdummy)$/;"	f
spi_roic_read	chip_ti_afe2256_drv/driver.c	/^void spi_roic_read(u8 i_c_addr, u16* o_pdata)$/;"	f
spi_roic_write	chip_ti_afe2256_drv/driver.c	/^void spi_roic_write(u8 i_c_addr, u16* i_pdata)$/;"	f
spi_write_mcu	spi_drv/driver.c	/^void spi_write_mcu(u8 *waddr, u32 wlen)$/;"	f
ss_gpio_grp_idx	include/vworks_ioctl.h	/^		u8 ss_gpio_grp_idx;$/;"	m	struct:_spi_bus_info_t
ss_gpio_port_idx	include/vworks_ioctl.h	/^		u8 ss_gpio_port_idx;$/;"	m	struct:_spi_bus_info_t
tg_bst_read	fpga_drv/api_functions.c	/^void tg_bst_read(u32 a_naddr, u16 *a_pdata)$/;"	f
tg_buf_t	fpga_drv/driver.h	/^}tg_buf_t;$/;"	t	typeref:struct:_tg_buf
tg_initialize	fpga_drv/driver.c	/^int tg_initialize(u8 i_c_model)$/;"	f
tg_reg_read	fpga_drv/api_functions.c	/^EXPORT_SYMBOL(tg_reg_read);$/;"	v
tg_reg_read	fpga_drv/api_functions.c	/^u16 tg_reg_read(u32 a_naddr)$/;"	f
tg_reg_write	fpga_drv/api_functions.c	/^EXPORT_SYMBOL(tg_reg_write);$/;"	v
tg_reg_write	fpga_drv/api_functions.c	/^void tg_reg_write(u32 a_naddr, u16 a_wdata)$/;"	f
tg_reg_write_dump	fpga_drv/api_functions.c	/^void tg_reg_write_dump(u16 a_n_addr, u16 a_n_length, u16* a_p_data)$/;"	f
ti_dac_read_all	chip_ti_afe2256_drv/driver.c	/^void ti_dac_read_all(u16* p_data)$/;"	f
ti_dac_read_sel	chip_ti_afe2256_drv/driver.c	/^void ti_dac_read_sel(u16* p_data, u8 idx)$/;"	f
ti_dac_write_all	chip_ti_afe2256_drv/driver.c	/^void ti_dac_write_all(u16 data)$/;"	f
ti_dac_write_sel	chip_ti_afe2256_drv/driver.c	/^void ti_dac_write_sel(u16 i_w_data, u8 idx)$/;"	f
ti_roic_bit_align_test	chip_ti_afe2256_drv/driver.c	/^void ti_roic_bit_align_test(u16 w_retry_num)$/;"	f
ti_roic_bit_alignment	chip_ti_afe2256_drv/driver.c	/^ s32 ti_roic_bit_alignment(void)$/;"	f
ti_roic_delay_compensation	chip_ti_afe2256_drv/driver.c	/^ void ti_roic_delay_compensation(void)$/;"	f
ti_roic_enter_low_power_mode	chip_ti_afe2256_drv/driver.c	/^void ti_roic_enter_low_power_mode(void)$/;"	f
ti_roic_exit_low_power_mode	chip_ti_afe2256_drv/driver.c	/^void ti_roic_exit_low_power_mode(void)$/;"	f
ti_roic_info	chip_ti_afe2256_drv/driver.c	/^int ti_roic_info(void)$/;"	f
ti_roic_initialize	chip_ti_afe2256_drv/driver.c	/^void ti_roic_initialize(void)$/;"	f
ti_roic_initialize_inner	chip_ti_afe2256_drv/driver.c	/^u16 ti_roic_initialize_inner(void)$/;"	f
ti_roic_read_all	chip_ti_afe2256_drv/driver.c	/^void ti_roic_read_all( u16 a_waddr,  u16 *a_pdata)$/;"	f
ti_roic_read_sel	chip_ti_afe2256_drv/driver.c	/^void ti_roic_read_sel( u16 a_waddr, u16* a_pdata, u8 idx )$/;"	f
ti_roic_reset	chip_ti_afe2256_drv/driver.c	/^void ti_roic_reset(void)$/;"	f
ti_roic_selftest	chip_ti_afe2256_drv/driver.c	/^bool ti_roic_selftest(void)$/;"	f
ti_roic_setup_essential_bit	chip_ti_afe2256_drv/driver.c	/^void ti_roic_setup_essential_bit(void)$/;"	f
ti_roic_spi_init	chip_ti_afe2256_drv/driver.c	/^int ti_roic_spi_init(struct spi_device *spi)$/;"	f
ti_roic_sync	chip_ti_afe2256_drv/driver.c	/^int ti_roic_sync(void)$/;"	f
ti_roic_tp_read	chip_ti_afe2256_drv/driver.c	/^void ti_roic_tp_read(u8 i_idx, u16 i_addr, u16* o_p_data)$/;"	f
ti_roic_tp_write	chip_ti_afe2256_drv/driver.c	/^void ti_roic_tp_write(u8 i_idx, u16 i_addr, u16 i_data)$/;"	f
ti_roic_write_all	chip_ti_afe2256_drv/driver.c	/^void ti_roic_write_all(u16 a_waddr, u16 a_wdata)$/;"	f
ti_roic_write_sel	chip_ti_afe2256_drv/driver.c	/^void ti_roic_write_sel(u16 a_waddr, u16 a_wdata, u8 idx)$/;"	f
u16	include/fpga_reg_def.h	/^			u16					: 3;        			$/;"	m	struct:_fpga_reg::__anon7::__anon8
u16	include/fpga_reg_def.h	/^			u16					: 3;        $/;"	m	struct:_fpga_reg::__anon7::__anon8
u16	include/fpga_reg_def.h	/^			u16	            	: 9;$/;"	m	struct:_fpga_reg::__anon11::__anon12
u8	spi_drv/driver.c	/^		u8				: 1;		\/* BIT4		: 						*\/$/;"	m	struct:_eeprom_status::__anon5	file:
u8	spi_drv/driver.c	/^		u8				: 1;		\/* BIT5		: 						*\/$/;"	m	struct:_eeprom_status::__anon5	file:
u8	spi_drv/driver.c	/^		u8				: 1;		\/* BIT6		: 						*\/$/;"	m	struct:_eeprom_status::__anon5	file:
vivix_adi_adas1256-y	Makefile	/^vivix_adi_adas1256-y := chip_adi_adas1256_drv\/driver.o$/;"	m
vivix_adi_adas1256_cdev	chip_adi_adas1256_drv/driver.c	/^static struct cdev vivix_adi_adas1256_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_adi_adas1256_class	chip_adi_adas1256_drv/driver.c	/^static struct class *vivix_adi_adas1256_class;$/;"	v	typeref:struct:class	file:
vivix_adi_adas1256_dev	chip_adi_adas1256_drv/driver.c	/^static dev_t vivix_adi_adas1256_dev;$/;"	v	file:
vivix_adi_adas1256_drv_exit	chip_adi_adas1256_drv/driver.c	/^module_exit(vivix_adi_adas1256_drv_exit);$/;"	v
vivix_adi_adas1256_drv_exit	chip_adi_adas1256_drv/driver.c	/^void vivix_adi_adas1256_drv_exit(void)$/;"	f
vivix_adi_adas1256_drv_init	chip_adi_adas1256_drv/driver.c	/^int vivix_adi_adas1256_drv_init(void)$/;"	f
vivix_adi_adas1256_drv_init	chip_adi_adas1256_drv/driver.c	/^module_init(vivix_adi_adas1256_drv_init);$/;"	v
vivix_adi_adas1256_fops	chip_adi_adas1256_drv/driver.c	/^static struct file_operations vivix_adi_adas1256_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_adi_adas1256_ioctl	chip_adi_adas1256_drv/driver.c	/^long vivix_adi_adas1256_ioctl(struct file  *filp, unsigned int  cmd, unsigned long  args)$/;"	f
vivix_adi_adas1256_open	chip_adi_adas1256_drv/driver.c	/^int vivix_adi_adas1256_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_adi_adas1256_read	chip_adi_adas1256_drv/driver.c	/^ssize_t vivix_adi_adas1256_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_adi_adas1256_release	chip_adi_adas1256_drv/driver.c	/^int vivix_adi_adas1256_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_exp_interrupt	fpga_drv/isr_func.c	/^irqreturn_t  vivix_exp_interrupt(s32 a_nirq, void *a_pdev_id)$/;"	f
vivix_flash-y	Makefile	/^vivix_flash-y := flash_spi_drv\/driver.o$/;"	m
vivix_flash_cdev	flash_spi_drv/driver.c	/^static struct cdev vivix_flash_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_flash_class	flash_spi_drv/driver.c	/^static struct class *vivix_flash_class;$/;"	v	typeref:struct:class	file:
vivix_flash_dev	flash_spi_drv/driver.c	/^static dev_t vivix_flash_dev;$/;"	v	file:
vivix_flash_fops	flash_spi_drv/driver.c	/^static struct file_operations vivix_flash_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_flash_ioctl	flash_spi_drv/driver.c	/^long vivix_flash_ioctl(struct file  *filp, unsigned int  cmd, unsigned long  args)$/;"	f
vivix_flash_open	flash_spi_drv/driver.c	/^int vivix_flash_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_flash_read	flash_spi_drv/driver.c	/^ssize_t vivix_flash_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_flash_release	flash_spi_drv/driver.c	/^int vivix_flash_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_flash_write	flash_spi_drv/driver.c	/^ssize_t vivix_flash_write(struct file  *filp,const char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_gpio-y	Makefile	/^vivix_gpio-y := gpio_drv\/driver.o$/;"	m
vivix_gpio_cdev	gpio_drv/driver.c	/^static struct cdev vivix_gpio_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_gpio_class	gpio_drv/driver.c	/^static struct class *vivix_gpio_class;$/;"	v	typeref:struct:class	file:
vivix_gpio_dev	gpio_drv/driver.c	/^static dev_t vivix_gpio_dev;$/;"	v	file:
vivix_gpio_direction	gpio_drv/driver.c	/^EXPORT_SYMBOL(vivix_gpio_direction);$/;"	v
vivix_gpio_direction	gpio_drv/driver.c	/^void vivix_gpio_direction(u32 gpio_num, u8 a_b_level)$/;"	f
vivix_gpio_exit	gpio_drv/driver.c	/^module_exit(vivix_gpio_exit);$/;"	v
vivix_gpio_exit	gpio_drv/driver.c	/^void vivix_gpio_exit(void)$/;"	f
vivix_gpio_fops	gpio_drv/driver.c	/^static struct file_operations vivix_gpio_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_gpio_get_value	gpio_drv/driver.c	/^EXPORT_SYMBOL(vivix_gpio_get_value);$/;"	v
vivix_gpio_get_value	gpio_drv/driver.c	/^int vivix_gpio_get_value(u32 gpio_num)$/;"	f
vivix_gpio_init	gpio_drv/driver.c	/^module_init(vivix_gpio_init);$/;"	v
vivix_gpio_init	gpio_drv/driver.c	/^s32 vivix_gpio_init(void)$/;"	f
vivix_gpio_ioctl	gpio_drv/driver.c	/^long vivix_gpio_ioctl(struct file  *filp, u32  cmd, unsigned long  args)$/;"	f
vivix_gpio_open	gpio_drv/driver.c	/^s32 vivix_gpio_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_gpio_poll	gpio_drv/driver.c	/^unsigned int vivix_gpio_poll(struct file * filp,poll_table * wait)$/;"	f
vivix_gpio_read	gpio_drv/driver.c	/^ssize_t vivix_gpio_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_gpio_release	gpio_drv/driver.c	/^s32 vivix_gpio_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_gpio_set_value	gpio_drv/driver.c	/^EXPORT_SYMBOL(vivix_gpio_set_value);$/;"	v
vivix_gpio_set_value	gpio_drv/driver.c	/^void vivix_gpio_set_value(u32 gpio_num, u8 a_b_level)$/;"	f
vivix_gpio_write	gpio_drv/driver.c	/^ssize_t vivix_gpio_write(struct file  *filp,const char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_nflash_exit	flash_spi_drv/driver.c	/^module_exit(vivix_nflash_exit);$/;"	v
vivix_nflash_exit	flash_spi_drv/driver.c	/^void vivix_nflash_exit(void)$/;"	f
vivix_nflash_init	flash_spi_drv/driver.c	/^int vivix_nflash_init(void)$/;"	f
vivix_nflash_init	flash_spi_drv/driver.c	/^module_init(vivix_nflash_init);$/;"	v
vivix_readout_done_interrupt	fpga_drv/isr_func.c	/^irqreturn_t  vivix_readout_done_interrupt(s32 a_nirq, void *a_pdev_id)$/;"	f
vivix_roic_driver	chip_ti_afe2256_drv/driver.c	/^module_spi_driver(vivix_roic_driver);$/;"	v
vivix_roic_driver	chip_ti_afe2256_drv/driver.c	/^static struct spi_driver vivix_roic_driver = {$/;"	v	typeref:struct:spi_driver	file:
vivix_roic_id	chip_ti_afe2256_drv/driver.c	/^static const struct spi_device_id vivix_roic_id[] = {$/;"	v	typeref:struct:spi_device_id	file:
vivix_roic_of_match	chip_ti_afe2256_drv/driver.c	/^static const struct of_device_id vivix_roic_of_match[] = {$/;"	v	typeref:struct:of_device_id	file:
vivix_spi-y	Makefile	/^vivix_spi-y := spi_drv\/driver.o$/;"	m
vivix_spi_cdev	spi_drv/driver.c	/^static struct cdev vivix_spi_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_spi_class	spi_drv/driver.c	/^static struct class *vivix_spi_class;$/;"	v	typeref:struct:class	file:
vivix_spi_dev	spi_drv/driver.c	/^static dev_t vivix_spi_dev;$/;"	v	file:
vivix_spi_exit	spi_drv/driver.c	/^module_exit(vivix_spi_exit);$/;"	v
vivix_spi_exit	spi_drv/driver.c	/^void vivix_spi_exit(void)$/;"	f
vivix_spi_fops	spi_drv/driver.c	/^static struct file_operations vivix_spi_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_spi_gpio_init	spi_drv/driver.c	/^void vivix_spi_gpio_init(void)$/;"	f
vivix_spi_init	spi_drv/driver.c	/^module_init(vivix_spi_init);$/;"	v
vivix_spi_init	spi_drv/driver.c	/^s32 vivix_spi_init(void)$/;"	f
vivix_spi_ioctl	spi_drv/driver.c	/^long vivix_spi_ioctl(struct file  *filp, u32  cmd, unsigned long  args)$/;"	f
vivix_spi_open	spi_drv/driver.c	/^s32 vivix_spi_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_spi_potentiometer_write	spi_drv/driver.c	/^static void vivix_spi_potentiometer_write(u8 c_sel, u8* data, u32 length)$/;"	f	file:
vivix_spi_read	spi_drv/driver.c	/^ssize_t vivix_spi_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_spi_release	spi_drv/driver.c	/^s32 vivix_spi_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_tg-y	Makefile	/^vivix_tg-y := fpga_drv\/driver.o fpga_drv\/dispatch.o \\$/;"	m
vivix_tg_cdev	fpga_drv/driver.c	/^static struct cdev vivix_tg_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_tg_class	fpga_drv/driver.c	/^static struct class *vivix_tg_class;$/;"	v	typeref:struct:class	file:
vivix_tg_dev	fpga_drv/driver.c	/^static dev_t vivix_tg_dev;$/;"	v	file:
vivix_tg_exit	fpga_drv/driver.c	/^module_exit(vivix_tg_exit);$/;"	v
vivix_tg_exit	fpga_drv/driver.c	/^static void vivix_tg_exit(void)$/;"	f	file:
vivix_tg_fops	fpga_drv/driver.c	/^static struct file_operations vivix_tg_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_tg_init	fpga_drv/driver.c	/^module_init(vivix_tg_init);$/;"	v
vivix_tg_init	fpga_drv/driver.c	/^static int vivix_tg_init(void)$/;"	f	file:
vivix_tg_interrupt	fpga_drv/isr_func.c	/^irqreturn_t  vivix_tg_interrupt(s32 a_nirq, void *a_pdev_id)$/;"	f
vivix_tg_ioctl	fpga_drv/dispatch.c	/^long vivix_tg_ioctl(struct file  *filp, unsigned int  cmd, unsigned long  args)$/;"	f
vivix_tg_line_buf_init	fpga_drv/driver.c	/^s32 vivix_tg_line_buf_init(tg_buf_t **a_p_tg_buf_t)$/;"	f
vivix_tg_line_read_end	fpga_drv/isr_func.c	/^static void vivix_tg_line_read_end(void)$/;"	f	file:
vivix_tg_mmap	fpga_drv/dispatch.c	/^int	vivix_tg_mmap(struct file * filp,struct vm_area_struct * vma)$/;"	f
vivix_tg_open	fpga_drv/dispatch.c	/^int vivix_tg_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_tg_poll	fpga_drv/dispatch.c	/^unsigned int vivix_tg_poll(struct file * filp,poll_table * wait)$/;"	f
vivix_tg_queue_buf_init	fpga_drv/driver.c	/^s32 vivix_tg_queue_buf_init(line_buf_q_t **a_p_queue_t)$/;"	f
vivix_tg_read	fpga_drv/dispatch.c	/^ssize_t vivix_tg_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_tg_release	fpga_drv/dispatch.c	/^int vivix_tg_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_ti_afe2256-y	Makefile	/^vivix_ti_afe2256-y := chip_ti_afe2256_drv\/driver.o$/;"	m
vivix_ti_afe2256_cdev	chip_ti_afe2256_drv/driver.c	/^static struct cdev vivix_ti_afe2256_cdev;$/;"	v	typeref:struct:cdev	file:
vivix_ti_afe2256_class	chip_ti_afe2256_drv/driver.c	/^static struct class *vivix_ti_afe2256_class;$/;"	v	typeref:struct:class	file:
vivix_ti_afe2256_dev	chip_ti_afe2256_drv/driver.c	/^static dev_t vivix_ti_afe2256_dev;$/;"	v	file:
vivix_ti_afe2256_driver_init	chip_ti_afe2256_drv/driver.c	/^int vivix_ti_afe2256_driver_init(u8 i_c_model)$/;"	f
vivix_ti_afe2256_fops	chip_ti_afe2256_drv/driver.c	/^static struct file_operations vivix_ti_afe2256_fops = {$/;"	v	typeref:struct:file_operations	file:
vivix_ti_afe2256_ioctl	chip_ti_afe2256_drv/driver.c	/^long vivix_ti_afe2256_ioctl(struct file  *filp, unsigned int  cmd, unsigned long  args)$/;"	f
vivix_ti_afe2256_open	chip_ti_afe2256_drv/driver.c	/^int vivix_ti_afe2256_open(struct inode *inode, struct file  *filp)$/;"	f
vivix_ti_afe2256_probe	chip_ti_afe2256_drv/driver.c	/^int vivix_ti_afe2256_probe(struct spi_device *spi)$/;"	f
vivix_ti_afe2256_read	chip_ti_afe2256_drv/driver.c	/^ssize_t vivix_ti_afe2256_read(struct file  *filp, char  *buff, size_t  count, loff_t  *offp)$/;"	f
vivix_ti_afe2256_release	chip_ti_afe2256_drv/driver.c	/^int vivix_ti_afe2256_release(struct inode *inode, struct file  *filp)$/;"	f
vivix_ti_afe2256_remove	chip_ti_afe2256_drv/driver.c	/^void vivix_ti_afe2256_remove(struct spi_device *spi)$/;"	f
