@P:  Worst Slack : -3.036
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 - Estimated Frequency : 95.8 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 - Requested Frequency : 135.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 - Estimated Period : 10.444
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 - Requested Period : 7.407
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 - Slack : -3.036
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 - Estimated Frequency : 110.3 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 - Requested Frequency : 135.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 - Estimated Period : 9.065
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 - Requested Period : 7.407
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 - Slack : -0.829
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 - Requested Frequency : 135.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 - Requested Period : 7.407
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 - Estimated Frequency : 114.4 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 - Requested Frequency : 50.6 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 - Estimated Period : 8.744
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 - Requested Period : 19.753
@P:  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 - Slack : 11.009
@P:  CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV - Requested Frequency : 80.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV - Requested Period : 12.500
@P:  CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK - Requested Frequency : 160.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK - Requested Period : 6.250
@P:  CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Slack : NA
@P:  REF_CLK_50MHz - Estimated Frequency : NA
@P:  REF_CLK_50MHz - Requested Frequency : 50.0 MHz
@P:  REF_CLK_50MHz - Estimated Period : NA
@P:  REF_CLK_50MHz - Requested Period : 20.000
@P:  REF_CLK_50MHz - Slack : NA
@P:  REF_CLK_PAD_P - Estimated Frequency : NA
@P:  REF_CLK_PAD_P - Requested Frequency : 100.0 MHz
@P:  REF_CLK_PAD_P - Estimated Period : NA
@P:  REF_CLK_PAD_P - Requested Period : 10.000
@P:  REF_CLK_PAD_P - Slack : NA
@P:  System - Estimated Frequency : 243.6 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 4.104
@P:  System - Requested Period : 10.000
@P:  System - Slack : 5.896
@P: MPFS_ICICLE_KIT_BASE_DESIGN Part : mpfs250tfcg1152std
@P: MPFS_ICICLE_KIT_BASE_DESIGN Register bits  : 9130 
@P: MPFS_ICICLE_KIT_BASE_DESIGN DSP Blocks  : 16
@P: MPFS_ICICLE_KIT_BASE_DESIGN I/O primitives : 151
@P: MPFS_ICICLE_KIT_BASE_DESIGN RAM64x12 :  123
@P:  CPU Time : 0h:00m:29s
