INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v" into library xil_defaultlib
ERROR: [VRFC 10-3805] use of undefined macro 'myTimeScale' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v:1]
ERROR: [VRFC 10-3453] incorrect use of predefined macro 'include'. Expected '"<filename>"' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v:2]
ERROR: [VRFC 10-4982] syntax error near '"' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v:2]
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v:16]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlock.v:2]
