`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 24 2023 17:40:24 CST (May 24 2023 09:40:24 UTC)

module dut_LessThan_1U_17_1(in1, out1);
  input [4:0] in1;
  output out1;
  wire [4:0] in1;
  wire out1;
  NAND2BX1 g2(.AN (in1[4]), .B (in1[3]), .Y (out1));
endmodule


