{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "81801364",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/donovick/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/ast_tools/immutable_ast.py:10: UserWarning: /home/donovick/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/ast_tools/immutable_ast.py generated for (3, 9)does not match system version (3, 10)\n",
      "  warnings.warn(f\"{__file__} generated for (3, 9)\"\n"
     ]
    }
   ],
   "source": [
    "from tutorial_utils import magma_to_verilog_string, smt_to_smtlib_string\n",
    "\n",
    "import hwtypes as hw\n",
    "import magma as m\n",
    "\n",
    "import peak\n",
    "from peak import Peak  # the base class of Peak circuits\n",
    "from peak import family_closure"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2cfb8cd1",
   "metadata": {},
   "source": [
    "In the previous section we introduced hwtypes and how we can use python to meta-program it with higher order functions. In this section we will introduce PEak which extends the expression language of hwtypes.\n",
    "\n",
    "The high level goal of PEak is to create a single source of truth which functions as a functional model, a formal specification, and as RTL. Eloborate:  Discuss benefits / caveat about verifying the compiler.\n",
    "\n",
    "\n",
    "PEak circuits are defined in a python class.  Similar to hwtypes, a peak program can be executed in pure python, symbolically executed with smt, or used to generate a circuit with magma.  Peak circuits declare subcomponents in their `__init__` method and define their behavior in there `__call__` method.  With aims to match the semantics of a \"normal\" python programs.  \n",
    "\n",
    "In the following example we will demonstrate the type of program we aim to be able to write.  First we define an `ALU` class which performs either an add or multiply of two data inputs (`in_0`, `in_1`)  and is controlled by a single bit `op`.  Next we define a `PE` class which contains 3 `ALU`s.  The `PE` has 4 data inputs (`in_0`, ..., `in_3`) and 3 bit control singal (`ops`) which controls the `ALU`s. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "5b427a12",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BitVector[8](15)\n"
     ]
    }
   ],
   "source": [
    "BV = hw.BitVector\n",
    "DataT = BV[8]\n",
    "Bit = hw.Bit\n",
    "\n",
    "#Maybe remove type annotations from this version?\n",
    "class ALU:\n",
    "    def __call__(self, op: Bit, in_0: DataT, in_1: DataT) -> DataT:\n",
    "        if op:\n",
    "            return in_0 + in_1\n",
    "        else:\n",
    "            return in_0 * in_1\n",
    "        \n",
    "class PE:\n",
    "    def __init__(self):\n",
    "        self.alu_0 = ALU()\n",
    "        self.alu_1 = ALU()\n",
    "        self.alu_2 = ALU()\n",
    "    \n",
    "    def __call__(self, \n",
    "                 ops: BV[3],\n",
    "                 in_0: DataT,\n",
    "                 in_1: DataT,\n",
    "                 in_2: DataT,\n",
    "                 in_3: DataT,\n",
    "                ) -> DataT:\n",
    "        res_0 = self.alu_0(ops[0], in_0, in_1)\n",
    "        res_1 = self.alu_1(ops[1], in_2, in_3)\n",
    "        return self.alu_2(ops[2], res_0, res_1)\n",
    "\n",
    "pe = PE()\n",
    "s =  pe(hw.BitVector[3](0b101), DataT(1), DataT(2), DataT(3), DataT(4))\n",
    "assert s == (1+2)+(3*4)\n",
    "print(repr(s))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2036ef1",
   "metadata": {},
   "source": [
    "The above will work with python values, however, it will not work for magma or smt.  This is because the above is still fundamentally a hwtypes program, and hence subject to the restrictions in the previous section.  I.E. `if` statement may not be evaluated on live values and magma programs must be wrapped in a circuit.  PEak removes these restrictions by compiling `if` statement into `ite`s and automatically generating a wrapper circuit. To evoke the peak compiler some boiler plate must be added (code points of interest are labeled with comments `# k`) : "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "22ee6725",
   "metadata": {},
   "source": [
    "```\n",
    "peak.family :: module\n",
    "        PyFamily\n",
    "        MagmaFamily\n",
    "        SMTFamily\n",
    "        \n",
    "family_closure :: (family_group)? -> (family -> PEak) -> (family -> PEak)\n",
    "        \n",
    "closure :: family -> PEak\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ab5b943f",
   "metadata": {},
   "outputs": [],
   "source": [
    "@family_closure(peak.family) # 1\n",
    "def closure(family): # 2\n",
    "    BV = family.BitVector #\n",
    "    DataT = BV[8]         # 3\n",
    "    Bit = family.Bit      #\n",
    "    \n",
    "    @family.compile(locals(), globals()) # 4\n",
    "    class ALU(Peak): # 5\n",
    "        def __call__(self, op: Bit, in_0: DataT, in_1: DataT) -> DataT: # 6\n",
    "            if op:\n",
    "                return in_0 + in_1\n",
    "            else:\n",
    "                return in_0 * in_1\n",
    "            \n",
    "    @family.compile(locals(), globals()) # 4\n",
    "    class PE(Peak): # 5\n",
    "        def __init__(self):\n",
    "            self.alu_0 = ALU()\n",
    "            self.alu_1 = ALU()\n",
    "            self.alu_2 = ALU()\n",
    "\n",
    "        def __call__(self, \n",
    "                     ops: BV[3],  #\n",
    "                     in_0: DataT, #\n",
    "                     in_1: DataT, #\n",
    "                     in_2: DataT, # 6\n",
    "                     in_3: DataT, #\n",
    "                    ) -> DataT:   # \n",
    "            res_0 = self.alu_0(ops[0], in_0, in_1)\n",
    "            res_1 = self.alu_1(ops[1], in_2, in_3)\n",
    "            return self.alu_2(ops[2], res_0, res_1)\n",
    "    \n",
    "    return PE"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "801257ef",
   "metadata": {},
   "source": [
    "For a moment let us ignore the `family_closure` decorator (`# 1`).  We explain it last as understanding its behavior and utility is difficult without first understanding the rest of the code. \n",
    "\n",
    "The first piece of boiler plate is the construction of a closure (`# 2`) over the interpretation (e.g. python, smt, magma).  This closure takes a single argument, which is a *family* object.  A family object provides an implementations of the core `Bit`, `BitVector` types along with a register type, and ADTs. Additionally, each family defines a specific compilation flow.\n",
    "\n",
    "Recall in section 1 how we defined `bounded_factorial`: \n",
    "```Python\n",
    "PyDataT = hw.BitVector[8]\n",
    "SmtDataT = hw.SMTBitVector[8]\n",
    "MagmaDataT = m.Bits[8]\n",
    "\n",
    "def bounded_factorial(x):\n",
    "    if not isinstance(x, hw.AbstractBitVector):\n",
    "        raise TypeError()\n",
    "    T = type(x)\n",
    "    ...\n",
    "```\n",
    "We need to dynamically get the type of `x` to allow us to construct constants with the proper type e.g. `T(1)`.  In a PEak program we access these type constructors through the family object and hence avoid the necessity of such dynamic inspect. Where in PEak we would write:\n",
    "\n",
    "```Python\n",
    "@family_closure(peak.family)\n",
    "def closure(family):\n",
    "    T = family.Unsigned[8]\n",
    "    MAX_UINT = 2**T.size - 1\n",
    "    \n",
    "    def inner(x, ctr):\n",
    "        if ctr == 0:\n",
    "            return T(1)\n",
    "        else:\n",
    "            return (x <= 1).ite(\n",
    "                T(1),\n",
    "                x * inner(x - 1, ctr - 1),\n",
    "            )\n",
    "        \n",
    "    def bounded_factorial(x):\n",
    "        return inner(x, MAX_UINT)\n",
    "    \n",
    "    return bounded_factorial\n",
    "```\n",
    "\n",
    "This is not a large win in terms of code size but is significantly more natural code to write.  Further one may not have access to value of the desired type e.g. when casting between signed and unsigned.\n",
    "\n",
    "\n",
    "`family.compile` (`# 4`) evokes the peak compiler passing the current namespace to the compiler with `locals(), globals()`.  Each family defines there own compilation flow. By having specialized compilation flows we allow the SMT family to rewrites `if` statements to `ite`s, and the magma family rewrites the `if`s and wraps the resulting hwtypes program in a circuit.  While the full details of the rewrites used by the SMT and Magma are quite complex, they are fairly straight forward for simple examples.  For example the body of the `ALU`'s `__call__` method would be rewritten to a hwtypes program symantically equivalent to the following:\n",
    "```Python\n",
    "_cond_0 = op\n",
    "_return_0 = in_0 + in_1\n",
    "_return_1 = in_0 + in_1\n",
    "return _cond_0.ite(_return_0, return_1)\n",
    "```\n",
    "\n",
    "PEak circuits should inherit from the `Peak` class (`# 5`).  This enables the *PEak protocol*.  The PEak protocol allows types to define how the behave when being read or written.  We will demonstrate a use of this later when we introduce registers.\n",
    "\n",
    "It is important to note that on the type annotation the `__call__` method (`# 6`) are *not* optional.  The peak compiler uses the annotations in order to generate ports in a magma context.\n",
    "\n",
    "The term family is overloaded in peak with the base families for python, magma, and smt being defined in the module `peak.family`.  This module defines a *family group*, a family group is an object (typically a module) with attributes `PyFamily`, `SMTFamily`, and `MagmaFamily`.  Each of these attributes define the type of a family within the family group.  The purpose of a family group is to allow uniform access to types whose implementation may differ between interpretation.  While the base family simply provides type constructors from primitive types, a family group may provide implementations of complex modules such as memories or floating point units.\n",
    "\n",
    "The `family_closure` decorator (`# 1`) takes a family group as a parameter.  This parameter associates the decorated closure with a specific family group. This association allows the family closure to provide a convenient syntax shortcut for calling the closure:\n",
    "\n",
    "```Python\n",
    "closure.Py == closure(family.PyFamily())\n",
    "closure.SMT == closure(family.SMTFamily())\n",
    "closure.Magma == closure(family.MagmaFamily())\n",
    "```\n",
    "\n",
    "This may seem inconsequential but is very convenient for programmatic manipulation of peak programs as one can invoke the desired interpretation without knowledge of the specific families used.\n",
    "  \n",
    "As convenience when using the base family group (`peak.family`) one may omit the family group parameter. E.g. the above example could have been written as:\n",
    "\n",
    "```Python\n",
    "@family_closure # 1\n",
    "def closure(family): # 2\n",
    "    ...\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2da1ec30",
   "metadata": {},
   "outputs": [],
   "source": [
    "# basically how code was written before families:\n",
    "\n",
    "COMPILE_TARGET = 'magma'\n",
    "\n",
    "...\n",
    "\n",
    "if COMPILE_TARGET == 'python':\n",
    "    BV = hw.BitVector\n",
    "elif COMPILE_TARGET == 'magma':\n",
    "    BV = m.Bits\n",
    "else:\n",
    "    assert COMPILE_TARGET == 'smt'\n",
    "    BV = hw.SMTBitVector\n",
    "\n",
    "class PE:\n",
    "    def __call__(self):\n",
    "        ...  # code that uses BV\n",
    "\n",
    "if COMPILE_TARGET == 'magma':\n",
    "    PE = magma_compile(PE) # invoke magma compilation flow\n",
    "elif COMPILE_TARGET == 'smt':\n",
    "    PE = smt_compile(PE) # invoke smt compilation flow\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ade5d31b",
   "metadata": {},
   "source": [
    "We will return to the ALU example to demonstrate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "d40bf4be",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[33mWARNING\u001b[0m:magma:'IO' and 'io' should not both be specified, ignoring 'io'\u001b[0m\n",
      "\u001b[33mWARNING\u001b[0m:magma:'IO = [...]' syntax is deprecated, use 'io = IO(...)' syntax instead\u001b[0m\n"
     ]
    },
    {
     "ename": "TypeError",
     "evalue": "Excepted setattr key to be a Circuit not <class 'str'>",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Input \u001b[0;32mIn [2]\u001b[0m, in \u001b[0;36m<cell line: 35>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     32\u001b[0m             \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28msuper\u001b[39m(ALU, \u001b[38;5;28mself\u001b[39m)\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__call__\u001b[39m(op[\u001b[38;5;241m1\u001b[39m], in_0, in_1)              \n\u001b[1;32m     33\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m ExtALU\n\u001b[0;32m---> 35\u001b[0m \u001b[43mext_closure\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mMagma\u001b[49m\n",
      "File \u001b[0;32m~/work/peak/peak/features.py:119\u001b[0m, in \u001b[0;36mfamily_closure.Magma\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    117\u001b[0m \u001b[38;5;129m@property\u001b[39m\n\u001b[1;32m    118\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mMagma\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[0;32m--> 119\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfamily\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mMagmaFamily\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/work/peak/peak/features.py:141\u001b[0m, in \u001b[0;36mfamily_closure.__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\n\u001b[1;32m    139\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m key \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mcache:\n\u001b[1;32m    140\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mcache[key]\n\u001b[0;32m--> 141\u001b[0m res \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfc\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    142\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mcache[key] \u001b[38;5;241m=\u001b[39m res\n\u001b[1;32m    143\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m res\n",
      "Input \u001b[0;32mIn [2]\u001b[0m, in \u001b[0;36mext_closure\u001b[0;34m(family)\u001b[0m\n\u001b[1;32m     24\u001b[0m BV, DataT, Bit \u001b[38;5;241m=\u001b[39m data_t_closure(family)\n\u001b[1;32m     25\u001b[0m ALU \u001b[38;5;241m=\u001b[39m closure(family)\n\u001b[1;32m     27\u001b[0m \u001b[43m\u001b[49m\u001b[38;5;129;43m@family\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcompile\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mlocals\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mglobals\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m---> 28\u001b[0m \u001b[43m\u001b[49m\u001b[38;5;28;43;01mclass\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;21;43;01mExtALU\u001b[39;49;00m\u001b[43m(\u001b[49m\u001b[43mALU\u001b[49m\u001b[43m)\u001b[49m\u001b[43m:\u001b[49m\n\u001b[1;32m     29\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;28;43;01mdef\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;21;43m__call__\u001b[39;49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mop\u001b[49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43mBV\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43min_0\u001b[49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43mDataT\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43min_1\u001b[49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43mDataT\u001b[49m\u001b[43m)\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m-\u001b[39;49m\u001b[38;5;241;43m>\u001b[39;49m\u001b[43m \u001b[49m\u001b[43mDataT\u001b[49m\u001b[43m:\u001b[49m\n\u001b[1;32m     30\u001b[0m \u001b[43m        \u001b[49m\u001b[38;5;28;43;01mif\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mop\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m:\u001b[49m\n",
      "File \u001b[0;32m~/work/peak/peak/family.py:23\u001b[0m, in \u001b[0;36m_compose.<locals>.wrapped\u001b[0;34m(*args, **kwargs)\u001b[0m\n\u001b[1;32m     22\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mwrapped\u001b[39m(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs):\n\u001b[0;32m---> 23\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mf\u001b[49m\u001b[43m(\u001b[49m\u001b[43mg\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/work/peak/peak/family.py:404\u001b[0m, in \u001b[0;36mMagmaFamily.assemble.<locals>.deco\u001b[0;34m(cls)\u001b[0m\n\u001b[1;32m    402\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m arg, t_ \u001b[38;5;129;01min\u001b[39;00m call\u001b[38;5;241m.\u001b[39m\u001b[38;5;18m__annotations__\u001b[39m\u001b[38;5;241m.\u001b[39mitems():\n\u001b[1;32m    403\u001b[0m     annotations[arg] \u001b[38;5;241m=\u001b[39m magmafy(t_)\n\u001b[0;32m--> 404\u001b[0m \u001b[38;5;28mcls\u001b[39m \u001b[38;5;241m=\u001b[39m \u001b[43mm\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msequential2\u001b[49m\u001b[43m(\u001b[49m\u001b[43menv\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43menv\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    405\u001b[0m \u001b[43m        \u001b[49m\u001b[43mannotations\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mannotations\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    406\u001b[0m \u001b[43m        \u001b[49m\u001b[43mreset_type\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mm\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mAsyncReset\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    407\u001b[0m \u001b[43m        \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    408\u001b[0m \u001b[43m        \u001b[49m\u001b[43m)\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mcls\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m    409\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28mcls\u001b[39m\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/syntax/sequential2.py:450\u001b[0m, in \u001b[0;36msequential2.<locals>.seq_inner\u001b[0;34m(cls)\u001b[0m\n\u001b[1;32m    446\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mAssumed self did not have annotation\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    448\u001b[0m io_args \u001b[38;5;241m=\u001b[39m build_io_args(_annotations, output_port_names)\n\u001b[0;32m--> 450\u001b[0m \u001b[38;5;28;01mclass\u001b[39;00m \u001b[38;5;21;01mSequentialCircuit\u001b[39;00m(Circuit):\n\u001b[1;32m    451\u001b[0m     name \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39m\u001b[38;5;18m__name__\u001b[39m\n\u001b[1;32m    452\u001b[0m     io \u001b[38;5;241m=\u001b[39m IO(\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mio_args) \u001b[38;5;241m+\u001b[39m clock_io\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/circuit.py:623\u001b[0m, in \u001b[0;36mDefineCircuitKind.__new__\u001b[0;34m(metacls, name, bases, dct)\u001b[0m\n\u001b[1;32m    620\u001b[0m dct[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mname\u001b[39m\u001b[38;5;124m\"\u001b[39m] \u001b[38;5;241m=\u001b[39m name\n\u001b[1;32m    621\u001b[0m dct[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mrenamed_ports\u001b[39m\u001b[38;5;124m\"\u001b[39m] \u001b[38;5;241m=\u001b[39m dct\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mrenamed_ports\u001b[39m\u001b[38;5;124m\"\u001b[39m, {})\n\u001b[0;32m--> 623\u001b[0m \u001b[38;5;28mself\u001b[39m \u001b[38;5;241m=\u001b[39m \u001b[43mCircuitKind\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[38;5;21;43m__new__\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mmetacls\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mname\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbases\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdct\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    625\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mverilog \u001b[38;5;241m=\u001b[39m dct\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mverilog\u001b[39m\u001b[38;5;124m\"\u001b[39m, \u001b[38;5;28;01mNone\u001b[39;00m)\n\u001b[1;32m    626\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mverilogFile \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/circuit.py:255\u001b[0m, in \u001b[0;36mCircuitKind.__new__\u001b[0;34m(metacls, name, bases, dct)\u001b[0m\n\u001b[1;32m    252\u001b[0m \u001b[38;5;66;03m# Override staged context with '_context_' from namespace if\u001b[39;00m\n\u001b[1;32m    253\u001b[0m \u001b[38;5;66;03m# available.\u001b[39;00m\n\u001b[1;32m    254\u001b[0m \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39m_context_ \u001b[38;5;241m=\u001b[39m dct\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m_context_\u001b[39m\u001b[38;5;124m\"\u001b[39m, context)\n\u001b[0;32m--> 255\u001b[0m \u001b[38;5;28;43mcls\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_context_\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mplace_instances\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mcls\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m    256\u001b[0m _setup_interface(\u001b[38;5;28mcls\u001b[39m)\n\u001b[1;32m    257\u001b[0m \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39m_context_\u001b[38;5;241m.\u001b[39mfinalize(\u001b[38;5;28mcls\u001b[39m)\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/definition_context.py:124\u001b[0m, in \u001b[0;36mDefinitionContext.place_instances\u001b[0;34m(self, defn)\u001b[0m\n\u001b[1;32m    123\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mplace_instances\u001b[39m(\u001b[38;5;28mself\u001b[39m, defn):\n\u001b[0;32m--> 124\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_placer \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_placer\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfinalize\u001b[49m\u001b[43m(\u001b[49m\u001b[43mdefn\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    125\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m builder \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_builders:\n\u001b[1;32m    126\u001b[0m         inst \u001b[38;5;241m=\u001b[39m builder\u001b[38;5;241m.\u001b[39mfinalize()\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/placer.py:179\u001b[0m, in \u001b[0;36mStagedPlacer.finalize\u001b[0;34m(self, defn)\u001b[0m\n\u001b[1;32m    177\u001b[0m placer \u001b[38;5;241m=\u001b[39m Placer(defn)\n\u001b[1;32m    178\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m inst \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_instances:\n\u001b[0;32m--> 179\u001b[0m     \u001b[43mplacer\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mplace\u001b[49m\u001b[43m(\u001b[49m\u001b[43minst\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    180\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_finalized \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mTrue\u001b[39;00m\n\u001b[1;32m    181\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m placer\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/placer.py:135\u001b[0m, in \u001b[0;36mPlacer.place\u001b[0;34m(self, inst)\u001b[0m\n\u001b[1;32m    134\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mplace\u001b[39m(\u001b[38;5;28mself\u001b[39m, inst):\n\u001b[0;32m--> 135\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_name\u001b[49m\u001b[43m(\u001b[49m\u001b[43minst\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    136\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_instances\u001b[38;5;241m.\u001b[39mappend(inst)\n\u001b[1;32m    137\u001b[0m     inst\u001b[38;5;241m.\u001b[39mdefn \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_defn\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/placer.py:131\u001b[0m, in \u001b[0;36mPlacer._name\u001b[0;34m(self, inst)\u001b[0m\n\u001b[1;32m    124\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21m_name\u001b[39m(\u001b[38;5;28mself\u001b[39m, inst):\n\u001b[1;32m    125\u001b[0m     \u001b[38;5;66;03m# Sets the name of @inst by delegating to methods _user_name,\u001b[39;00m\n\u001b[1;32m    126\u001b[0m     \u001b[38;5;66;03m# _debug_name, _definition_name. Note that because the 'or' is\u001b[39;00m\n\u001b[1;32m    127\u001b[0m     \u001b[38;5;66;03m# short-circuited, we call as many of these as needed until one returns\u001b[39;00m\n\u001b[1;32m    128\u001b[0m     \u001b[38;5;66;03m# True. We expect exactly one to return True, and assert that.\u001b[39;00m\n\u001b[1;32m    129\u001b[0m     \u001b[38;5;28;01massert\u001b[39;00m (\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_user_name(inst)\n\u001b[1;32m    130\u001b[0m             \u001b[38;5;129;01mor\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_debug_name(inst)\n\u001b[0;32m--> 131\u001b[0m             \u001b[38;5;129;01mor\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_definition_name\u001b[49m\u001b[43m(\u001b[49m\u001b[43minst\u001b[49m\u001b[43m)\u001b[49m)\n\u001b[1;32m    132\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_instance_name_map[inst\u001b[38;5;241m.\u001b[39mname] \u001b[38;5;241m=\u001b[39m inst\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/placer.py:119\u001b[0m, in \u001b[0;36mPlacer._definition_name\u001b[0;34m(self, inst)\u001b[0m\n\u001b[1;32m    117\u001b[0m type_name \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mtype\u001b[39m(inst)\u001b[38;5;241m.\u001b[39mname\n\u001b[1;32m    118\u001b[0m count \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_instance_counter[type_name]\n\u001b[0;32m--> 119\u001b[0m inst\u001b[38;5;241m.\u001b[39mname \u001b[38;5;241m=\u001b[39m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mtype_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m_inst\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mcount\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    120\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_name_counter[inst\u001b[38;5;241m.\u001b[39mname] \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[1;32m    121\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_instance_counter[type_name] \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n",
      "File \u001b[0;32m~/work/peak-tutorial/env-peak-tutorial/lib/python3.10/site-packages/magma/syntax/sequential2.py:247\u001b[0m, in \u001b[0;36msequential_setattr\u001b[0;34m(self, key, value)\u001b[0m\n\u001b[1;32m    244\u001b[0m \u001b[38;5;66;03m# We can at least match the value is a circuit with outputs that match the\u001b[39;00m\n\u001b[1;32m    245\u001b[0m \u001b[38;5;66;03m# input of the attribute circuit\u001b[39;00m\n\u001b[1;32m    246\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(target, Circuit):\n\u001b[0;32m--> 247\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mTypeError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mExcepted setattr key to be a Circuit not \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mtype\u001b[39m(target)\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    249\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(value, MagmaProtocol):\n\u001b[1;32m    250\u001b[0m     value \u001b[38;5;241m=\u001b[39m value\u001b[38;5;241m.\u001b[39m_get_magma_value_()\n",
      "\u001b[0;31mTypeError\u001b[0m: Excepted setattr key to be a Circuit not <class 'str'>"
     ]
    }
   ],
   "source": [
    "@family_closure\n",
    "def data_t_closure(family):\n",
    "    BV = family.BitVector\n",
    "    DataT = BV[8]        \n",
    "    Bit = family.Bit\n",
    "    return BV, DataT, Bit\n",
    "\n",
    "@family_closure\n",
    "def closure(family):\n",
    "    BV, DataT, Bit = data_t_closure(family)\n",
    "    \n",
    "    @family.compile(locals(), globals())\n",
    "    class ALU(Peak):\n",
    "        def __call__(self, op: Bit, in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op:\n",
    "                return in_0 + in_1\n",
    "            else:\n",
    "                return in_0 * in_1\n",
    "            \n",
    "    return ALU\n",
    "\n",
    "@family_closure\n",
    "def ext_closure(family):\n",
    "    BV, DataT, Bit = data_t_closure(family)\n",
    "    ALU = closure(family)\n",
    "    \n",
    "    @family.compile(locals(), globals())\n",
    "    class ExtALU(Peak):\n",
    "        def __init__(self):\n",
    "            self.alu = ALU()\n",
    "            \n",
    "        def __call__(self, op: BV[2], in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op[0]:\n",
    "                in_1 = -in_1\n",
    "            return ALU(op[1], in_0, in_1)         \n",
    "    return ExtALU\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9259b915",
   "metadata": {},
   "source": [
    "something something Enums better than raw bitvectors"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0b860405",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ISA(hw.Enum):\n",
    "    Add = hw.new_instruction()\n",
    "    Sub = hw.new_instruction()\n",
    "    And = hw.new_instruction()\n",
    "    Or = hw.new_instruction()\n",
    "\n",
    "\n",
    "@family_closure\n",
    "def closure3(family):\n",
    "    BV = family.BitVector\n",
    "    DataT = BV[8]\n",
    "    Bit = family.Bit\n",
    "\n",
    "    @family.assemble(locals(), globals())\n",
    "    class ALU(Peak):\n",
    "        def __call__(self, op: ISA, in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op == ISA.Add:\n",
    "                return in_0 + in_1\n",
    "            elif op == ISA.Sub:\n",
    "                return in_0 - in_1\n",
    "            elif op == ISA.And:\n",
    "                return in_0 & in_1\n",
    "            else:\n",
    "                return in_0 | in_1\n",
    "\n",
    "    return ALU"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5c155ff3",
   "metadata": {},
   "source": [
    "We can compose enums sets by using a `Sum` type. `Sum` types will be explained in more detail in the next section"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "67d3dfc3",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Arith(hw.Enum):\n",
    "    Add = hw.new_instruction()\n",
    "    Sub = hw.new_instruction()\n",
    "\n",
    "\n",
    "class Bitwise(hw.Enum):\n",
    "    And = hw.new_instruction()\n",
    "    Or = hw.new_instruction()\n",
    "\n",
    "\n",
    "ISA = hw.Sum[Arith, Bitwise]\n",
    "\n",
    "\n",
    "@family_closure\n",
    "def lu_fc(family):\n",
    "    BV = family.BitVector\n",
    "    DataT = BV[8]\n",
    "\n",
    "    @family.assemble(locals(), globals())\n",
    "    class LU(Peak):\n",
    "        def __call__(self, op: Bitwise, in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op == Bitwise.And:\n",
    "                return in_0 & in_1\n",
    "            else:\n",
    "                return in_0 | in_1\n",
    "\n",
    "    return LU\n",
    "\n",
    "\n",
    "@family_closure\n",
    "def au_fc(family):\n",
    "    BV = family.BitVector\n",
    "    DataT = BV[8]\n",
    "\n",
    "    @family.assemble(locals(), globals())\n",
    "    class AU(Peak):\n",
    "        def __call__(self, op: Arith, in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op == Arith.Add:\n",
    "                return in_0 + in_1\n",
    "            else:\n",
    "                return in_0 - in_1\n",
    "\n",
    "    return AU\n",
    "\n",
    "\n",
    "@family_closure\n",
    "def alu_fc(family):\n",
    "    BV = family.BitVector\n",
    "    DataT = BV[8]\n",
    "    LU_t = lu_fc(family)\n",
    "    AU_t = au_fc(family)\n",
    "\n",
    "    @family.assemble(locals(), globals())\n",
    "    class ALU(Peak):\n",
    "        def __init__(self):\n",
    "            self.au = AU_t()\n",
    "            self.lu = LU_t()\n",
    "\n",
    "        def __call__(self, op: ISA, in_0: DataT, in_1: DataT) -> DataT:\n",
    "            if op[Arith].match:\n",
    "                return self.au(op[Arith].value, in_0, in_1)\n",
    "            else:\n",
    "                return self.lu(op[Bitwise].value, in_0, in_1)\n",
    "\n",
    "    return ALU"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87018917",
   "metadata": {},
   "source": [
    "So far all the examples demonstated so far do not include state.  The base families provides two distinct register primitives.  The first uses the same call sementatics as other peak circuits. \n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5dd66f68",
   "metadata": {},
   "outputs": [],
   "source": [
    "@family_closure\n",
    "def closure(family):\n",
    "    DataT = family.BitVector[8]\n",
    "    Bit = family.Bit\n",
    "    DataRegister = family.gen_register(DataT, 0)\n",
    "    \n",
    "    @family.assemble(locals(), globals())\n",
    "    class PipeLinedIncrementor(Peak):\n",
    "        def __init__(self):\n",
    "            self.data_reg = DataRegister()\n",
    "            \n",
    "        def __call__(self, stall: Bit, i: DataT) -> DataT:\n",
    "            o = self.data_reg(i+1, ~stall) # enable the register if it is not stalled\n",
    "            return o\n",
    "            \n",
    "    return PipeLinedIncrementor\n",
    "\n",
    "pipe = closure.SMT()\n",
    "\n",
    "data_0 = SmtDataT(name='data_0')\n",
    "stall_0 = hw.SMTBit(name='stall_0')\n",
    "data_out = pipe(stall_0, data_0)\n",
    "\n",
    "print('cycle 0 output:')\n",
    "print(smt_to_smtlib_string(data_out))\n",
    "\n",
    "data_1 = SmtDataT(name='data_1')\n",
    "stall_1 = hw.SMTBit(name='stall_1')\n",
    "data_out = pipe(stall_1, data_1)\n",
    "\n",
    "print('\\ncycle 1 output:')\n",
    "print(smt_to_smtlib_string(data_out))\n",
    "\n",
    "data_2 = SmtDataT(name='data_2')\n",
    "stall_2 = hw.SMTBit(name='stall_2')\n",
    "data_out = pipe(stall_2, data_2)\n",
    "\n",
    "print('\\ncycle 2 output:')\n",
    "print(smt_to_smtlib_string(data_out))\n",
    "del data_0\n",
    "del stall_0\n",
    "del data_1\n",
    "del stall_1\n",
    "del data_2\n",
    "del stall_2"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e772c54",
   "metadata": {},
   "source": [
    "TODO: fix up\n",
    "\n",
    "The observant reader may notice that this syntax does not allow for a registers next state to be dependent on its current state as their is no way to probe the registers outputs without settings its inputs. Peak provides a second syntax for registers to address this.  In this syntax register reads and writes are performed implicitly ..somthing something.. setting or getting the attribute. In this syntax registers do not have an enable and must be set on all paths (Is this still true?)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dc232c71",
   "metadata": {},
   "outputs": [],
   "source": [
    "@family_closure\n",
    "def closure(family):\n",
    "    DataT = family.BitVector[8]\n",
    "    Bit = family.Bit\n",
    "    DataRegister = family.gen_attr_register(DataT, 0)\n",
    "    max_count = 4\n",
    "    \n",
    "    @family.assemble(locals(), globals())\n",
    "    class Counter(Peak):\n",
    "        def __init__(self):\n",
    "            self.data_reg = DataRegister()\n",
    "            \n",
    "        def __call__(self, en: Bit) -> DataT:\n",
    "            prev = self.data_reg\n",
    "            if en:\n",
    "                val = prev + 1\n",
    "                if val < max_count:\n",
    "                    self.data_reg = val\n",
    "                else:\n",
    "                    self.data_reg = DataT(0)\n",
    "            else:\n",
    "                self.data_reg = prev\n",
    "            \n",
    "            return prev\n",
    "            \n",
    "    return Counter\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7c4f1bb1",
   "metadata": {},
   "outputs": [],
   "source": [
    "Ctr = closure.SMT\n",
    "ctr = Ctr()\n",
    "true = hw.SMTBit(name='stall')\n",
    "print(ctr(true))\n",
    "print(ctr(true))\n",
    "print(ctr(true))\n",
    "print(ctr(true))\n",
    "print(ctr(true))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "72a69b69",
   "metadata": {},
   "source": [
    "Again an observant reader may note that the first syntax can be constructed from the second.  The first is provided for legacy reasons and to allow for better synthesis in a magma.  The better synthesis results stem from the use of vendor provided registers with enables instead of a mux and a register.   "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
