<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="mnh1473691255020" xml:lang="en-us">
	<title class="- topic/title ">Configuring MMU accesses</title>
	<shortdesc class="- topic/shortdesc "><ph class="- topic/ph ">By programming the IRGN and ORGN bits, you
            can configure the MMU to perform translation table walks in cacheable or non-cacheable
            regions:</ph></shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">

			
			
			<dl class="- topic/dl " compact="yes">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">AArch64</dt>
					<dd class="- topic/dd ">Appropriate TCR_EL<varname class="+ topic/keyword sw-d/varname ">x</varname> register.</dd>
				</dlentry>
			</dl>
			<p class="- topic/p ">If the encoding of both the ORGN and IRGN bits is <term keyref="write">Write</term>-Back, the data
				cache lookup is performed and data is <term keyref="read">read</term> from the data cache. External memory is accessed,
				if the ORGN and IRGN bit contain different attributes, or if the encoding of the ORGN and
				IRGN bits is -Through or Non-cacheable.</p>
		</section>
	</refbody>
</reference>
