Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 13 11:25:11 2024
| Host         : CDF-J5WCG42 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CmodA735T_Demo_timing_summary_routed.rpt -pb CmodA735T_Demo_timing_summary_routed.pb -rpx CmodA735T_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : CmodA735T_Demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (87)
7. checking multiple_clock (941)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (87)
--------------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (941)
--------------------------------
 There are 941 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.382        0.000                      0                 1666        0.007        0.000                      0                 1666        4.500        0.000                       0                   947  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.399        0.000                      0                 1666        0.250        0.000                      0                 1666        4.500        0.000                       0                   943  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.383        0.000                      0                 1666        0.250        0.000                      0                 1666        4.500        0.000                       0                   943  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.382        0.000                      0                 1666        0.007        0.000                      0                 1666  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.383        0.000                      0                 1666        0.007        0.000                      0                 1666  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.570%)  route 5.480ns (90.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.538     5.104    CmodA735T_inst/DBG_UART_n_77
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.421     8.444    CmodA735T_inst/clk100
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/C
                         clock pessimism              0.490     8.934    
                         clock uncertainty           -0.226     8.708    
    SLICE_X32Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.503    CmodA735T_inst/sram_ctrl_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.580ns (9.617%)  route 5.451ns (90.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.508     5.075    CmodA735T_inst/DBG_UART_n_77
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.226     8.782    
    SLICE_X41Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.577    CmodA735T_inst/sram_ctrl_r_reg[10]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.226     8.781    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.612    CmodA735T_inst/sram_ctrl_r_reg[11]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.226     8.781    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.612    CmodA735T_inst/sram_ctrl_r_reg[12]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.226     8.781    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.612    CmodA735T_inst/sram_ctrl_r_reg[13]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.226     8.781    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.612    CmodA735T_inst/sram_ctrl_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.443    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.226     8.707    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.502    CmodA735T_inst/sram_ctrl_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.443    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.226     8.707    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.502    CmodA735T_inst/sram_ctrl_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.226     8.710    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.505    CmodA735T_inst/sram_ctrl_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.226     8.710    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.505    CmodA735T_inst/sram_ctrl_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X36Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/Q
                         net (fo=1, routed)           0.148    -0.340    CmodA735T_inst/DBG_UART/reg_data_chars[54]
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.098    -0.242 r  CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1_n_0
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y75         FDCE (Hold_fdce_C_D)         0.091    -0.492    CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y81         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/Q
                         net (fo=1, routed)           0.178    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[65]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.822    -0.848    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.121    -0.474    CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.680%)  route 0.196ns (51.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/Q
                         net (fo=1, routed)           0.196    -0.275    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[81]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.821    -0.850    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/C
                         clock pessimism              0.273    -0.577    
    SLICE_X43Y80         FDCE (Hold_fdce_C_D)         0.092    -0.485    CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CmodA735T_inst/sram_data_w_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.551    -0.613    CmodA735T_inst/clk100
    SLICE_X30Y78         FDCE                                         r  CmodA735T_inst/sram_data_w_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  CmodA735T_inst/sram_data_w_r_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.367    CmodA735T_inst/DBG_UART/sram_data_w_r_reg[31]_0[14]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.045    -0.322 r  CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7/O
                         net (fo=1, routed)           0.000    -0.322    CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7_n_0
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.257 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3_n_0
    SLICE_X31Y78         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.238 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1_n_0
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.853    CmodA735T_inst/DBG_UART/CLK
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.105    -0.495    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CmodA735T_inst/dbg_reg10_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.267ns (70.405%)  route 0.112ns (29.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.549    -0.615    CmodA735T_inst/clk100
    SLICE_X41Y73         FDCE                                         r  CmodA735T_inst/dbg_reg10_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  CmodA735T_inst/dbg_reg10_r_reg[10]/Q
                         net (fo=2, routed)           0.112    -0.362    CmodA735T_inst/DBG_UART/dbg_reg10_r_reg[31]_0[10]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6/O
                         net (fo=1, routed)           0.000    -0.317    CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.255 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.236 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.816    -0.855    CmodA735T_inst/DBG_UART/CLK
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.105    -0.497    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.469 f  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.300    CmodA735T_inst/pwm_g_inst/div_count[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.255 r  CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0_n_0
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.850    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.091    -0.519    CmodA735T_inst/pwm_g_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.550    -0.614    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.304    CmodA735T_inst/pwm_r_inst/div_count[0]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.259 r  CmodA735T_inst/pwm_r_inst/div_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    CmodA735T_inst/pwm_r_inst/div_count[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.854    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.091    -0.523    CmodA735T_inst/pwm_r_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/Q
                         net (fo=1, routed)           0.183    -0.292    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[97]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092    -0.511    CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pmod_dout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.290ns (75.291%)  route 0.095ns (24.709%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/clk100
    SLICE_X38Y79         FDCE                                         r  CmodA735T_inst/pmod_dout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CmodA735T_inst/pmod_dout_r_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.353    CmodA735T_inst/DBG_UART/pmod_dout_r_reg[31]_0[19]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6/O
                         net (fo=1, routed)           0.000    -0.308    CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.246 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.227 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.818    -0.852    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.105    -0.493    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.350%)  route 0.208ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/Q
                         net (fo=1, routed)           0.208    -0.262    CmodA735T_inst/DBG_UART/reg_datain_r_reg_n_0_[19]
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.851    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.047    -0.531    CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC_inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    MCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y76     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y77     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y78     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y80     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y84     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y67     CmodA735T_inst/DBG_UART/UART0/rxCounter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y69     CmodA735T_inst/DBG_UART/UART0/rxCounter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85     CmodA735T_inst/DBG_UART/char_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85     CmodA735T_inst/DBG_UART/char_count_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y74     CmodA735T_inst/DBG_UART/datatoascii[5].reg_data_chars_reg[40]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y84     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y84     CmodA735T_inst/DBG_UART/char_count_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[33]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[34]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[35]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[36]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y76     CmodA735T_inst/DBG_UART/datatoascii[5].inhex_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y76     CmodA735T_inst/DBG_UART/datatoascii[5].inhex_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    MCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.570%)  route 5.480ns (90.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.538     5.104    CmodA735T_inst/DBG_UART_n_77
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.421     8.445    CmodA735T_inst/clk100
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/C
                         clock pessimism              0.490     8.934    
                         clock uncertainty           -0.242     8.692    
    SLICE_X32Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.487    CmodA735T_inst/sram_ctrl_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.580ns (9.617%)  route 5.451ns (90.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.508     5.075    CmodA735T_inst/DBG_UART_n_77
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/C
                         clock pessimism              0.561     9.008    
                         clock uncertainty           -0.242     8.765    
    SLICE_X41Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.560    CmodA735T_inst/sram_ctrl_r_reg[10]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[13]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.444    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.444    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X36Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/Q
                         net (fo=1, routed)           0.148    -0.340    CmodA735T_inst/DBG_UART/reg_data_chars[54]
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.098    -0.242 r  CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1_n_0
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y75         FDCE (Hold_fdce_C_D)         0.091    -0.492    CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y81         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/Q
                         net (fo=1, routed)           0.178    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[65]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.822    -0.848    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.121    -0.474    CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.680%)  route 0.196ns (51.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/Q
                         net (fo=1, routed)           0.196    -0.275    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[81]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.821    -0.850    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/C
                         clock pessimism              0.273    -0.577    
    SLICE_X43Y80         FDCE (Hold_fdce_C_D)         0.092    -0.485    CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CmodA735T_inst/sram_data_w_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.551    -0.613    CmodA735T_inst/clk100
    SLICE_X30Y78         FDCE                                         r  CmodA735T_inst/sram_data_w_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  CmodA735T_inst/sram_data_w_r_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.367    CmodA735T_inst/DBG_UART/sram_data_w_r_reg[31]_0[14]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.045    -0.322 r  CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7/O
                         net (fo=1, routed)           0.000    -0.322    CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7_n_0
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.257 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3_n_0
    SLICE_X31Y78         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.238 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1_n_0
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.853    CmodA735T_inst/DBG_UART/CLK
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.105    -0.495    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CmodA735T_inst/dbg_reg10_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.267ns (70.405%)  route 0.112ns (29.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.549    -0.615    CmodA735T_inst/clk100
    SLICE_X41Y73         FDCE                                         r  CmodA735T_inst/dbg_reg10_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  CmodA735T_inst/dbg_reg10_r_reg[10]/Q
                         net (fo=2, routed)           0.112    -0.362    CmodA735T_inst/DBG_UART/dbg_reg10_r_reg[31]_0[10]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6/O
                         net (fo=1, routed)           0.000    -0.317    CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.255 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.236 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.816    -0.855    CmodA735T_inst/DBG_UART/CLK
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.105    -0.497    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.469 f  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.300    CmodA735T_inst/pwm_g_inst/div_count[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.255 r  CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0_n_0
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.850    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.091    -0.519    CmodA735T_inst/pwm_g_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.550    -0.614    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.304    CmodA735T_inst/pwm_r_inst/div_count[0]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.259 r  CmodA735T_inst/pwm_r_inst/div_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    CmodA735T_inst/pwm_r_inst/div_count[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.854    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.091    -0.523    CmodA735T_inst/pwm_r_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/Q
                         net (fo=1, routed)           0.183    -0.292    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[97]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092    -0.511    CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pmod_dout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.290ns (75.291%)  route 0.095ns (24.709%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/clk100
    SLICE_X38Y79         FDCE                                         r  CmodA735T_inst/pmod_dout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CmodA735T_inst/pmod_dout_r_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.353    CmodA735T_inst/DBG_UART/pmod_dout_r_reg[31]_0[19]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6/O
                         net (fo=1, routed)           0.000    -0.308    CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.246 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.227 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.818    -0.852    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.105    -0.493    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.350%)  route 0.208ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/Q
                         net (fo=1, routed)           0.208    -0.262    CmodA735T_inst/DBG_UART/reg_datain_r_reg_n_0_[19]
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.851    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.047    -0.531    CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC_inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    MCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y76     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y77     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y78     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y80     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y84     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y67     CmodA735T_inst/DBG_UART/UART0/rxCounter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y69     CmodA735T_inst/DBG_UART/UART0/rxCounter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     CmodA735T_inst/DBG_UART/char_count_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85     CmodA735T_inst/DBG_UART/char_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y86     CmodA735T_inst/DBG_UART/char_count_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85     CmodA735T_inst/DBG_UART/char_count_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y74     CmodA735T_inst/DBG_UART/datatoascii[5].reg_data_chars_reg[40]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y84     CmodA735T_inst/DBG_UART/FSM_sequential_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y84     CmodA735T_inst/DBG_UART/char_count_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[33]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[34]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[35]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y79     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[36]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78     CmodA735T_inst/DBG_UART/datatoascii[4].reg_data_chars_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y76     CmodA735T_inst/DBG_UART/datatoascii[5].inhex_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y76     CmodA735T_inst/DBG_UART/datatoascii[5].inhex_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    MCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  MCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.570%)  route 5.480ns (90.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.538     5.104    CmodA735T_inst/DBG_UART_n_77
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.421     8.444    CmodA735T_inst/clk100
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/C
                         clock pessimism              0.490     8.934    
                         clock uncertainty           -0.242     8.692    
    SLICE_X32Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.487    CmodA735T_inst/sram_ctrl_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.580ns (9.617%)  route 5.451ns (90.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.508     5.075    CmodA735T_inst/DBG_UART_n_77
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.765    
    SLICE_X41Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.560    CmodA735T_inst/sram_ctrl_r_reg[10]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[13]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.445    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/C
                         clock pessimism              0.561     9.006    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.443    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.443    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.446    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X36Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/Q
                         net (fo=1, routed)           0.148    -0.340    CmodA735T_inst/DBG_UART/reg_data_chars[54]
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.098    -0.242 r  CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1_n_0
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X41Y75         FDCE (Hold_fdce_C_D)         0.091    -0.249    CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y81         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/Q
                         net (fo=1, routed)           0.178    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[65]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.822    -0.848    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.121    -0.231    CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.680%)  route 0.196ns (51.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/Q
                         net (fo=1, routed)           0.196    -0.275    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[81]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.821    -0.850    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/C
                         clock pessimism              0.273    -0.577    
                         clock uncertainty            0.242    -0.334    
    SLICE_X43Y80         FDCE (Hold_fdce_C_D)         0.092    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 CmodA735T_inst/sram_data_w_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.551    -0.613    CmodA735T_inst/clk100
    SLICE_X30Y78         FDCE                                         r  CmodA735T_inst/sram_data_w_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  CmodA735T_inst/sram_data_w_r_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.367    CmodA735T_inst/DBG_UART/sram_data_w_r_reg[31]_0[14]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.045    -0.322 r  CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7/O
                         net (fo=1, routed)           0.000    -0.322    CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7_n_0
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.257 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3_n_0
    SLICE_X31Y78         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.238 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1_n_0
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.853    CmodA735T_inst/DBG_UART/CLK
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.105    -0.252    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 CmodA735T_inst/dbg_reg10_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.267ns (70.405%)  route 0.112ns (29.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.549    -0.615    CmodA735T_inst/clk100
    SLICE_X41Y73         FDCE                                         r  CmodA735T_inst/dbg_reg10_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  CmodA735T_inst/dbg_reg10_r_reg[10]/Q
                         net (fo=2, routed)           0.112    -0.362    CmodA735T_inst/DBG_UART/dbg_reg10_r_reg[31]_0[10]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6/O
                         net (fo=1, routed)           0.000    -0.317    CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.255 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.236 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.816    -0.855    CmodA735T_inst/DBG_UART/CLK
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.105    -0.254    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.469 f  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.300    CmodA735T_inst/pwm_g_inst/div_count[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.255 r  CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0_n_0
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.850    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.091    -0.276    CmodA735T_inst/pwm_g_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.550    -0.614    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.304    CmodA735T_inst/pwm_r_inst/div_count[0]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.259 r  CmodA735T_inst/pwm_r_inst/div_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    CmodA735T_inst/pwm_r_inst/div_count[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.854    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.242    -0.371    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.091    -0.280    CmodA735T_inst/pwm_r_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/Q
                         net (fo=1, routed)           0.183    -0.292    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[97]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/C
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pmod_dout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.290ns (75.291%)  route 0.095ns (24.709%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/clk100
    SLICE_X38Y79         FDCE                                         r  CmodA735T_inst/pmod_dout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CmodA735T_inst/pmod_dout_r_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.353    CmodA735T_inst/DBG_UART/pmod_dout_r_reg[31]_0[19]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6/O
                         net (fo=1, routed)           0.000    -0.308    CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.246 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.227 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.818    -0.852    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.242    -0.355    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.105    -0.250    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.350%)  route 0.208ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/Q
                         net (fo=1, routed)           0.208    -0.262    CmodA735T_inst/DBG_UART/reg_datain_r_reg_n_0_[19]
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.851    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/C
                         clock pessimism              0.273    -0.578    
                         clock uncertainty            0.242    -0.335    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.047    -0.288    CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.570%)  route 5.480ns (90.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.538     5.104    CmodA735T_inst/DBG_UART_n_77
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.421     8.445    CmodA735T_inst/clk100
    SLICE_X32Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[3]/C
                         clock pessimism              0.490     8.934    
                         clock uncertainty           -0.242     8.692    
    SLICE_X32Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.487    CmodA735T_inst/sram_ctrl_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.580ns (9.617%)  route 5.451ns (90.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.508     5.075    CmodA735T_inst/DBG_UART_n_77
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X41Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[10]/C
                         clock pessimism              0.561     9.008    
                         clock uncertainty           -0.242     8.765    
    SLICE_X41Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.560    CmodA735T_inst/sram_ctrl_r_reg[10]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[11]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[12]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[13]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[13]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.630%)  route 5.443ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.500     5.067    CmodA735T_inst/DBG_UART_n_77
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.422     8.446    CmodA735T_inst/clk100
    SLICE_X42Y73         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[9]/C
                         clock pessimism              0.561     9.007    
                         clock uncertainty           -0.242     8.764    
    SLICE_X42Y73         FDCE (Setup_fdce_C_CE)      -0.169     8.595    CmodA735T_inst/sram_ctrl_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.444    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[0]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.809%)  route 5.333ns (90.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.391     4.957    CmodA735T_inst/DBG_UART_n_77
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.420     8.444    CmodA735T_inst/clk100
    SLICE_X35Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[5]/C
                         clock pessimism              0.490     8.933    
                         clock uncertainty           -0.242     8.691    
    SLICE_X35Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.486    CmodA735T_inst/sram_ctrl_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[2]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/sram_ctrl_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.580ns (9.831%)  route 5.320ns (90.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.537    -0.956    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y76         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  CmodA735T_inst/DBG_UART/reg_addr_r_reg[0]/Q
                         net (fo=169, routed)         3.943     3.442    CmodA735T_inst/DBG_UART/ireg_address[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  CmodA735T_inst/DBG_UART/sram_ctrl_r[31]_i_1/O
                         net (fo=32, routed)          1.377     4.943    CmodA735T_inst/DBG_UART_n_77
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         1.423     8.447    CmodA735T_inst/clk100
    SLICE_X29Y72         FDCE                                         r  CmodA735T_inst/sram_ctrl_r_reg[4]/C
                         clock pessimism              0.490     8.936    
                         clock uncertainty           -0.242     8.694    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205     8.489    CmodA735T_inst/sram_ctrl_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X36Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  CmodA735T_inst/DBG_UART/datatoascii[6].reg_data_chars_reg[54]/Q
                         net (fo=1, routed)           0.148    -0.340    CmodA735T_inst/DBG_UART/reg_data_chars[54]
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.098    -0.242 r  CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars[102]_i_1_n_0
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y75         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X41Y75         FDCE (Hold_fdce_C_D)         0.091    -0.249    CmodA735T_inst/DBG_UART/tx_line_chars_reg[102]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y81         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[65]/Q
                         net (fo=1, routed)           0.178    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[65]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    CmodA735T_inst/DBG_UART/tx_line_chars[57]_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.822    -0.848    CmodA735T_inst/DBG_UART/CLK
    SLICE_X42Y82         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.121    -0.231    CmodA735T_inst/DBG_UART/tx_line_chars_reg[57]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.680%)  route 0.196ns (51.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X45Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[81]/Q
                         net (fo=1, routed)           0.196    -0.275    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[81]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    CmodA735T_inst/DBG_UART/tx_line_chars[73]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.821    -0.850    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y80         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]/C
                         clock pessimism              0.273    -0.577    
                         clock uncertainty            0.242    -0.334    
    SLICE_X43Y80         FDCE (Hold_fdce_C_D)         0.092    -0.242    CmodA735T_inst/DBG_UART/tx_line_chars_reg[73]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 CmodA735T_inst/sram_data_w_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.551    -0.613    CmodA735T_inst/clk100
    SLICE_X30Y78         FDCE                                         r  CmodA735T_inst/sram_data_w_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  CmodA735T_inst/sram_data_w_r_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.367    CmodA735T_inst/DBG_UART/sram_data_w_r_reg[31]_0[14]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.045    -0.322 r  CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7/O
                         net (fo=1, routed)           0.000    -0.322    CmodA735T_inst/DBG_UART/reg_datain_r[14]_i_7_n_0
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.257 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_3_n_0
    SLICE_X31Y78         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.238 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]_i_1_n_0
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.853    CmodA735T_inst/DBG_UART/CLK
    SLICE_X31Y78         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.105    -0.252    CmodA735T_inst/DBG_UART/reg_datain_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 CmodA735T_inst/dbg_reg10_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.267ns (70.405%)  route 0.112ns (29.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.549    -0.615    CmodA735T_inst/clk100
    SLICE_X41Y73         FDCE                                         r  CmodA735T_inst/dbg_reg10_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  CmodA735T_inst/dbg_reg10_r_reg[10]/Q
                         net (fo=2, routed)           0.112    -0.362    CmodA735T_inst/DBG_UART/dbg_reg10_r_reg[31]_0[10]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6/O
                         net (fo=1, routed)           0.000    -0.317    CmodA735T_inst/DBG_UART/reg_datain_r[10]_i_6_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.255 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_3_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.236 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.816    -0.855    CmodA735T_inst/DBG_UART/CLK
    SLICE_X40Y73         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.105    -0.254    CmodA735T_inst/DBG_UART/reg_datain_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.554    -0.610    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.469 f  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.300    CmodA735T_inst/pwm_g_inst/div_count[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.255 r  CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    CmodA735T_inst/pwm_g_inst/div_count[0]_i_1__0_n_0
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.850    CmodA735T_inst/pwm_g_inst/CLK
    SLICE_X37Y81         FDCE                                         r  CmodA735T_inst/pwm_g_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.091    -0.276    CmodA735T_inst/pwm_g_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.550    -0.614    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.304    CmodA735T_inst/pwm_r_inst/div_count[0]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.259 r  CmodA735T_inst/pwm_r_inst/div_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    CmodA735T_inst/pwm_r_inst/div_count[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.817    -0.854    CmodA735T_inst/pwm_r_inst/clk100_IBUF
    SLICE_X35Y78         FDCE                                         r  CmodA735T_inst/pwm_r_inst/div_count_reg[0]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.242    -0.371    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.091    -0.280    CmodA735T_inst/pwm_r_inst/div_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.548    -0.616    CmodA735T_inst/DBG_UART/CLK
    SLICE_X41Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[97]/Q
                         net (fo=1, routed)           0.183    -0.292    CmodA735T_inst/DBG_UART/tx_line_chars_reg_n_0_[97]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CmodA735T_inst/DBG_UART/tx_line_chars[89]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.815    -0.856    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y74         FDCE                                         r  CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]/C
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092    -0.268    CmodA735T_inst/DBG_UART/tx_line_chars_reg[89]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CmodA735T_inst/pmod_dout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.290ns (75.291%)  route 0.095ns (24.709%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/clk100
    SLICE_X38Y79         FDCE                                         r  CmodA735T_inst/pmod_dout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CmodA735T_inst/pmod_dout_r_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.353    CmodA735T_inst/DBG_UART/pmod_dout_r_reg[31]_0[19]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6/O
                         net (fo=1, routed)           0.000    -0.308    CmodA735T_inst/DBG_UART/reg_datain_r[19]_i_6_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.246 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_3_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.227 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.818    -0.852    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.242    -0.355    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.105    -0.250    CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.350%)  route 0.208ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.552    -0.612    CmodA735T_inst/DBG_UART/CLK
    SLICE_X37Y79         FDCE                                         r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CmodA735T_inst/DBG_UART/reg_datain_r_reg[19]/Q
                         net (fo=1, routed)           0.208    -0.262    CmodA735T_inst/DBG_UART/reg_datain_r_reg_n_0_[19]
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    MCM0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    MCM0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  MCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    MCM0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  MCM0/inst/clkout1_buf/O
                         net (fo=941, routed)         0.820    -0.851    CmodA735T_inst/DBG_UART/CLK
    SLICE_X43Y79         FDRE                                         r  CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]/C
                         clock pessimism              0.273    -0.578    
                         clock uncertainty            0.242    -0.335    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.047    -0.288    CmodA735T_inst/DBG_UART/datatoascii[3].inhex_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.026    





