
N20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000103fc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  080105a0  080105a0  000115a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a00  08010a00  000122dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010a00  08010a00  00011a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a08  08010a08  000122dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a08  08010a08  00011a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010a0c  08010a0c  00011a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002dc  20000000  08010a10  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002578  200002dc  08010cec  000122dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002854  08010cec  00012854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000122dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c034  00000000  00000000  0001230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fc5  00000000  00000000  0002e340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  00032308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001324  00000000  00000000  00033b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005dcc  00000000  00000000  00034e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e5f8  00000000  00000000  0003ac68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097457  00000000  00000000  00059260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f06b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a60  00000000  00000000  000f06fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000f815c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002dc 	.word	0x200002dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010584 	.word	0x08010584

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002e0 	.word	0x200002e0
 80001dc:	08010584 	.word	0x08010584

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b9be 	b.w	8000fa0 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f83c 	bl	8000ca8 <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__aeabi_d2lz>:
 8000c3c:	b538      	push	{r3, r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2300      	movs	r3, #0
 8000c42:	4604      	mov	r4, r0
 8000c44:	460d      	mov	r5, r1
 8000c46:	f7ff ff49 	bl	8000adc <__aeabi_dcmplt>
 8000c4a:	b928      	cbnz	r0, 8000c58 <__aeabi_d2lz+0x1c>
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	4629      	mov	r1, r5
 8000c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c54:	f000 b80a 	b.w	8000c6c <__aeabi_d2ulz>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c5e:	f000 f805 	bl	8000c6c <__aeabi_d2ulz>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <__aeabi_d2ulz>:
 8000c6c:	b5d0      	push	{r4, r6, r7, lr}
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__aeabi_d2ulz+0x34>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	4606      	mov	r6, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	f7ff fcbf 	bl	80005f8 <__aeabi_dmul>
 8000c7a:	f7ff ff57 	bl	8000b2c <__aeabi_d2uiz>
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f7ff fc40 	bl	8000504 <__aeabi_ui2d>
 8000c84:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <__aeabi_d2ulz+0x38>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f7ff fcb6 	bl	80005f8 <__aeabi_dmul>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4630      	mov	r0, r6
 8000c92:	4639      	mov	r1, r7
 8000c94:	f7ff faf8 	bl	8000288 <__aeabi_dsub>
 8000c98:	f7ff ff48 	bl	8000b2c <__aeabi_d2uiz>
 8000c9c:	4621      	mov	r1, r4
 8000c9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca0:	3df00000 	.word	0x3df00000
 8000ca4:	41f00000 	.word	0x41f00000

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <Robot_Drive>:
void MPU6050_Init(I2C_HandleTypeDef *hi2c);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Robot_Drive(int16_t speed_L, int16_t speed_R) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	460a      	mov	r2, r1
 8000fae:	80fb      	strh	r3, [r7, #6]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	80bb      	strh	r3, [r7, #4]
    // Motor 1 (PA8, PA9, PB4)
	// 1. Aplicar Deadband (Zona muerta)
	    if (speed_L > 0) speed_L += deadband_L;
 8000fb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	dd08      	ble.n	8000fce <Robot_Drive+0x2a>
 8000fbc:	88fa      	ldrh	r2, [r7, #6]
 8000fbe:	4b4e      	ldr	r3, [pc, #312]	@ (80010f8 <Robot_Drive+0x154>)
 8000fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	4413      	add	r3, r2
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	e00b      	b.n	8000fe6 <Robot_Drive+0x42>
	    else if (speed_L < 0) speed_L -= deadband_L;
 8000fce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	da07      	bge.n	8000fe6 <Robot_Drive+0x42>
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	4b47      	ldr	r3, [pc, #284]	@ (80010f8 <Robot_Drive+0x154>)
 8000fda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	80fb      	strh	r3, [r7, #6]

	    if (speed_R > 0) speed_R += deadband_R;
 8000fe6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	dd08      	ble.n	8001000 <Robot_Drive+0x5c>
 8000fee:	88ba      	ldrh	r2, [r7, #4]
 8000ff0:	4b42      	ldr	r3, [pc, #264]	@ (80010fc <Robot_Drive+0x158>)
 8000ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	80bb      	strh	r3, [r7, #4]
 8000ffe:	e00b      	b.n	8001018 <Robot_Drive+0x74>
	    else if (speed_R < 0) speed_R -= deadband_R;
 8001000:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	da07      	bge.n	8001018 <Robot_Drive+0x74>
 8001008:	88ba      	ldrh	r2, [r7, #4]
 800100a:	4b3c      	ldr	r3, [pc, #240]	@ (80010fc <Robot_Drive+0x158>)
 800100c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001010:	b29b      	uxth	r3, r3
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	b29b      	uxth	r3, r3
 8001016:	80bb      	strh	r3, [r7, #4]

	    // 2. Saturacin final al ARR (3599)
	    if (speed_L > 3599) speed_L = 3599;
 8001018:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800101c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001020:	db02      	blt.n	8001028 <Robot_Drive+0x84>
 8001022:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8001026:	80fb      	strh	r3, [r7, #6]
	    if (speed_L < -3599) speed_L = -3599;
 8001028:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102c:	f513 6f61 	cmn.w	r3, #3600	@ 0xe10
 8001030:	dc02      	bgt.n	8001038 <Robot_Drive+0x94>
 8001032:	f24f 13f1 	movw	r3, #61937	@ 0xf1f1
 8001036:	80fb      	strh	r3, [r7, #6]
	    if (speed_R > 3599) speed_R = 3599;
 8001038:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800103c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001040:	db02      	blt.n	8001048 <Robot_Drive+0xa4>
 8001042:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8001046:	80bb      	strh	r3, [r7, #4]
	    if (speed_R < -3599) speed_R = -3599;
 8001048:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800104c:	f513 6f61 	cmn.w	r3, #3600	@ 0xe10
 8001050:	dc02      	bgt.n	8001058 <Robot_Drive+0xb4>
 8001052:	f24f 13f1 	movw	r3, #61937	@ 0xf1f1
 8001056:	80bb      	strh	r3, [r7, #4]

    if (speed_L >= 0) {
 8001058:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800105c:	2b00      	cmp	r3, #0
 800105e:	db10      	blt.n	8001082 <Robot_Drive+0xde>

       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001066:	4826      	ldr	r0, [pc, #152]	@ (8001100 <Robot_Drive+0x15c>)
 8001068:	f002 fbb8 	bl	80037dc <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001072:	4823      	ldr	r0, [pc, #140]	@ (8001100 <Robot_Drive+0x15c>)
 8001074:	f002 fbb2 	bl	80037dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)speed_L);
 8001078:	88fa      	ldrh	r2, [r7, #6]
 800107a:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <Robot_Drive+0x160>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001080:	e011      	b.n	80010a6 <Robot_Drive+0x102>
    } else {
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001088:	481d      	ldr	r0, [pc, #116]	@ (8001100 <Robot_Drive+0x15c>)
 800108a:	f002 fba7 	bl	80037dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001094:	481a      	ldr	r0, [pc, #104]	@ (8001100 <Robot_Drive+0x15c>)
 8001096:	f002 fba1 	bl	80037dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)(-speed_L));
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	425b      	negs	r3, r3
 800109e:	b29a      	uxth	r2, r3
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <Robot_Drive+0x160>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    // Motor 2 (PB3, PA15, PB5)
    if (speed_R >= 0) {
 80010a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db0f      	blt.n	80010ce <Robot_Drive+0x12a>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2120      	movs	r1, #32
 80010b2:	4815      	ldr	r0, [pc, #84]	@ (8001108 <Robot_Drive+0x164>)
 80010b4:	f002 fb92 	bl	80037dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010be:	4810      	ldr	r0, [pc, #64]	@ (8001100 <Robot_Drive+0x15c>)
 80010c0:	f002 fb8c 	bl	80037dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)speed_R);
 80010c4:	88ba      	ldrh	r2, [r7, #4]
 80010c6:	4b11      	ldr	r3, [pc, #68]	@ (800110c <Robot_Drive+0x168>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(-speed_R));
    }
}
 80010cc:	e010      	b.n	80010f0 <Robot_Drive+0x14c>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010ce:	2201      	movs	r2, #1
 80010d0:	2120      	movs	r1, #32
 80010d2:	480d      	ldr	r0, [pc, #52]	@ (8001108 <Robot_Drive+0x164>)
 80010d4:	f002 fb82 	bl	80037dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010de:	4808      	ldr	r0, [pc, #32]	@ (8001100 <Robot_Drive+0x15c>)
 80010e0:	f002 fb7c 	bl	80037dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(-speed_R));
 80010e4:	88bb      	ldrh	r3, [r7, #4]
 80010e6:	425b      	negs	r3, r3
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	4b08      	ldr	r3, [pc, #32]	@ (800110c <Robot_Drive+0x168>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000002 	.word	0x20000002
 8001100:	40020000 	.word	0x40020000
 8001104:	2000057c 	.word	0x2000057c
 8001108:	40020400 	.word	0x40020400
 800110c:	20000534 	.word	0x20000534

08001110 <MPU6050_Calibrate>:
        HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1B, 1, &data, 1, 100);
        data = 0x03; // Filtro de ~42Hz. Limpia muchsima basura del sensor.
        HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1A, 1, &data, 1, 100);
    }
}
void MPU6050_Calibrate(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af04      	add	r7, sp, #16
    int32_t sum = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
    int num_samples = 500;
 800111a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800111e:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < num_samples; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	e01e      	b.n	8001164 <MPU6050_Calibrate+0x54>
        // Leemos los registros del giroscopio en el eje Y (0x45 y 0x46)
        uint8_t raw_data[2];
        HAL_I2C_Mem_Read(&hi2c1, (0x68 << 1), 0x45, 1, raw_data, 2, 100);
 8001126:	2364      	movs	r3, #100	@ 0x64
 8001128:	9302      	str	r3, [sp, #8]
 800112a:	2302      	movs	r3, #2
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	463b      	mov	r3, r7
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2301      	movs	r3, #1
 8001134:	2245      	movs	r2, #69	@ 0x45
 8001136:	21d0      	movs	r1, #208	@ 0xd0
 8001138:	4817      	ldr	r0, [pc, #92]	@ (8001198 <MPU6050_Calibrate+0x88>)
 800113a:	f002 febf 	bl	8003ebc <HAL_I2C_Mem_Read>

        int16_t gy = (int16_t)(raw_data[0] << 8 | raw_data[1]);
 800113e:	783b      	ldrb	r3, [r7, #0]
 8001140:	b21b      	sxth	r3, r3
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	787b      	ldrb	r3, [r7, #1]
 8001148:	b21b      	sxth	r3, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	807b      	strh	r3, [r7, #2]
        sum += gy;
 800114e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]

        HAL_Delay(2); // Pequea espera entre muestras
 8001158:	2002      	movs	r0, #2
 800115a:	f001 fc77 	bl	8002a4c <HAL_Delay>
    for (int i = 0; i < num_samples; i++) {
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	3301      	adds	r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	429a      	cmp	r2, r3
 800116a:	dbdc      	blt.n	8001126 <MPU6050_Calibrate+0x16>
    }
    // Calculamos el promedio en unidades LSB y lo pasamos a grados/seg
  //  gyro_bias = (float)(sum / num_samples) / 131.0f;
    gyro_bias = (float)(sum / num_samples) / 65.5f;
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	fb92 f3f3 	sdiv	r3, r2, r3
 8001174:	ee07 3a90 	vmov	s15, r3
 8001178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800117c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800119c <MPU6050_Calibrate+0x8c>
 8001180:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <MPU6050_Calibrate+0x90>)
 8001186:	edc3 7a00 	vstr	s15, [r3]
    calibration_ready = 1; // Ya podemos activar el control
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MPU6050_Calibrate+0x94>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000480 	.word	0x20000480
 800119c:	42830000 	.word	0x42830000
 80011a0:	20000338 	.word	0x20000338
 80011a4:	200002fa 	.word	0x200002fa

080011a8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	6078      	str	r0, [r7, #4]
	// utilizamos esta interrupcin del timer para llamar la lectura del I2C va DMA
	// en la direccin del MPU y cargamos esos datos en mpu_data.
	// En esta interrupcin tambien actualizamos la bandera para el display y hacemos
	// el HeartBit con el if del counter
    if (htim->Instance == TIM4 && calibration_ready) {
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d127      	bne.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d023      	beq.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
    	if (hi2c1.State == HAL_I2C_STATE_READY) {
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80011c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b20      	cmp	r3, #32
 80011cc:	d109      	bne.n	80011e2 <HAL_TIM_PeriodElapsedCallback+0x3a>
			HAL_I2C_Mem_Read_DMA(&hi2c1, (0x68 << 1), 0x3B, 1, mpu_data, 14);
 80011ce:	230e      	movs	r3, #14
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2301      	movs	r3, #1
 80011d8:	223b      	movs	r2, #59	@ 0x3b
 80011da:	21d0      	movs	r1, #208	@ 0xd0
 80011dc:	480f      	ldr	r0, [pc, #60]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80011de:	f003 f89f 	bl	8004320 <HAL_I2C_Mem_Read_DMA>
		}
        counter++;
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011ea:	6013      	str	r3, [r2, #0]
        if(counter > delayHB){ // ~200ms
 80011ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d207      	bcs.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
            counter = 0;
 80011fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Heartbeat LED [cite: 46]
 8001200:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001204:	4809      	ldr	r0, [pc, #36]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001206:	f002 fb02 	bl	800380e <HAL_GPIO_TogglePin>
        }
    }
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40000800 	.word	0x40000800
 8001218:	200002fa 	.word	0x200002fa
 800121c:	20000480 	.word	0x20000480
 8001220:	20000328 	.word	0x20000328
 8001224:	200002fc 	.word	0x200002fc
 8001228:	20000014 	.word	0x20000014
 800122c:	40020800 	.word	0x40020800

08001230 <HAL_I2C_MemRxCpltCallback>:
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	// en esta interrupcin provocada por la llegada de los datos de I2C sacamos los
	// datos en crudo de las aceleraciones y giros para procesarlos y calcular el PID
	// Al procesar el PID inmediatamente despus de que el DMA termina de recibir los
//	   datos (HAL_I2C_MemRxCpltCallback), garantizs que el clculo se hace con los datos
//	   ms frescos posibles.
    if (hi2c->Instance == I2C1) {
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4aa9      	ldr	r2, [pc, #676]	@ (80014e4 <HAL_I2C_MemRxCpltCallback+0x2b4>)
 800123e:	4293      	cmp	r3, r2
 8001240:	f040 814c 	bne.w	80014dc <HAL_I2C_MemRxCpltCallback+0x2ac>
        // RECIN AC los datos en mpu_data son vlidos y nuevos
    	int16_t ax = (int16_t)(mpu_data[0] << 8 | mpu_data[1]);
 8001244:	4ba8      	ldr	r3, [pc, #672]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b21b      	sxth	r3, r3
 800124a:	021b      	lsls	r3, r3, #8
 800124c:	b21a      	sxth	r2, r3
 800124e:	4ba6      	ldr	r3, [pc, #664]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001250:	785b      	ldrb	r3, [r3, #1]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		int16_t ay = (int16_t)(mpu_data[2] << 8 | mpu_data[3]); // Nuevo: Accel Y
 8001258:	4ba3      	ldr	r3, [pc, #652]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800125a:	789b      	ldrb	r3, [r3, #2]
 800125c:	b21b      	sxth	r3, r3
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	4ba1      	ldr	r3, [pc, #644]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001264:	78db      	ldrb	r3, [r3, #3]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		int16_t az = (int16_t)(mpu_data[4] << 8 | mpu_data[5]);
 800126c:	4b9e      	ldr	r3, [pc, #632]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800126e:	791b      	ldrb	r3, [r3, #4]
 8001270:	b21b      	sxth	r3, r3
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	b21a      	sxth	r2, r3
 8001276:	4b9c      	ldr	r3, [pc, #624]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001278:	795b      	ldrb	r3, [r3, #5]
 800127a:	b21b      	sxth	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	857b      	strh	r3, [r7, #42]	@ 0x2a

		int16_t gx = (int16_t)(mpu_data[8] << 8 | mpu_data[9]);   // Nuevo: Gyro X (Roll)
 8001280:	4b99      	ldr	r3, [pc, #612]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001282:	7a1b      	ldrb	r3, [r3, #8]
 8001284:	b21b      	sxth	r3, r3
 8001286:	021b      	lsls	r3, r3, #8
 8001288:	b21a      	sxth	r2, r3
 800128a:	4b97      	ldr	r3, [pc, #604]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800128c:	7a5b      	ldrb	r3, [r3, #9]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	853b      	strh	r3, [r7, #40]	@ 0x28
		int16_t gy = (int16_t)(mpu_data[10] << 8 | mpu_data[11]); // Gyro Y (Pitch)
 8001294:	4b94      	ldr	r3, [pc, #592]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001296:	7a9b      	ldrb	r3, [r3, #10]
 8001298:	b21b      	sxth	r3, r3
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21a      	sxth	r2, r3
 800129e:	4b92      	ldr	r3, [pc, #584]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012a0:	7adb      	ldrb	r3, [r3, #11]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
		int16_t gz = (int16_t)(mpu_data[12] << 8 | mpu_data[13]); // Nuevo: Gyro Z (Yaw)
 80012a8:	4b8f      	ldr	r3, [pc, #572]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012aa:	7b1b      	ldrb	r3, [r3, #12]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b8d      	ldr	r3, [pc, #564]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012b4:	7b5b      	ldrb	r3, [r3, #13]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
        accelx = ax;
 80012bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80012be:	4b8b      	ldr	r3, [pc, #556]	@ (80014ec <HAL_I2C_MemRxCpltCallback+0x2bc>)
 80012c0:	801a      	strh	r2, [r3, #0]
        accely = ay;
 80012c2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80012c4:	4b8a      	ldr	r3, [pc, #552]	@ (80014f0 <HAL_I2C_MemRxCpltCallback+0x2c0>)
 80012c6:	801a      	strh	r2, [r3, #0]
        accelz = az;
 80012c8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80012ca:	4b8a      	ldr	r3, [pc, #552]	@ (80014f4 <HAL_I2C_MemRxCpltCallback+0x2c4>)
 80012cc:	801a      	strh	r2, [r3, #0]
        giro 	= (float)gy / 65.5f;
 80012ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012da:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 80012de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e2:	4b86      	ldr	r3, [pc, #536]	@ (80014fc <HAL_I2C_MemRxCpltCallback+0x2cc>)
 80012e4:	edc3 7a00 	vstr	s15, [r3]
        giro_z 	= (float)gz / 65.5f;
 80012e8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	eddf 6a80 	vldr	s13, [pc, #512]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 80012f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fc:	4b80      	ldr	r3, [pc, #512]	@ (8001500 <HAL_I2C_MemRxCpltCallback+0x2d0>)
 80012fe:	edc3 7a00 	vstr	s15, [r3]
        angle_y = (float)gx / 65.5f;
 8001302:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130e:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 8001312:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001316:	4b7b      	ldr	r3, [pc, #492]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 8001318:	edc3 7a00 	vstr	s15, [r3]

        float gyro_rate = ((float)gy / 65.5f) - gyro_bias;
 800131c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001328:	eddf 6a73 	vldr	s13, [pc, #460]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 800132c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001330:	4b75      	ldr	r3, [pc, #468]	@ (8001508 <HAL_I2C_MemRxCpltCallback+0x2d8>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800133a:	edc7 7a08 	vstr	s15, [r7, #32]
//        giro = (float)gy / 131.0f; // Ejemplo de escala para 250dps
//        float gyro_rate = ((float)gy / 131.0f) - gyro_bias;
	   float accel_angle = atan2f((float)ax, (float)az) * 57.2957f;
 800133e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800134e:	ee07 3a10 	vmov	s14, r3
 8001352:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001356:	eef0 0a47 	vmov.f32	s1, s14
 800135a:	eeb0 0a67 	vmov.f32	s0, s15
 800135e:	f00e ff93 	bl	8010288 <atan2f>
 8001362:	eef0 7a40 	vmov.f32	s15, s0
 8001366:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800150c <HAL_I2C_MemRxCpltCallback+0x2dc>
 800136a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136e:	edc7 7a07 	vstr	s15, [r7, #28]
	   //angle_y = alpha * (angle_y + gyro_rate * 0.01f) + (1.0f - alpha) * accel_angle;
	   angle_y = alpha * (angle_y + gyro_rate * 0.005f) + (1.0f - alpha) * accel_angle;
 8001372:	edd7 7a08 	vldr	s15, [r7, #32]
 8001376:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 800137a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800137e:	4b61      	ldr	r3, [pc, #388]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001388:	4b62      	ldr	r3, [pc, #392]	@ (8001514 <HAL_I2C_MemRxCpltCallback+0x2e4>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001392:	4b60      	ldr	r3, [pc, #384]	@ (8001514 <HAL_I2C_MemRxCpltCallback+0x2e4>)
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800139c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	4b55      	ldr	r3, [pc, #340]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 80013ae:	edc3 7a00 	vstr	s15, [r3]

	   float error = angle_y - setpoint;
 80013b2:	4b54      	ldr	r3, [pc, #336]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 80013b4:	ed93 7a00 	vldr	s14, [r3]
 80013b8:	4b57      	ldr	r3, [pc, #348]	@ (8001518 <HAL_I2C_MemRxCpltCallback+0x2e8>)
 80013ba:	edd3 7a00 	vldr	s15, [r3]
 80013be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c2:	edc7 7a06 	vstr	s15, [r7, #24]
	   float P = Kp * error;
 80013c6:	4b55      	ldr	r3, [pc, #340]	@ (800151c <HAL_I2C_MemRxCpltCallback+0x2ec>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a05 	vstr	s15, [r7, #20]
	   //integral += error * 0.01f;
	   integral += error * 0.005f;
 80013d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80013dc:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 80013e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013f0:	edc3 7a00 	vstr	s15, [r3]
	   if(integral > 1000) integral = 1000;
 80013f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001524 <HAL_I2C_MemRxCpltCallback+0x2f4>
 80013fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001406:	dd03      	ble.n	8001410 <HAL_I2C_MemRxCpltCallback+0x1e0>
 8001408:	4b45      	ldr	r3, [pc, #276]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 800140a:	4a47      	ldr	r2, [pc, #284]	@ (8001528 <HAL_I2C_MemRxCpltCallback+0x2f8>)
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e00c      	b.n	800142a <HAL_I2C_MemRxCpltCallback+0x1fa>
	   else if(integral < -1000) integral = -1000;
 8001410:	4b43      	ldr	r3, [pc, #268]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800152c <HAL_I2C_MemRxCpltCallback+0x2fc>
 800141a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001422:	d502      	bpl.n	800142a <HAL_I2C_MemRxCpltCallback+0x1fa>
 8001424:	4b3e      	ldr	r3, [pc, #248]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 8001426:	4a42      	ldr	r2, [pc, #264]	@ (8001530 <HAL_I2C_MemRxCpltCallback+0x300>)
 8001428:	601a      	str	r2, [r3, #0]
	  // float D = Kd * (error - last_error) / 0.01f;
	   float D = Kd * (error - last_error) / 0.005f;
 800142a:	4b42      	ldr	r3, [pc, #264]	@ (8001534 <HAL_I2C_MemRxCpltCallback+0x304>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ed97 7a06 	vldr	s14, [r7, #24]
 8001434:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001438:	4b3f      	ldr	r3, [pc, #252]	@ (8001538 <HAL_I2C_MemRxCpltCallback+0x308>)
 800143a:	edd3 7a00 	vldr	s15, [r3]
 800143e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001442:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 8001446:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800144a:	edc7 7a04 	vstr	s15, [r7, #16]
	   last_error = error;
 800144e:	4a39      	ldr	r2, [pc, #228]	@ (8001534 <HAL_I2C_MemRxCpltCallback+0x304>)
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	6013      	str	r3, [r2, #0]
	   float output = P + (Ki * integral) + D;
 8001454:	4b39      	ldr	r3, [pc, #228]	@ (800153c <HAL_I2C_MemRxCpltCallback+0x30c>)
 8001456:	ed93 7a00 	vldr	s14, [r3]
 800145a:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001464:	edd7 7a05 	vldr	s15, [r7, #20]
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001474:	edc7 7a03 	vstr	s15, [r7, #12]
	   if (angle_y > 45.0f || angle_y < -45.0f) {
 8001478:	4b22      	ldr	r3, [pc, #136]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001540 <HAL_I2C_MemRxCpltCallback+0x310>
 8001482:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148a:	dc09      	bgt.n	80014a0 <HAL_I2C_MemRxCpltCallback+0x270>
 800148c:	4b1d      	ldr	r3, [pc, #116]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 800148e:	edd3 7a00 	vldr	s15, [r3]
 8001492:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001544 <HAL_I2C_MemRxCpltCallback+0x314>
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d508      	bpl.n	80014b2 <HAL_I2C_MemRxCpltCallback+0x282>
		   Robot_Drive(0, 0);
 80014a0:	2100      	movs	r1, #0
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff fd7e 	bl	8000fa4 <Robot_Drive>
		   integral = 0;
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
	   } else {
		   Robot_Drive((int16_t)output, (int16_t)output);
		   salida=output;
	   }
    }
}
 80014b0:	e014      	b.n	80014dc <HAL_I2C_MemRxCpltCallback+0x2ac>
		   Robot_Drive((int16_t)output, (int16_t)output);
 80014b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ba:	ee17 3a90 	vmov	r3, s15
 80014be:	b21b      	sxth	r3, r3
 80014c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c8:	ee17 2a90 	vmov	r2, s15
 80014cc:	b212      	sxth	r2, r2
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fd67 	bl	8000fa4 <Robot_Drive>
		   salida=output;
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_I2C_MemRxCpltCallback+0x318>)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	3730      	adds	r7, #48	@ 0x30
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40005400 	.word	0x40005400
 80014e8:	20000328 	.word	0x20000328
 80014ec:	20000348 	.word	0x20000348
 80014f0:	2000034a 	.word	0x2000034a
 80014f4:	2000034c 	.word	0x2000034c
 80014f8:	42830000 	.word	0x42830000
 80014fc:	2000033c 	.word	0x2000033c
 8001500:	20000340 	.word	0x20000340
 8001504:	20000324 	.word	0x20000324
 8001508:	20000338 	.word	0x20000338
 800150c:	42652ecc 	.word	0x42652ecc
 8001510:	3ba3d70a 	.word	0x3ba3d70a
 8001514:	20000010 	.word	0x20000010
 8001518:	20000320 	.word	0x20000320
 800151c:	20000004 	.word	0x20000004
 8001520:	20000318 	.word	0x20000318
 8001524:	447a0000 	.word	0x447a0000
 8001528:	447a0000 	.word	0x447a0000
 800152c:	c47a0000 	.word	0xc47a0000
 8001530:	c47a0000 	.word	0xc47a0000
 8001534:	2000031c 	.word	0x2000031c
 8001538:	2000000c 	.word	0x2000000c
 800153c:	20000008 	.word	0x20000008
 8001540:	42340000 	.word	0x42340000
 8001544:	c2340000 	.word	0xc2340000
 8001548:	20000344 	.word	0x20000344

0800154c <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a41      	ldr	r2, [pc, #260]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x118>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d17c      	bne.n	800165c <HAL_UARTEx_RxEventCallback+0x110>
    {
    	for (int i = 0; i < (Size - 6); i++)
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	e06c      	b.n	8001642 <HAL_UARTEx_RxEventCallback+0xf6>
    	        {
    	            if (rx_buffer_uart[i]   == 'U' && rx_buffer_uart[i+1] == 'N' &&
 8001568:	4a3f      	ldr	r2, [pc, #252]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	4413      	add	r3, r2
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b55      	cmp	r3, #85	@ 0x55
 8001572:	d163      	bne.n	800163c <HAL_UARTEx_RxEventCallback+0xf0>
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	3301      	adds	r3, #1
 8001578:	4a3b      	ldr	r2, [pc, #236]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 800157a:	5cd3      	ldrb	r3, [r2, r3]
 800157c:	2b4e      	cmp	r3, #78	@ 0x4e
 800157e:	d15d      	bne.n	800163c <HAL_UARTEx_RxEventCallback+0xf0>
    	                rx_buffer_uart[i+2] == 'E' && rx_buffer_uart[i+3] == 'R')
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	3302      	adds	r3, #2
 8001584:	4a38      	ldr	r2, [pc, #224]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001586:	5cd3      	ldrb	r3, [r2, r3]
    	            if (rx_buffer_uart[i]   == 'U' && rx_buffer_uart[i+1] == 'N' &&
 8001588:	2b45      	cmp	r3, #69	@ 0x45
 800158a:	d157      	bne.n	800163c <HAL_UARTEx_RxEventCallback+0xf0>
    	                rx_buffer_uart[i+2] == 'E' && rx_buffer_uart[i+3] == 'R')
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	3303      	adds	r3, #3
 8001590:	4a35      	ldr	r2, [pc, #212]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001592:	5cd3      	ldrb	r3, [r2, r3]
 8001594:	2b52      	cmp	r3, #82	@ 0x52
 8001596:	d151      	bne.n	800163c <HAL_UARTEx_RxEventCallback+0xf0>
    	            {
    	                uint8_t len   = rx_buffer_uart[i+4];
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	3304      	adds	r3, #4
 800159c:	4a32      	ldr	r2, [pc, #200]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	74fb      	strb	r3, [r7, #19]
    	                uint8_t token = rx_buffer_uart[i+5];
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3305      	adds	r3, #5
 80015a6:	4a30      	ldr	r2, [pc, #192]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 80015a8:	5cd3      	ldrb	r3, [r2, r3]
 80015aa:	74bb      	strb	r3, [r7, #18]
    	                uint8_t cmd   = rx_buffer_uart[i+6];
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	3306      	adds	r3, #6
 80015b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	747b      	strb	r3, [r7, #17]

    	                if (token != ':') continue;
 80015b6:	7cbb      	ldrb	r3, [r7, #18]
 80015b8:	2b3a      	cmp	r3, #58	@ 0x3a
 80015ba:	d13e      	bne.n	800163a <HAL_UARTEx_RxEventCallback+0xee>
    	                uint8_t pos_checksum = i + 5 + len;
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	7cfb      	ldrb	r3, [r7, #19]
 80015c2:	4413      	add	r3, r2
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	3305      	adds	r3, #5
 80015c8:	743b      	strb	r3, [r7, #16]
    	                if (pos_checksum >= Size) break; // Evitar desbordamiento si el paquete lleg cortado
 80015ca:	7c3b      	ldrb	r3, [r7, #16]
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d93c      	bls.n	800164e <HAL_UARTEx_RxEventCallback+0x102>

    	                uint8_t checksum_recibido = rx_buffer_uart[pos_checksum];
 80015d4:	7c3b      	ldrb	r3, [r7, #16]
 80015d6:	4a24      	ldr	r2, [pc, #144]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 80015d8:	5cd3      	ldrb	r3, [r2, r3]
 80015da:	73fb      	strb	r3, [r7, #15]
    	                uint8_t checksum_calc = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	76fb      	strb	r3, [r7, #27]

    	                // XOR de todo desde UNER hasta antes del checksum
    	                for(int k = i; k < pos_checksum; k++){
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	617b      	str	r3, [r7, #20]
 80015e4:	e009      	b.n	80015fa <HAL_UARTEx_RxEventCallback+0xae>
    	                    checksum_calc ^= rx_buffer_uart[k];
 80015e6:	4a20      	ldr	r2, [pc, #128]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	4413      	add	r3, r2
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	7efb      	ldrb	r3, [r7, #27]
 80015f0:	4053      	eors	r3, r2
 80015f2:	76fb      	strb	r3, [r7, #27]
    	                for(int k = i; k < pos_checksum; k++){
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3301      	adds	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	7c3b      	ldrb	r3, [r7, #16]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	429a      	cmp	r2, r3
 8001600:	dbf1      	blt.n	80015e6 <HAL_UARTEx_RxEventCallback+0x9a>
    	                }
    	                if (checksum_calc == checksum_recibido) {
 8001602:	7efa      	ldrb	r2, [r7, #27]
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	429a      	cmp	r2, r3
 8001608:	d118      	bne.n	800163c <HAL_UARTEx_RxEventCallback+0xf0>
    	                    uint8_t *payload_ptr = &rx_buffer_uart[i+7];
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3307      	adds	r3, #7
 800160e:	4a16      	ldr	r2, [pc, #88]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001610:	4413      	add	r3, r2
 8001612:	60bb      	str	r3, [r7, #8]

    	                    switch(cmd) {
 8001614:	7c7b      	ldrb	r3, [r7, #17]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d007      	beq.n	800162a <HAL_UARTEx_RxEventCallback+0xde>
 800161a:	2b02      	cmp	r3, #2
 800161c:	d106      	bne.n	800162c <HAL_UARTEx_RxEventCallback+0xe0>
    	                        case CMD_SET_HB:
    	                             delayHB = payload_ptr[0];
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	461a      	mov	r2, r3
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <HAL_UARTEx_RxEventCallback+0x120>)
 8001626:	801a      	strh	r2, [r3, #0]
    	                            break;
 8001628:	e000      	b.n	800162c <HAL_UARTEx_RxEventCallback+0xe0>
    	                        // Aqu irs agregando tus otros casos
    	                        case CMD_ALIVE:
    	                             break;
 800162a:	bf00      	nop
    	                    }
    	                    // Limpiamos buffer para no reprocesar
    	                    memset(rx_buffer_uart, 0, Size);
 800162c:	887b      	ldrh	r3, [r7, #2]
 800162e:	461a      	mov	r2, r3
 8001630:	2100      	movs	r1, #0
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001634:	f00c ff4d 	bl	800e4d2 <memset>
    	                    break; // Salimos del for
 8001638:	e00a      	b.n	8001650 <HAL_UARTEx_RxEventCallback+0x104>
    	                if (token != ':') continue;
 800163a:	bf00      	nop
    	for (int i = 0; i < (Size - 6); i++)
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	3301      	adds	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	887b      	ldrh	r3, [r7, #2]
 8001644:	3b06      	subs	r3, #6
 8001646:	69fa      	ldr	r2, [r7, #28]
 8001648:	429a      	cmp	r2, r3
 800164a:	db8d      	blt.n	8001568 <HAL_UARTEx_RxEventCallback+0x1c>
 800164c:	e000      	b.n	8001650 <HAL_UARTEx_RxEventCallback+0x104>
    	                if (pos_checksum >= Size) break; // Evitar desbordamiento si el paquete lleg cortado
 800164e:	bf00      	nop
    	                }
    	            }
    	        }
    	        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8001650:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001654:	4904      	ldr	r1, [pc, #16]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001656:	4806      	ldr	r0, [pc, #24]	@ (8001670 <HAL_UARTEx_RxEventCallback+0x124>)
 8001658:	f006 fdb8 	bl	80081cc <HAL_UARTEx_ReceiveToIdle_DMA>
    	    }
}
 800165c:	bf00      	nop
 800165e:	3720      	adds	r7, #32
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40011000 	.word	0x40011000
 8001668:	20000380 	.word	0x20000380
 800166c:	20000014 	.word	0x20000014
 8001670:	2000060c 	.word	0x2000060c

08001674 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    // Si hubo ruido o error de trama (comn al arrancar el ESP)
    if (huart->Instance == USART1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a06      	ldr	r2, [pc, #24]	@ (800169c <HAL_UART_ErrorCallback+0x28>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d105      	bne.n	8001692 <HAL_UART_ErrorCallback+0x1e>
    {

        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8001686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800168a:	4905      	ldr	r1, [pc, #20]	@ (80016a0 <HAL_UART_ErrorCallback+0x2c>)
 800168c:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <HAL_UART_ErrorCallback+0x30>)
 800168e:	f006 fd9d 	bl	80081cc <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40011000 	.word	0x40011000
 80016a0:	20000380 	.word	0x20000380
 80016a4:	2000060c 	.word	0x2000060c

080016a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016aa:	b09b      	sub	sp, #108	@ 0x6c
 80016ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ae:	f001 f95b 	bl	8002968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b2:	f000 f961 	bl	8001978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b6:	f000 fb7b 	bl	8001db0 <MX_GPIO_Init>
  MX_DMA_Init();
 80016ba:	f000 fb3b 	bl	8001d34 <MX_DMA_Init>
  MX_TIM3_Init();
 80016be:	f000 fa67 	bl	8001b90 <MX_TIM3_Init>
  MX_I2C1_Init();
 80016c2:	f000 f9c1 	bl	8001a48 <MX_I2C1_Init>
  MX_TIM2_Init();
 80016c6:	f000 f9ed 	bl	8001aa4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80016ca:	f00b f9df 	bl	800ca8c <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 80016ce:	f000 fab9 	bl	8001c44 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80016d2:	f000 fb05 	bl	8001ce0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
    uint8_t mpu_wake = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x6B, 1, &mpu_wake, 1, 100);
 80016dc:	2364      	movs	r3, #100	@ 0x64
 80016de:	9302      	str	r3, [sp, #8]
 80016e0:	2301      	movs	r3, #1
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	f107 034f 	add.w	r3, r7, #79	@ 0x4f
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	2301      	movs	r3, #1
 80016ec:	226b      	movs	r2, #107	@ 0x6b
 80016ee:	21d0      	movs	r1, #208	@ 0xd0
 80016f0:	488e      	ldr	r0, [pc, #568]	@ (800192c <main+0x284>)
 80016f2:	f002 fae9 	bl	8003cc8 <HAL_I2C_Mem_Write>
    if (SSD1306_Init() != 1) { // OJO: Verific si tu librera devuelve 1 o 0 en xito
 80016f6:	f000 fbed 	bl	8001ed4 <SSD1306_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d001      	beq.n	8001704 <main+0x5c>
        Error_Handler();
 8001700:	f000 fbe2 	bl	8001ec8 <Error_Handler>
    }
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001704:	2000      	movs	r0, #0
 8001706:	f000 fcd7 	bl	80020b8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800170a:	f000 fca7 	bl	800205c <SSD1306_UpdateScreen>
    HAL_TIM_Base_Start_IT(&htim4);
 800170e:	4888      	ldr	r0, [pc, #544]	@ (8001930 <main+0x288>)
 8001710:	f005 fd38 	bl	8007184 <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001714:	2100      	movs	r1, #0
 8001716:	4887      	ldr	r0, [pc, #540]	@ (8001934 <main+0x28c>)
 8001718:	f005 fde6 	bl	80072e8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800171c:	2104      	movs	r1, #4
 800171e:	4886      	ldr	r0, [pc, #536]	@ (8001938 <main+0x290>)
 8001720:	f005 fde2 	bl	80072e8 <HAL_TIM_PWM_Start>
    HAL_Delay(2000);
 8001724:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001728:	f001 f990 	bl	8002a4c <HAL_Delay>
    MPU6050_Calibrate();
 800172c:	f7ff fcf0 	bl	8001110 <MPU6050_Calibrate>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8001730:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001734:	4981      	ldr	r1, [pc, #516]	@ (800193c <main+0x294>)
 8001736:	4882      	ldr	r0, [pc, #520]	@ (8001940 <main+0x298>)
 8001738:	f006 fd48 	bl	80081cc <HAL_UARTEx_ReceiveToIdle_DMA>
    // Setea el pin en ALTO (3.3V)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800173c:	2201      	movs	r2, #1
 800173e:	2104      	movs	r1, #4
 8001740:	4880      	ldr	r0, [pc, #512]	@ (8001944 <main+0x29c>)
 8001742:	f002 f84b 	bl	80037dc <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (HAL_GetTick() - lastTime0 > 50) {
 8001746:	f001 f975 	bl	8002a34 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	4b7e      	ldr	r3, [pc, #504]	@ (8001948 <main+0x2a0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b32      	cmp	r3, #50	@ 0x32
 8001754:	d907      	bls.n	8001766 <main+0xbe>
		// Este if solo puede utilizarse para actualizar datos para mostrar por pantalla y
		// no para calcular nada por que no es confiable
	   lastTime0 = HAL_GetTick();
 8001756:	f001 f96d 	bl	8002a34 <HAL_GetTick>
 800175a:	4603      	mov	r3, r0
 800175c:	4a7a      	ldr	r2, [pc, #488]	@ (8001948 <main+0x2a0>)
 800175e:	6013      	str	r3, [r2, #0]
	   flagSendUNER=1;
 8001760:	4b7a      	ldr	r3, [pc, #488]	@ (800194c <main+0x2a4>)
 8001762:	2201      	movs	r2, #1
 8001764:	701a      	strb	r2, [r3, #0]
	   //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	   //uint8_t msg_buffer[12] = "HOLA MUNDO!!";
	   //HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&msg_buffer, sizeof(msg_buffer));
	   }

	if(flagDisplay){
 8001766:	4b7a      	ldr	r3, [pc, #488]	@ (8001950 <main+0x2a8>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d002      	beq.n	8001776 <main+0xce>
		flagDisplay=0;
 8001770:	4b77      	ldr	r3, [pc, #476]	@ (8001950 <main+0x2a8>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
//		SSD1306_GotoXY(2, 15); // [cite: 36]
//		sprintf(msg, "OUT:%.2f", salida);
//		SSD1306_Puts(msg, &Font_7x10, SSD1306_COLOR_WHITE); // [cite: 40]
//		SSD1306_UpdateScreen(); // Fundamental para que se vea el cambio [cite: 26]
	}
	if (flagSendUNER) {
 8001776:	4b75      	ldr	r3, [pc, #468]	@ (800194c <main+0x2a4>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0e3      	beq.n	8001746 <main+0x9e>
			flagSendUNER=0;
 800177e:	4b73      	ldr	r3, [pc, #460]	@ (800194c <main+0x2a4>)
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]
	        // Actualizamos los datos de la unin con los valores calculados
	        telemetria.data.acc_x = accelx;
 8001784:	4b73      	ldr	r3, [pc, #460]	@ (8001954 <main+0x2ac>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	b29b      	uxth	r3, r3
 800178a:	b21a      	sxth	r2, r3
 800178c:	4b72      	ldr	r3, [pc, #456]	@ (8001958 <main+0x2b0>)
 800178e:	801a      	strh	r2, [r3, #0]
	        telemetria.data.acc_y = accely;
 8001790:	4b72      	ldr	r3, [pc, #456]	@ (800195c <main+0x2b4>)
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	b29b      	uxth	r3, r3
 8001796:	b21a      	sxth	r2, r3
 8001798:	4b6f      	ldr	r3, [pc, #444]	@ (8001958 <main+0x2b0>)
 800179a:	805a      	strh	r2, [r3, #2]
	        telemetria.data.acc_z = accelz;
 800179c:	4b70      	ldr	r3, [pc, #448]	@ (8001960 <main+0x2b8>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001958 <main+0x2b0>)
 80017a6:	809a      	strh	r2, [r3, #4]
	        telemetria.data.gyro_pitch = (int16_t)giro;
 80017a8:	4b6e      	ldr	r3, [pc, #440]	@ (8001964 <main+0x2bc>)
 80017aa:	edd3 7a00 	vldr	s15, [r3]
 80017ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b2:	ee17 3a90 	vmov	r3, s15
 80017b6:	b21a      	sxth	r2, r3
 80017b8:	4b67      	ldr	r3, [pc, #412]	@ (8001958 <main+0x2b0>)
 80017ba:	80da      	strh	r2, [r3, #6]
	        telemetria.data.gyro_yaw = (int16_t)giro_z;
 80017bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001968 <main+0x2c0>)
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c6:	ee17 3a90 	vmov	r3, s15
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	4b62      	ldr	r3, [pc, #392]	@ (8001958 <main+0x2b0>)
 80017ce:	811a      	strh	r2, [r3, #8]
	        telemetria.data.pitch_angle = angle_y;
 80017d0:	4b66      	ldr	r3, [pc, #408]	@ (800196c <main+0x2c4>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b60      	ldr	r3, [pc, #384]	@ (8001958 <main+0x2b0>)
 80017d6:	f8c3 200a 	str.w	r2, [r3, #10]
	        telemetria.data.pos_x = 3;
 80017da:	4b5f      	ldr	r3, [pc, #380]	@ (8001958 <main+0x2b0>)
 80017dc:	4a64      	ldr	r2, [pc, #400]	@ (8001970 <main+0x2c8>)
 80017de:	f8c3 200e 	str.w	r2, [r3, #14]
	        telemetria.data.pos_y = 2;
 80017e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001958 <main+0x2b0>)
 80017e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017e8:	f8c3 2012 	str.w	r2, [r3, #18]
	        telemetria.data.velocidad = 1;
 80017ec:	4b5a      	ldr	r3, [pc, #360]	@ (8001958 <main+0x2b0>)
 80017ee:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017f2:	f8c3 2016 	str.w	r2, [r3, #22]
	        telemetria.data.modo = 0;
 80017f6:	4b58      	ldr	r3, [pc, #352]	@ (8001958 <main+0x2b0>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	769a      	strb	r2, [r3, #26]
	        telemetria.data.IR[0] = 100;
 80017fc:	4b56      	ldr	r3, [pc, #344]	@ (8001958 <main+0x2b0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	f042 0264 	orr.w	r2, r2, #100	@ 0x64
 8001804:	76da      	strb	r2, [r3, #27]
 8001806:	2200      	movs	r2, #0
 8001808:	771a      	strb	r2, [r3, #28]
	        telemetria.data.IR[1] = 200;
 800180a:	4b53      	ldr	r3, [pc, #332]	@ (8001958 <main+0x2b0>)
 800180c:	2200      	movs	r2, #0
 800180e:	f062 0237 	orn	r2, r2, #55	@ 0x37
 8001812:	775a      	strb	r2, [r3, #29]
 8001814:	2200      	movs	r2, #0
 8001816:	779a      	strb	r2, [r3, #30]
	        telemetria.data.IR[2] = 300;
 8001818:	4b4f      	ldr	r3, [pc, #316]	@ (8001958 <main+0x2b0>)
 800181a:	2200      	movs	r2, #0
 800181c:	f042 022c 	orr.w	r2, r2, #44	@ 0x2c
 8001820:	77da      	strb	r2, [r3, #31]
 8001822:	2200      	movs	r2, #0
 8001824:	f042 0201 	orr.w	r2, r2, #1
 8001828:	f883 2020 	strb.w	r2, [r3, #32]
	        telemetria.data.IR[3] = 400;
 800182c:	4b4a      	ldr	r3, [pc, #296]	@ (8001958 <main+0x2b0>)
 800182e:	2200      	movs	r2, #0
 8001830:	f062 026f 	orn	r2, r2, #111	@ 0x6f
 8001834:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001838:	2200      	movs	r2, #0
 800183a:	f042 0201 	orr.w	r2, r2, #1
 800183e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	        telemetria.data.IR[4] = 500;
 8001842:	4b45      	ldr	r3, [pc, #276]	@ (8001958 <main+0x2b0>)
 8001844:	2200      	movs	r2, #0
 8001846:	f062 020b 	orn	r2, r2, #11
 800184a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
 800184e:	2200      	movs	r2, #0
 8001850:	f042 0201 	orr.w	r2, r2, #1
 8001854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	        telemetria.data.IR[5] = 600;
 8001858:	4b3f      	ldr	r3, [pc, #252]	@ (8001958 <main+0x2b0>)
 800185a:	2200      	movs	r2, #0
 800185c:	f042 0258 	orr.w	r2, r2, #88	@ 0x58
 8001860:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 8001864:	2200      	movs	r2, #0
 8001866:	f042 0202 	orr.w	r2, r2, #2
 800186a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	        telemetria.data.IR[6] = 700;
 800186e:	4b3a      	ldr	r3, [pc, #232]	@ (8001958 <main+0x2b0>)
 8001870:	2200      	movs	r2, #0
 8001872:	f062 0243 	orn	r2, r2, #67	@ 0x43
 8001876:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
 800187a:	2200      	movs	r2, #0
 800187c:	f042 0202 	orr.w	r2, r2, #2
 8001880:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        telemetria.data.IR[7] = 800;
 8001884:	4b34      	ldr	r3, [pc, #208]	@ (8001958 <main+0x2b0>)
 8001886:	2200      	movs	r2, #0
 8001888:	f042 0220 	orr.w	r2, r2, #32
 800188c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8001890:	2200      	movs	r2, #0
 8001892:	f042 0203 	orr.w	r2, r2, #3
 8001896:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	        telemetria.data.infoAdicional=0;
 800189a:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <main+0x2b0>)
 800189c:	2200      	movs	r2, #0
 800189e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	        uint8_t frame[52]; 							// 4(UNER) + 1(LEN) + 1(TOKEN) + 1(CMD) + 27(PAYLOAD) + 1(CHK)
	        memcpy(&frame[0], "UNER", 4);    			// Header
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	2204      	movs	r2, #4
 80018a6:	4933      	ldr	r1, [pc, #204]	@ (8001974 <main+0x2cc>)
 80018a8:	4618      	mov	r0, r3
 80018aa:	f00c fea0 	bl	800e5ee <memcpy>
	        frame[4] = 46;                  			// Length (CMD + Payload + CHK)
 80018ae:	232e      	movs	r3, #46	@ 0x2e
 80018b0:	723b      	strb	r3, [r7, #8]
	        frame[5] = 0xFD;                			// TOKEN (ejemplo de constante de fin cabecera)
 80018b2:	23fd      	movs	r3, #253	@ 0xfd
 80018b4:	727b      	strb	r3, [r7, #9]
	        frame[6] = 0x01;                			// CMD: 0x01 = Telemetra
 80018b6:	2301      	movs	r3, #1
 80018b8:	72bb      	strb	r3, [r7, #10]
	        memcpy(&frame[7], telemetria.buffer, 44); 	// Payload
 80018ba:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <main+0x2b0>)
 80018bc:	461c      	mov	r4, r3
 80018be:	f107 0c0b 	add.w	ip, r7, #11
 80018c2:	f104 0e20 	add.w	lr, r4, #32
 80018c6:	4665      	mov	r5, ip
 80018c8:	4626      	mov	r6, r4
 80018ca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80018cc:	6028      	str	r0, [r5, #0]
 80018ce:	6069      	str	r1, [r5, #4]
 80018d0:	60aa      	str	r2, [r5, #8]
 80018d2:	60eb      	str	r3, [r5, #12]
 80018d4:	3410      	adds	r4, #16
 80018d6:	f10c 0c10 	add.w	ip, ip, #16
 80018da:	4574      	cmp	r4, lr
 80018dc:	d1f3      	bne.n	80018c6 <main+0x21e>
 80018de:	4665      	mov	r5, ip
 80018e0:	4623      	mov	r3, r4
 80018e2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80018e4:	6028      	str	r0, [r5, #0]
 80018e6:	6069      	str	r1, [r5, #4]
 80018e8:	60aa      	str	r2, [r5, #8]
	        // 3. Clculo del Checksum XOR
	        uint8_t checksum = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	        for (int i = 0; i < 51; i++) { // calculamos el checksu,
 80018f0:	2300      	movs	r3, #0
 80018f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80018f4:	e00b      	b.n	800190e <main+0x266>
	            checksum ^= frame[i];
 80018f6:	1d3a      	adds	r2, r7, #4
 80018f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018fa:	4413      	add	r3, r2
 80018fc:	781a      	ldrb	r2, [r3, #0]
 80018fe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001902:	4053      	eors	r3, r2
 8001904:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	        for (int i = 0; i < 51; i++) { // calculamos el checksu,
 8001908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800190a:	3301      	adds	r3, #1
 800190c:	653b      	str	r3, [r7, #80]	@ 0x50
 800190e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001910:	2b32      	cmp	r3, #50	@ 0x32
 8001912:	ddf0      	ble.n	80018f6 <main+0x24e>
	        }
	        frame[51] = checksum;           // agregamos Checksum
 8001914:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001918:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        HAL_UART_Transmit_DMA(&huart1, frame, 52);// enviamos los datos al ESP01 via UART con DMA
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	2234      	movs	r2, #52	@ 0x34
 8001920:	4619      	mov	r1, r3
 8001922:	4807      	ldr	r0, [pc, #28]	@ (8001940 <main+0x298>)
 8001924:	f006 fbd6 	bl	80080d4 <HAL_UART_Transmit_DMA>
	if (HAL_GetTick() - lastTime0 > 50) {
 8001928:	e70d      	b.n	8001746 <main+0x9e>
 800192a:	bf00      	nop
 800192c:	20000480 	.word	0x20000480
 8001930:	200005c4 	.word	0x200005c4
 8001934:	2000057c 	.word	0x2000057c
 8001938:	20000534 	.word	0x20000534
 800193c:	20000380 	.word	0x20000380
 8001940:	2000060c 	.word	0x2000060c
 8001944:	40020400 	.word	0x40020400
 8001948:	20000350 	.word	0x20000350
 800194c:	200002f9 	.word	0x200002f9
 8001950:	200002f8 	.word	0x200002f8
 8001954:	20000348 	.word	0x20000348
 8001958:	20000354 	.word	0x20000354
 800195c:	2000034a 	.word	0x2000034a
 8001960:	2000034c 	.word	0x2000034c
 8001964:	2000033c 	.word	0x2000033c
 8001968:	20000340 	.word	0x20000340
 800196c:	20000324 	.word	0x20000324
 8001970:	40400000 	.word	0x40400000
 8001974:	080105a0 	.word	0x080105a0

08001978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b094      	sub	sp, #80	@ 0x50
 800197c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	2230      	movs	r2, #48	@ 0x30
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f00c fda3 	bl	800e4d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	4b27      	ldr	r3, [pc, #156]	@ (8001a40 <SystemClock_Config+0xc8>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a4:	4a26      	ldr	r2, [pc, #152]	@ (8001a40 <SystemClock_Config+0xc8>)
 80019a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ac:	4b24      	ldr	r3, [pc, #144]	@ (8001a40 <SystemClock_Config+0xc8>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <SystemClock_Config+0xcc>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a20      	ldr	r2, [pc, #128]	@ (8001a44 <SystemClock_Config+0xcc>)
 80019c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a44 <SystemClock_Config+0xcc>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019d4:	2301      	movs	r3, #1
 80019d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019de:	2302      	movs	r3, #2
 80019e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80019e8:	2319      	movs	r3, #25
 80019ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80019ec:	2390      	movs	r3, #144	@ 0x90
 80019ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80019f4:	2303      	movs	r3, #3
 80019f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f8:	f107 0320 	add.w	r3, r7, #32
 80019fc:	4618      	mov	r0, r3
 80019fe:	f004 ff19 	bl	8006834 <HAL_RCC_OscConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a08:	f000 fa5e 	bl	8001ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a10:	2302      	movs	r3, #2
 8001a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	2102      	movs	r1, #2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f005 f97b 	bl	8006d24 <HAL_RCC_ClockConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a34:	f000 fa48 	bl	8001ec8 <Error_Handler>
  }
}
 8001a38:	bf00      	nop
 8001a3a:	3750      	adds	r7, #80	@ 0x50
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40007000 	.word	0x40007000

08001a48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a4c:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a4e:	4a13      	ldr	r2, [pc, #76]	@ (8001a9c <MX_I2C1_Init+0x54>)
 8001a50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a52:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <MX_I2C1_Init+0x58>)
 8001a56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a78:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a84:	4804      	ldr	r0, [pc, #16]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a86:	f001 fedd 	bl	8003844 <HAL_I2C_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a90:	f000 fa1a 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000480 	.word	0x20000480
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	00061a80 	.word	0x00061a80

08001aa4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08e      	sub	sp, #56	@ 0x38
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab8:	f107 0320 	add.w	r3, r7, #32
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
 8001ad0:	615a      	str	r2, [r3, #20]
 8001ad2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ad4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001ad6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ada:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3599;
 8001ae8:	4b28      	ldr	r3, [pc, #160]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001aea:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001aee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af0:	4b26      	ldr	r3, [pc, #152]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af6:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001afc:	4823      	ldr	r0, [pc, #140]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001afe:	f005 faf1 	bl	80070e4 <HAL_TIM_Base_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b08:	f000 f9de 	bl	8001ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b16:	4619      	mov	r1, r3
 8001b18:	481c      	ldr	r0, [pc, #112]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001b1a:	f005 fe47 	bl	80077ac <HAL_TIM_ConfigClockSource>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b24:	f000 f9d0 	bl	8001ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b28:	4818      	ldr	r0, [pc, #96]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001b2a:	f005 fb8d 	bl	8007248 <HAL_TIM_PWM_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b34:	f000 f9c8 	bl	8001ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b40:	f107 0320 	add.w	r3, r7, #32
 8001b44:	4619      	mov	r1, r3
 8001b46:	4811      	ldr	r0, [pc, #68]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001b48:	f006 f9f2 	bl	8007f30 <HAL_TIMEx_MasterConfigSynchronization>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b52:	f000 f9b9 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b56:	2360      	movs	r3, #96	@ 0x60
 8001b58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	2204      	movs	r2, #4
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4807      	ldr	r0, [pc, #28]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001b6e:	f005 fd5b 	bl	8007628 <HAL_TIM_PWM_ConfigChannel>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b78:	f000 f9a6 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b7c:	4803      	ldr	r0, [pc, #12]	@ (8001b8c <MX_TIM2_Init+0xe8>)
 8001b7e:	f000 fc5d 	bl	800243c <HAL_TIM_MspPostInit>

}
 8001b82:	bf00      	nop
 8001b84:	3738      	adds	r7, #56	@ 0x38
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000534 	.word	0x20000534

08001b90 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b96:	f107 0320 	add.w	r3, r7, #32
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bb2:	4b22      	ldr	r3, [pc, #136]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bb4:	4a22      	ldr	r2, [pc, #136]	@ (8001c40 <MX_TIM3_Init+0xb0>)
 8001bb6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bb8:	4b20      	ldr	r3, [pc, #128]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3599;
 8001bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bc6:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001bca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bd8:	4818      	ldr	r0, [pc, #96]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bda:	f005 fb35 	bl	8007248 <HAL_TIM_PWM_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001be4:	f000 f970 	bl	8001ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bf0:	f107 0320 	add.w	r3, r7, #32
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4811      	ldr	r0, [pc, #68]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001bf8:	f006 f99a 	bl	8007f30 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c02:	f000 f961 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c06:	2360      	movs	r3, #96	@ 0x60
 8001c08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	2200      	movs	r2, #0
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4807      	ldr	r0, [pc, #28]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001c1e:	f005 fd03 	bl	8007628 <HAL_TIM_PWM_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c28:	f000 f94e 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c2c:	4803      	ldr	r0, [pc, #12]	@ (8001c3c <MX_TIM3_Init+0xac>)
 8001c2e:	f000 fc05 	bl	800243c <HAL_TIM_MspPostInit>

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2000057c 	.word	0x2000057c
 8001c40:	40000400 	.word	0x40000400

08001c44 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4a:	f107 0308 	add.w	r3, r7, #8
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c58:	463b      	mov	r3, r7
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c60:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c62:	4a1e      	ldr	r2, [pc, #120]	@ (8001cdc <MX_TIM4_Init+0x98>)
 8001c64:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c68:	2247      	movs	r2, #71	@ 0x47
 8001c6a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c78:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c7a:	4b17      	ldr	r3, [pc, #92]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c80:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c86:	4814      	ldr	r0, [pc, #80]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001c88:	f005 fa2c 	bl	80070e4 <HAL_TIM_Base_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001c92:	f000 f919 	bl	8001ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c9c:	f107 0308 	add.w	r3, r7, #8
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	480d      	ldr	r0, [pc, #52]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001ca4:	f005 fd82 	bl	80077ac <HAL_TIM_ConfigClockSource>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001cae:	f000 f90b 	bl	8001ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cba:	463b      	mov	r3, r7
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4806      	ldr	r0, [pc, #24]	@ (8001cd8 <MX_TIM4_Init+0x94>)
 8001cc0:	f006 f936 	bl	8007f30 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001cca:	f000 f8fd 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200005c4 	.word	0x200005c4
 8001cdc:	40000800 	.word	0x40000800

08001ce0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001ce6:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <MX_USART1_UART_Init+0x50>)
 8001ce8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001cec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d04:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001d06:	220c      	movs	r2, #12
 8001d08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d0a:	4b08      	ldr	r3, [pc, #32]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d10:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d16:	4805      	ldr	r0, [pc, #20]	@ (8001d2c <MX_USART1_UART_Init+0x4c>)
 8001d18:	f006 f98c 	bl	8008034 <HAL_UART_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d22:	f000 f8d1 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	2000060c 	.word	0x2000060c
 8001d30:	40011000 	.word	0x40011000

08001d34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
 8001d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	4a1a      	ldr	r2, [pc, #104]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d4a:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	603b      	str	r3, [r7, #0]
 8001d5a:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	4a13      	ldr	r2, [pc, #76]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d66:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <MX_DMA_Init+0x78>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2101      	movs	r1, #1
 8001d76:	200b      	movs	r0, #11
 8001d78:	f000 ff67 	bl	8002c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001d7c:	200b      	movs	r0, #11
 8001d7e:	f000 ff80 	bl	8002c82 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2100      	movs	r1, #0
 8001d86:	203a      	movs	r0, #58	@ 0x3a
 8001d88:	f000 ff5f 	bl	8002c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001d8c:	203a      	movs	r0, #58	@ 0x3a
 8001d8e:	f000 ff78 	bl	8002c82 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2100      	movs	r1, #0
 8001d96:	2046      	movs	r0, #70	@ 0x46
 8001d98:	f000 ff57 	bl	8002c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001d9c:	2046      	movs	r0, #70	@ 0x46
 8001d9e:	f000 ff70 	bl	8002c82 <HAL_NVIC_EnableIRQ>

}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800

08001db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08a      	sub	sp, #40	@ 0x28
 8001db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db6:	f107 0314 	add.w	r3, r7, #20
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
 8001dc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001dd0:	f043 0304 	orr.w	r3, r3, #4
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b38      	ldr	r3, [pc, #224]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0304 	and.w	r3, r3, #4
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b34      	ldr	r3, [pc, #208]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a33      	ldr	r2, [pc, #204]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b31      	ldr	r3, [pc, #196]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a2c      	ldr	r2, [pc, #176]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e08:	f043 0302 	orr.w	r3, r3, #2
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	4b26      	ldr	r3, [pc, #152]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a25      	ldr	r2, [pc, #148]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b23      	ldr	r3, [pc, #140]	@ (8001eb8 <MX_GPIO_Init+0x108>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e3c:	481f      	ldr	r0, [pc, #124]	@ (8001ebc <MX_GPIO_Init+0x10c>)
 8001e3e:	f001 fccd 	bl	80037dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|MOTB_IN1_Pin, GPIO_PIN_RESET);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2124      	movs	r1, #36	@ 0x24
 8001e46:	481e      	ldr	r0, [pc, #120]	@ (8001ec0 <MX_GPIO_Init+0x110>)
 8001e48:	f001 fcc8 	bl	80037dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10|MOTB_IN2_Pin, GPIO_PIN_RESET);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 8001e52:	481c      	ldr	r0, [pc, #112]	@ (8001ec4 <MX_GPIO_Init+0x114>)
 8001e54:	f001 fcc2 	bl	80037dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4812      	ldr	r0, [pc, #72]	@ (8001ebc <MX_GPIO_Init+0x10c>)
 8001e72:	f001 fb2f 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 MOTB_IN1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|MOTB_IN1_Pin;
 8001e76:	2324      	movs	r3, #36	@ 0x24
 8001e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <MX_GPIO_Init+0x110>)
 8001e8e:	f001 fb21 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 MOTB_IN2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|MOTB_IN2_Pin;
 8001e92:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 8001e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4806      	ldr	r0, [pc, #24]	@ (8001ec4 <MX_GPIO_Init+0x114>)
 8001eac:	f001 fb12 	bl	80034d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001eb0:	bf00      	nop
 8001eb2:	3728      	adds	r7, #40	@ 0x28
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	40020400 	.word	0x40020400
 8001ec4:	40020000 	.word	0x40020000

08001ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ecc:	b672      	cpsid	i
}
 8001ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <Error_Handler+0x8>

08001ed4 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001eda:	f000 f905 	bl	80020e8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001ede:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	2178      	movs	r1, #120	@ 0x78
 8001ee6:	485b      	ldr	r0, [pc, #364]	@ (8002054 <SSD1306_Init+0x180>)
 8001ee8:	f002 fbaa 	bl	8004640 <HAL_I2C_IsDeviceReady>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	e0a9      	b.n	800204a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001ef6:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001efa:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001efc:	e002      	b.n	8001f04 <SSD1306_Init+0x30>
		p--;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3b01      	subs	r3, #1
 8001f02:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f9      	bne.n	8001efe <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001f0a:	22ae      	movs	r2, #174	@ 0xae
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2078      	movs	r0, #120	@ 0x78
 8001f10:	f000 f966 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001f14:	2220      	movs	r2, #32
 8001f16:	2100      	movs	r1, #0
 8001f18:	2078      	movs	r0, #120	@ 0x78
 8001f1a:	f000 f961 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001f1e:	2210      	movs	r2, #16
 8001f20:	2100      	movs	r1, #0
 8001f22:	2078      	movs	r0, #120	@ 0x78
 8001f24:	f000 f95c 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001f28:	22b0      	movs	r2, #176	@ 0xb0
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	2078      	movs	r0, #120	@ 0x78
 8001f2e:	f000 f957 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001f32:	22c8      	movs	r2, #200	@ 0xc8
 8001f34:	2100      	movs	r1, #0
 8001f36:	2078      	movs	r0, #120	@ 0x78
 8001f38:	f000 f952 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2100      	movs	r1, #0
 8001f40:	2078      	movs	r0, #120	@ 0x78
 8001f42:	f000 f94d 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001f46:	2210      	movs	r2, #16
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2078      	movs	r0, #120	@ 0x78
 8001f4c:	f000 f948 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001f50:	2240      	movs	r2, #64	@ 0x40
 8001f52:	2100      	movs	r1, #0
 8001f54:	2078      	movs	r0, #120	@ 0x78
 8001f56:	f000 f943 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001f5a:	2281      	movs	r2, #129	@ 0x81
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2078      	movs	r0, #120	@ 0x78
 8001f60:	f000 f93e 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001f64:	22ff      	movs	r2, #255	@ 0xff
 8001f66:	2100      	movs	r1, #0
 8001f68:	2078      	movs	r0, #120	@ 0x78
 8001f6a:	f000 f939 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001f6e:	22a1      	movs	r2, #161	@ 0xa1
 8001f70:	2100      	movs	r1, #0
 8001f72:	2078      	movs	r0, #120	@ 0x78
 8001f74:	f000 f934 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001f78:	22a6      	movs	r2, #166	@ 0xa6
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2078      	movs	r0, #120	@ 0x78
 8001f7e:	f000 f92f 	bl	80021e0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001f82:	22a8      	movs	r2, #168	@ 0xa8
 8001f84:	2100      	movs	r1, #0
 8001f86:	2078      	movs	r0, #120	@ 0x78
 8001f88:	f000 f92a 	bl	80021e0 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8001f8c:	223f      	movs	r2, #63	@ 0x3f
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2078      	movs	r0, #120	@ 0x78
 8001f92:	f000 f925 	bl	80021e0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001f96:	22a4      	movs	r2, #164	@ 0xa4
 8001f98:	2100      	movs	r1, #0
 8001f9a:	2078      	movs	r0, #120	@ 0x78
 8001f9c:	f000 f920 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001fa0:	22d3      	movs	r2, #211	@ 0xd3
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2078      	movs	r0, #120	@ 0x78
 8001fa6:	f000 f91b 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	2078      	movs	r0, #120	@ 0x78
 8001fb0:	f000 f916 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001fb4:	22d5      	movs	r2, #213	@ 0xd5
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	2078      	movs	r0, #120	@ 0x78
 8001fba:	f000 f911 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001fbe:	22f0      	movs	r2, #240	@ 0xf0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2078      	movs	r0, #120	@ 0x78
 8001fc4:	f000 f90c 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001fc8:	22d9      	movs	r2, #217	@ 0xd9
 8001fca:	2100      	movs	r1, #0
 8001fcc:	2078      	movs	r0, #120	@ 0x78
 8001fce:	f000 f907 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001fd2:	2222      	movs	r2, #34	@ 0x22
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	2078      	movs	r0, #120	@ 0x78
 8001fd8:	f000 f902 	bl	80021e0 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001fdc:	22da      	movs	r2, #218	@ 0xda
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2078      	movs	r0, #120	@ 0x78
 8001fe2:	f000 f8fd 	bl	80021e0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8001fe6:	2212      	movs	r2, #18
 8001fe8:	2100      	movs	r1, #0
 8001fea:	2078      	movs	r0, #120	@ 0x78
 8001fec:	f000 f8f8 	bl	80021e0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001ff0:	22db      	movs	r2, #219	@ 0xdb
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	2078      	movs	r0, #120	@ 0x78
 8001ff6:	f000 f8f3 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2078      	movs	r0, #120	@ 0x78
 8002000:	f000 f8ee 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002004:	228d      	movs	r2, #141	@ 0x8d
 8002006:	2100      	movs	r1, #0
 8002008:	2078      	movs	r0, #120	@ 0x78
 800200a:	f000 f8e9 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800200e:	2214      	movs	r2, #20
 8002010:	2100      	movs	r1, #0
 8002012:	2078      	movs	r0, #120	@ 0x78
 8002014:	f000 f8e4 	bl	80021e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002018:	22af      	movs	r2, #175	@ 0xaf
 800201a:	2100      	movs	r1, #0
 800201c:	2078      	movs	r0, #120	@ 0x78
 800201e:	f000 f8df 	bl	80021e0 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002022:	222e      	movs	r2, #46	@ 0x2e
 8002024:	2100      	movs	r1, #0
 8002026:	2078      	movs	r0, #120	@ 0x78
 8002028:	f000 f8da 	bl	80021e0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800202c:	2000      	movs	r0, #0
 800202e:	f000 f843 	bl	80020b8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002032:	f000 f813 	bl	800205c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8002036:	4b08      	ldr	r3, [pc, #32]	@ (8002058 <SSD1306_Init+0x184>)
 8002038:	2200      	movs	r2, #0
 800203a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800203c:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <SSD1306_Init+0x184>)
 800203e:	2200      	movs	r2, #0
 8002040:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002042:	4b05      	ldr	r3, [pc, #20]	@ (8002058 <SSD1306_Init+0x184>)
 8002044:	2201      	movs	r2, #1
 8002046:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002048:	2301      	movs	r3, #1
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000480 	.word	0x20000480
 8002058:	20000b14 	.word	0x20000b14

0800205c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8002062:	2300      	movs	r3, #0
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	e01d      	b.n	80020a4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	3b50      	subs	r3, #80	@ 0x50
 800206c:	b2db      	uxtb	r3, r3
 800206e:	461a      	mov	r2, r3
 8002070:	2100      	movs	r1, #0
 8002072:	2078      	movs	r0, #120	@ 0x78
 8002074:	f000 f8b4 	bl	80021e0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002078:	2200      	movs	r2, #0
 800207a:	2100      	movs	r1, #0
 800207c:	2078      	movs	r0, #120	@ 0x78
 800207e:	f000 f8af 	bl	80021e0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002082:	2210      	movs	r2, #16
 8002084:	2100      	movs	r1, #0
 8002086:	2078      	movs	r0, #120	@ 0x78
 8002088:	f000 f8aa 	bl	80021e0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	01db      	lsls	r3, r3, #7
 8002090:	4a08      	ldr	r2, [pc, #32]	@ (80020b4 <SSD1306_UpdateScreen+0x58>)
 8002092:	441a      	add	r2, r3
 8002094:	2380      	movs	r3, #128	@ 0x80
 8002096:	2140      	movs	r1, #64	@ 0x40
 8002098:	2078      	movs	r0, #120	@ 0x78
 800209a:	f000 f83b 	bl	8002114 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	3301      	adds	r3, #1
 80020a2:	71fb      	strb	r3, [r7, #7]
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	2b07      	cmp	r3, #7
 80020a8:	d9de      	bls.n	8002068 <SSD1306_UpdateScreen+0xc>
	}
}
 80020aa:	bf00      	nop
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000714 	.word	0x20000714

080020b8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d101      	bne.n	80020cc <SSD1306_Fill+0x14>
 80020c8:	2300      	movs	r3, #0
 80020ca:	e000      	b.n	80020ce <SSD1306_Fill+0x16>
 80020cc:	23ff      	movs	r3, #255	@ 0xff
 80020ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020d2:	4619      	mov	r1, r3
 80020d4:	4803      	ldr	r0, [pc, #12]	@ (80020e4 <SSD1306_Fill+0x2c>)
 80020d6:	f00c f9fc 	bl	800e4d2 <memset>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000714 	.word	0x20000714

080020e8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80020ee:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <ssd1306_I2C_Init+0x28>)
 80020f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80020f2:	e002      	b.n	80020fa <ssd1306_I2C_Init+0x12>
		p--;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f9      	bne.n	80020f4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	0003d090 	.word	0x0003d090

08002114 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002114:	b590      	push	{r4, r7, lr}
 8002116:	b0c7      	sub	sp, #284	@ 0x11c
 8002118:	af02      	add	r7, sp, #8
 800211a:	4604      	mov	r4, r0
 800211c:	4608      	mov	r0, r1
 800211e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8002122:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8002126:	600a      	str	r2, [r1, #0]
 8002128:	4619      	mov	r1, r3
 800212a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800212e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002132:	4622      	mov	r2, r4
 8002134:	701a      	strb	r2, [r3, #0]
 8002136:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800213a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800213e:	4602      	mov	r2, r0
 8002140:	701a      	strb	r2, [r3, #0]
 8002142:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002146:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800214a:	460a      	mov	r2, r1
 800214c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800214e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002152:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002156:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800215a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800215e:	7812      	ldrb	r2, [r2, #0]
 8002160:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002162:	2300      	movs	r3, #0
 8002164:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8002168:	e015      	b.n	8002196 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800216a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800216e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002172:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8002176:	6812      	ldr	r2, [r2, #0]
 8002178:	441a      	add	r2, r3
 800217a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800217e:	3301      	adds	r3, #1
 8002180:	7811      	ldrb	r1, [r2, #0]
 8002182:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002186:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800218a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800218c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002190:	3301      	adds	r3, #1
 8002192:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8002196:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800219a:	b29b      	uxth	r3, r3
 800219c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80021a0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80021a4:	8812      	ldrh	r2, [r2, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d8df      	bhi.n	800216a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 80021aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80021ae:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	b299      	uxth	r1, r3
 80021b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80021ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	3301      	adds	r3, #1
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	f107 020c 	add.w	r2, r7, #12
 80021c8:	200a      	movs	r0, #10
 80021ca:	9000      	str	r0, [sp, #0]
 80021cc:	4803      	ldr	r0, [pc, #12]	@ (80021dc <ssd1306_I2C_WriteMulti+0xc8>)
 80021ce:	f001 fc7d 	bl	8003acc <HAL_I2C_Master_Transmit>
}
 80021d2:	bf00      	nop
 80021d4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd90      	pop	{r4, r7, pc}
 80021dc:	20000480 	.word	0x20000480

080021e0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af02      	add	r7, sp, #8
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
 80021ea:	460b      	mov	r3, r1
 80021ec:	71bb      	strb	r3, [r7, #6]
 80021ee:	4613      	mov	r3, r2
 80021f0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80021f2:	79bb      	ldrb	r3, [r7, #6]
 80021f4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80021f6:	797b      	ldrb	r3, [r7, #5]
 80021f8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	b299      	uxth	r1, r3
 80021fe:	f107 020c 	add.w	r2, r7, #12
 8002202:	230a      	movs	r3, #10
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2302      	movs	r3, #2
 8002208:	4803      	ldr	r0, [pc, #12]	@ (8002218 <ssd1306_I2C_Write+0x38>)
 800220a:	f001 fc5f 	bl	8003acc <HAL_I2C_Master_Transmit>
}
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000480 	.word	0x20000480

0800221c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
 8002226:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <HAL_MspInit+0x4c>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	4a0f      	ldr	r2, [pc, #60]	@ (8002268 <HAL_MspInit+0x4c>)
 800222c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002230:	6453      	str	r3, [r2, #68]	@ 0x44
 8002232:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <HAL_MspInit+0x4c>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800223a:	607b      	str	r3, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <HAL_MspInit+0x4c>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	4a08      	ldr	r2, [pc, #32]	@ (8002268 <HAL_MspInit+0x4c>)
 8002248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800224c:	6413      	str	r3, [r2, #64]	@ 0x40
 800224e:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <HAL_MspInit+0x4c>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002256:	603b      	str	r3, [r7, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40023800 	.word	0x40023800

0800226c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a31      	ldr	r2, [pc, #196]	@ (8002350 <HAL_I2C_MspInit+0xe4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d15b      	bne.n	8002346 <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	4b30      	ldr	r3, [pc, #192]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	4a2f      	ldr	r2, [pc, #188]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	6313      	str	r3, [r2, #48]	@ 0x30
 800229e:	4b2d      	ldr	r3, [pc, #180]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022b0:	2312      	movs	r3, #18
 80022b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b8:	2303      	movs	r3, #3
 80022ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022bc:	2304      	movs	r3, #4
 80022be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	4824      	ldr	r0, [pc, #144]	@ (8002358 <HAL_I2C_MspInit+0xec>)
 80022c8:	f001 f904 	bl	80034d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022cc:	2300      	movs	r3, #0
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	4b20      	ldr	r3, [pc, #128]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 80022d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022da:	6413      	str	r3, [r2, #64]	@ 0x40
 80022dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002354 <HAL_I2C_MspInit+0xe8>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80022e8:	4b1c      	ldr	r3, [pc, #112]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 80022ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <HAL_I2C_MspInit+0xf4>)
 80022ec:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80022ee:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 80022f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022f4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022f6:	4b19      	ldr	r3, [pc, #100]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022fc:	4b17      	ldr	r3, [pc, #92]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002302:	4b16      	ldr	r3, [pc, #88]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 8002304:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002308:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800230a:	4b14      	ldr	r3, [pc, #80]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 800230c:	2200      	movs	r2, #0
 800230e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002310:	4b12      	ldr	r3, [pc, #72]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 8002312:	2200      	movs	r2, #0
 8002314:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002316:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 8002318:	2200      	movs	r2, #0
 800231a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800231c:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 800231e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002322:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002324:	4b0d      	ldr	r3, [pc, #52]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 8002326:	2200      	movs	r2, #0
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800232a:	480c      	ldr	r0, [pc, #48]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 800232c:	f000 fcc4 	bl	8002cb8 <HAL_DMA_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8002336:	f7ff fdc7 	bl	8001ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a07      	ldr	r2, [pc, #28]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 800233e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002340:	4a06      	ldr	r2, [pc, #24]	@ (800235c <HAL_I2C_MspInit+0xf0>)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002346:	bf00      	nop
 8002348:	3728      	adds	r7, #40	@ 0x28
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40005400 	.word	0x40005400
 8002354:	40023800 	.word	0x40023800
 8002358:	40020400 	.word	0x40020400
 800235c:	200004d4 	.word	0x200004d4
 8002360:	40026010 	.word	0x40026010

08002364 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002374:	d116      	bne.n	80023a4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	4a19      	ldr	r2, [pc, #100]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6413      	str	r3, [r2, #64]	@ 0x40
 8002386:	4b17      	ldr	r3, [pc, #92]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	2100      	movs	r1, #0
 8002396:	201c      	movs	r0, #28
 8002398:	f000 fc57 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800239c:	201c      	movs	r0, #28
 800239e:	f000 fc70 	bl	8002c82 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023a2:	e01a      	b.n	80023da <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0f      	ldr	r2, [pc, #60]	@ (80023e8 <HAL_TIM_Base_MspInit+0x84>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d115      	bne.n	80023da <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	4a0b      	ldr	r2, [pc, #44]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 80023b8:	f043 0304 	orr.w	r3, r3, #4
 80023bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023be:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <HAL_TIM_Base_MspInit+0x80>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023ca:	2200      	movs	r2, #0
 80023cc:	2100      	movs	r1, #0
 80023ce:	201e      	movs	r0, #30
 80023d0:	f000 fc3b 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023d4:	201e      	movs	r0, #30
 80023d6:	f000 fc54 	bl	8002c82 <HAL_NVIC_EnableIRQ>
}
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023800 	.word	0x40023800
 80023e8:	40000800 	.word	0x40000800

080023ec <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002434 <HAL_TIM_PWM_MspInit+0x48>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d115      	bne.n	800242a <HAL_TIM_PWM_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <HAL_TIM_PWM_MspInit+0x4c>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	4a0c      	ldr	r2, [pc, #48]	@ (8002438 <HAL_TIM_PWM_MspInit+0x4c>)
 8002408:	f043 0302 	orr.w	r3, r3, #2
 800240c:	6413      	str	r3, [r2, #64]	@ 0x40
 800240e:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <HAL_TIM_PWM_MspInit+0x4c>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	201d      	movs	r0, #29
 8002420:	f000 fc13 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002424:	201d      	movs	r0, #29
 8002426:	f000 fc2c 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40000400 	.word	0x40000400
 8002438:	40023800 	.word	0x40023800

0800243c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08a      	sub	sp, #40	@ 0x28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800245c:	d11e      	bne.n	800249c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	4b22      	ldr	r3, [pc, #136]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a21      	ldr	r2, [pc, #132]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 8002468:	f043 0302 	orr.w	r3, r3, #2
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800247a:	2308      	movs	r3, #8
 800247c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800248a:	2301      	movs	r3, #1
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4816      	ldr	r0, [pc, #88]	@ (80024f0 <HAL_TIM_MspPostInit+0xb4>)
 8002496:	f001 f81d 	bl	80034d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800249a:	e022      	b.n	80024e2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a14      	ldr	r2, [pc, #80]	@ (80024f4 <HAL_TIM_MspPostInit+0xb8>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d11d      	bne.n	80024e2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a0f      	ldr	r2, [pc, #60]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 80024b0:	f043 0302 	orr.w	r3, r3, #2
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b0d      	ldr	r3, [pc, #52]	@ (80024ec <HAL_TIM_MspPostInit+0xb0>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024c2:	2310      	movs	r3, #16
 80024c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024d2:	2302      	movs	r3, #2
 80024d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	4804      	ldr	r0, [pc, #16]	@ (80024f0 <HAL_TIM_MspPostInit+0xb4>)
 80024de:	f000 fff9 	bl	80034d4 <HAL_GPIO_Init>
}
 80024e2:	bf00      	nop
 80024e4:	3728      	adds	r7, #40	@ 0x28
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40000400 	.word	0x40000400

080024f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b08a      	sub	sp, #40	@ 0x28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a4c      	ldr	r2, [pc, #304]	@ (8002648 <HAL_UART_MspInit+0x150>)
 8002516:	4293      	cmp	r3, r2
 8002518:	f040 8092 	bne.w	8002640 <HAL_UART_MspInit+0x148>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	4b4a      	ldr	r3, [pc, #296]	@ (800264c <HAL_UART_MspInit+0x154>)
 8002522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002524:	4a49      	ldr	r2, [pc, #292]	@ (800264c <HAL_UART_MspInit+0x154>)
 8002526:	f043 0310 	orr.w	r3, r3, #16
 800252a:	6453      	str	r3, [r2, #68]	@ 0x44
 800252c:	4b47      	ldr	r3, [pc, #284]	@ (800264c <HAL_UART_MspInit+0x154>)
 800252e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	4b43      	ldr	r3, [pc, #268]	@ (800264c <HAL_UART_MspInit+0x154>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002540:	4a42      	ldr	r2, [pc, #264]	@ (800264c <HAL_UART_MspInit+0x154>)
 8002542:	f043 0302 	orr.w	r3, r3, #2
 8002546:	6313      	str	r3, [r2, #48]	@ 0x30
 8002548:	4b40      	ldr	r3, [pc, #256]	@ (800264c <HAL_UART_MspInit+0x154>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002554:	23c0      	movs	r3, #192	@ 0xc0
 8002556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002560:	2303      	movs	r3, #3
 8002562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002564:	2307      	movs	r3, #7
 8002566:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	4619      	mov	r1, r3
 800256e:	4838      	ldr	r0, [pc, #224]	@ (8002650 <HAL_UART_MspInit+0x158>)
 8002570:	f000 ffb0 	bl	80034d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002574:	4b37      	ldr	r3, [pc, #220]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 8002576:	4a38      	ldr	r2, [pc, #224]	@ (8002658 <HAL_UART_MspInit+0x160>)
 8002578:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800257a:	4b36      	ldr	r3, [pc, #216]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 800257c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002580:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002582:	4b34      	ldr	r3, [pc, #208]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002588:	4b32      	ldr	r3, [pc, #200]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800258e:	4b31      	ldr	r3, [pc, #196]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 8002590:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002594:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002596:	4b2f      	ldr	r3, [pc, #188]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 8002598:	2200      	movs	r2, #0
 800259a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800259c:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80025a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025a8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025ac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025b0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025b2:	4b28      	ldr	r3, [pc, #160]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80025b8:	4826      	ldr	r0, [pc, #152]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025ba:	f000 fb7d 	bl	8002cb8 <HAL_DMA_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80025c4:	f7ff fc80 	bl	8001ec8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a22      	ldr	r2, [pc, #136]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025ce:	4a21      	ldr	r2, [pc, #132]	@ (8002654 <HAL_UART_MspInit+0x15c>)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80025d4:	4b21      	ldr	r3, [pc, #132]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025d6:	4a22      	ldr	r2, [pc, #136]	@ (8002660 <HAL_UART_MspInit+0x168>)
 80025d8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80025da:	4b20      	ldr	r3, [pc, #128]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025e2:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025e4:	2240      	movs	r2, #64	@ 0x40
 80025e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e8:	4b1c      	ldr	r3, [pc, #112]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025ee:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025f6:	4b19      	ldr	r3, [pc, #100]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025fc:	4b17      	ldr	r3, [pc, #92]	@ (800265c <HAL_UART_MspInit+0x164>)
 80025fe:	2200      	movs	r2, #0
 8002600:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <HAL_UART_MspInit+0x164>)
 8002604:	2200      	movs	r2, #0
 8002606:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002608:	4b14      	ldr	r3, [pc, #80]	@ (800265c <HAL_UART_MspInit+0x164>)
 800260a:	2200      	movs	r2, #0
 800260c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <HAL_UART_MspInit+0x164>)
 8002610:	2200      	movs	r2, #0
 8002612:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002614:	4811      	ldr	r0, [pc, #68]	@ (800265c <HAL_UART_MspInit+0x164>)
 8002616:	f000 fb4f 	bl	8002cb8 <HAL_DMA_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002620:	f7ff fc52 	bl	8001ec8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a0d      	ldr	r2, [pc, #52]	@ (800265c <HAL_UART_MspInit+0x164>)
 8002628:	639a      	str	r2, [r3, #56]	@ 0x38
 800262a:	4a0c      	ldr	r2, [pc, #48]	@ (800265c <HAL_UART_MspInit+0x164>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002630:	2200      	movs	r2, #0
 8002632:	2100      	movs	r1, #0
 8002634:	2025      	movs	r0, #37	@ 0x25
 8002636:	f000 fb08 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800263a:	2025      	movs	r0, #37	@ 0x25
 800263c:	f000 fb21 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002640:	bf00      	nop
 8002642:	3728      	adds	r7, #40	@ 0x28
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40011000 	.word	0x40011000
 800264c:	40023800 	.word	0x40023800
 8002650:	40020400 	.word	0x40020400
 8002654:	20000654 	.word	0x20000654
 8002658:	40026440 	.word	0x40026440
 800265c:	200006b4 	.word	0x200006b4
 8002660:	400264b8 	.word	0x400264b8

08002664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <NMI_Handler+0x4>

0800266c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002670:	bf00      	nop
 8002672:	e7fd      	b.n	8002670 <HardFault_Handler+0x4>

08002674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002678:	bf00      	nop
 800267a:	e7fd      	b.n	8002678 <MemManage_Handler+0x4>

0800267c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002680:	bf00      	nop
 8002682:	e7fd      	b.n	8002680 <BusFault_Handler+0x4>

08002684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002688:	bf00      	nop
 800268a:	e7fd      	b.n	8002688 <UsageFault_Handler+0x4>

0800268c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026ba:	f000 f9a7 	bl	8002a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80026c8:	4802      	ldr	r0, [pc, #8]	@ (80026d4 <DMA1_Stream0_IRQHandler+0x10>)
 80026ca:	f000 fc8d 	bl	8002fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200004d4 	.word	0x200004d4

080026d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026dc:	4802      	ldr	r0, [pc, #8]	@ (80026e8 <TIM2_IRQHandler+0x10>)
 80026de:	f004 feb3 	bl	8007448 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000534 	.word	0x20000534

080026ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026f0:	4802      	ldr	r0, [pc, #8]	@ (80026fc <TIM3_IRQHandler+0x10>)
 80026f2:	f004 fea9 	bl	8007448 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	2000057c 	.word	0x2000057c

08002700 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002704:	4802      	ldr	r0, [pc, #8]	@ (8002710 <TIM4_IRQHandler+0x10>)
 8002706:	f004 fe9f 	bl	8007448 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200005c4 	.word	0x200005c4

08002714 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002718:	4802      	ldr	r0, [pc, #8]	@ (8002724 <USART1_IRQHandler+0x10>)
 800271a:	f005 fdb1 	bl	8008280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000060c 	.word	0x2000060c

08002728 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800272c:	4802      	ldr	r0, [pc, #8]	@ (8002738 <DMA2_Stream2_IRQHandler+0x10>)
 800272e:	f000 fc5b 	bl	8002fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000654 	.word	0x20000654

0800273c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002740:	4802      	ldr	r0, [pc, #8]	@ (800274c <OTG_FS_IRQHandler+0x10>)
 8002742:	f002 ff69 	bl	8005618 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20002004 	.word	0x20002004

08002750 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002754:	4802      	ldr	r0, [pc, #8]	@ (8002760 <DMA2_Stream7_IRQHandler+0x10>)
 8002756:	f000 fc47 	bl	8002fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200006b4 	.word	0x200006b4

08002764 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return 1;
 8002768:	2301      	movs	r3, #1
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <_kill>:

int _kill(int pid, int sig)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800277e:	f00b ff09 	bl	800e594 <__errno>
 8002782:	4603      	mov	r3, r0
 8002784:	2216      	movs	r2, #22
 8002786:	601a      	str	r2, [r3, #0]
  return -1;
 8002788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <_exit>:

void _exit (int status)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800279c:	f04f 31ff 	mov.w	r1, #4294967295
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff ffe7 	bl	8002774 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027a6:	bf00      	nop
 80027a8:	e7fd      	b.n	80027a6 <_exit+0x12>

080027aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b086      	sub	sp, #24
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	60f8      	str	r0, [r7, #12]
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	e00a      	b.n	80027d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027bc:	f3af 8000 	nop.w
 80027c0:	4601      	mov	r1, r0
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	60ba      	str	r2, [r7, #8]
 80027c8:	b2ca      	uxtb	r2, r1
 80027ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	3301      	adds	r3, #1
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	dbf0      	blt.n	80027bc <_read+0x12>
  }

  return len;
 80027da:	687b      	ldr	r3, [r7, #4]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]
 80027f4:	e009      	b.n	800280a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	1c5a      	adds	r2, r3, #1
 80027fa:	60ba      	str	r2, [r7, #8]
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3301      	adds	r3, #1
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	429a      	cmp	r2, r3
 8002810:	dbf1      	blt.n	80027f6 <_write+0x12>
  }
  return len;
 8002812:	687b      	ldr	r3, [r7, #4]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <_close>:

int _close(int file)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002824:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002844:	605a      	str	r2, [r3, #4]
  return 0;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <_isatty>:

int _isatty(int file)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800285c:	2301      	movs	r3, #1
}
 800285e:	4618      	mov	r0, r3
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800286a:	b480      	push	{r7}
 800286c:	b085      	sub	sp, #20
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800288c:	4a14      	ldr	r2, [pc, #80]	@ (80028e0 <_sbrk+0x5c>)
 800288e:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <_sbrk+0x60>)
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002898:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <_sbrk+0x64>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d102      	bne.n	80028a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <_sbrk+0x64>)
 80028a2:	4a12      	ldr	r2, [pc, #72]	@ (80028ec <_sbrk+0x68>)
 80028a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028a6:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <_sbrk+0x64>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d207      	bcs.n	80028c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b4:	f00b fe6e 	bl	800e594 <__errno>
 80028b8:	4603      	mov	r3, r0
 80028ba:	220c      	movs	r2, #12
 80028bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028be:	f04f 33ff 	mov.w	r3, #4294967295
 80028c2:	e009      	b.n	80028d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c4:	4b08      	ldr	r3, [pc, #32]	@ (80028e8 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ca:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <_sbrk+0x64>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	4a05      	ldr	r2, [pc, #20]	@ (80028e8 <_sbrk+0x64>)
 80028d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028d6:	68fb      	ldr	r3, [r7, #12]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3718      	adds	r7, #24
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20020000 	.word	0x20020000
 80028e4:	00000400 	.word	0x00000400
 80028e8:	20000b1c 	.word	0x20000b1c
 80028ec:	20002858 	.word	0x20002858

080028f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028f4:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <SystemInit+0x20>)
 80028f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fa:	4a05      	ldr	r2, [pc, #20]	@ (8002910 <SystemInit+0x20>)
 80028fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002900:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002914:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800294c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002918:	f7ff ffea 	bl	80028f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800291c:	480c      	ldr	r0, [pc, #48]	@ (8002950 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800291e:	490d      	ldr	r1, [pc, #52]	@ (8002954 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002920:	4a0d      	ldr	r2, [pc, #52]	@ (8002958 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002924:	e002      	b.n	800292c <LoopCopyDataInit>

08002926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800292a:	3304      	adds	r3, #4

0800292c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800292c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800292e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002930:	d3f9      	bcc.n	8002926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002932:	4a0a      	ldr	r2, [pc, #40]	@ (800295c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002934:	4c0a      	ldr	r4, [pc, #40]	@ (8002960 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002938:	e001      	b.n	800293e <LoopFillZerobss>

0800293a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800293a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800293c:	3204      	adds	r2, #4

0800293e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800293e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002940:	d3fb      	bcc.n	800293a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002942:	f00b fe2d 	bl	800e5a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002946:	f7fe feaf 	bl	80016a8 <main>
  bx  lr    
 800294a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800294c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002954:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8002958:	08010a10 	.word	0x08010a10
  ldr r2, =_sbss
 800295c:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 8002960:	20002854 	.word	0x20002854

08002964 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002964:	e7fe      	b.n	8002964 <ADC_IRQHandler>
	...

08002968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800296c:	4b0e      	ldr	r3, [pc, #56]	@ (80029a8 <HAL_Init+0x40>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a0d      	ldr	r2, [pc, #52]	@ (80029a8 <HAL_Init+0x40>)
 8002972:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002976:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_Init+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0a      	ldr	r2, [pc, #40]	@ (80029a8 <HAL_Init+0x40>)
 800297e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002982:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <HAL_Init+0x40>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a07      	ldr	r2, [pc, #28]	@ (80029a8 <HAL_Init+0x40>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002990:	2003      	movs	r0, #3
 8002992:	f000 f94f 	bl	8002c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002996:	2000      	movs	r0, #0
 8002998:	f000 f808 	bl	80029ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800299c:	f7ff fc3e 	bl	800221c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40023c00 	.word	0x40023c00

080029ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029b4:	4b12      	ldr	r3, [pc, #72]	@ (8002a00 <HAL_InitTick+0x54>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_InitTick+0x58>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4619      	mov	r1, r3
 80029be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f967 	bl	8002c9e <HAL_SYSTICK_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e00e      	b.n	80029f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b0f      	cmp	r3, #15
 80029de:	d80a      	bhi.n	80029f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029e0:	2200      	movs	r2, #0
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	f04f 30ff 	mov.w	r0, #4294967295
 80029e8:	f000 f92f 	bl	8002c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029ec:	4a06      	ldr	r2, [pc, #24]	@ (8002a08 <HAL_InitTick+0x5c>)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000018 	.word	0x20000018
 8002a04:	20000020 	.word	0x20000020
 8002a08:	2000001c 	.word	0x2000001c

08002a0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <HAL_IncTick+0x20>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <HAL_IncTick+0x24>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	4a04      	ldr	r2, [pc, #16]	@ (8002a30 <HAL_IncTick+0x24>)
 8002a1e:	6013      	str	r3, [r2, #0]
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	20000020 	.word	0x20000020
 8002a30:	20000b20 	.word	0x20000b20

08002a34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  return uwTick;
 8002a38:	4b03      	ldr	r3, [pc, #12]	@ (8002a48 <HAL_GetTick+0x14>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	20000b20 	.word	0x20000b20

08002a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a54:	f7ff ffee 	bl	8002a34 <HAL_GetTick>
 8002a58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a64:	d005      	beq.n	8002a72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a66:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <HAL_Delay+0x44>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4413      	add	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a72:	bf00      	nop
 8002a74:	f7ff ffde 	bl	8002a34 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d8f7      	bhi.n	8002a74 <HAL_Delay+0x28>
  {
  }
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000020 	.word	0x20000020

08002a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002abc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ac6:	4a04      	ldr	r2, [pc, #16]	@ (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	60d3      	str	r3, [r2, #12]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae0:	4b04      	ldr	r3, [pc, #16]	@ (8002af4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	0a1b      	lsrs	r3, r3, #8
 8002ae6:	f003 0307 	and.w	r3, r3, #7
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	db0b      	blt.n	8002b22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	f003 021f 	and.w	r2, r3, #31
 8002b10:	4907      	ldr	r1, [pc, #28]	@ (8002b30 <__NVIC_EnableIRQ+0x38>)
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2001      	movs	r0, #1
 8002b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	e000e100 	.word	0xe000e100

08002b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	6039      	str	r1, [r7, #0]
 8002b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	db0a      	blt.n	8002b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	490c      	ldr	r1, [pc, #48]	@ (8002b80 <__NVIC_SetPriority+0x4c>)
 8002b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b52:	0112      	lsls	r2, r2, #4
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	440b      	add	r3, r1
 8002b58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b5c:	e00a      	b.n	8002b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4908      	ldr	r1, [pc, #32]	@ (8002b84 <__NVIC_SetPriority+0x50>)
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	3b04      	subs	r3, #4
 8002b6c:	0112      	lsls	r2, r2, #4
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	440b      	add	r3, r1
 8002b72:	761a      	strb	r2, [r3, #24]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000e100 	.word	0xe000e100
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	@ 0x24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f1c3 0307 	rsb	r3, r3, #7
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	bf28      	it	cs
 8002ba6:	2304      	movcs	r3, #4
 8002ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3304      	adds	r3, #4
 8002bae:	2b06      	cmp	r3, #6
 8002bb0:	d902      	bls.n	8002bb8 <NVIC_EncodePriority+0x30>
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3b03      	subs	r3, #3
 8002bb6:	e000      	b.n	8002bba <NVIC_EncodePriority+0x32>
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	401a      	ands	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bda:	43d9      	mvns	r1, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	4313      	orrs	r3, r2
         );
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3724      	adds	r7, #36	@ 0x24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c00:	d301      	bcc.n	8002c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c02:	2301      	movs	r3, #1
 8002c04:	e00f      	b.n	8002c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c06:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <SysTick_Config+0x40>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c0e:	210f      	movs	r1, #15
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	f7ff ff8e 	bl	8002b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c18:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <SysTick_Config+0x40>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c1e:	4b04      	ldr	r3, [pc, #16]	@ (8002c30 <SysTick_Config+0x40>)
 8002c20:	2207      	movs	r2, #7
 8002c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	e000e010 	.word	0xe000e010

08002c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ff29 	bl	8002a94 <__NVIC_SetPriorityGrouping>
}
 8002c42:	bf00      	nop
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b086      	sub	sp, #24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	4603      	mov	r3, r0
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c5c:	f7ff ff3e 	bl	8002adc <__NVIC_GetPriorityGrouping>
 8002c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	6978      	ldr	r0, [r7, #20]
 8002c68:	f7ff ff8e 	bl	8002b88 <NVIC_EncodePriority>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff5d 	bl	8002b34 <__NVIC_SetPriority>
}
 8002c7a:	bf00      	nop
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff31 	bl	8002af8 <__NVIC_EnableIRQ>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ffa2 	bl	8002bf0 <SysTick_Config>
 8002cac:	4603      	mov	r3, r0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cc4:	f7ff feb6 	bl	8002a34 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e099      	b.n	8002e08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf4:	e00f      	b.n	8002d16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cf6:	f7ff fe9d 	bl	8002a34 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d908      	bls.n	8002d16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2220      	movs	r2, #32
 8002d08:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e078      	b.n	8002e08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e8      	bne.n	8002cf6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	4b38      	ldr	r3, [pc, #224]	@ (8002e10 <HAL_DMA_Init+0x158>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d107      	bne.n	8002d80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f023 0307 	bic.w	r3, r3, #7
 8002d96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d117      	bne.n	8002dda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00e      	beq.n	8002dda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 fb0d 	bl	80033dc <DMA_CheckFifoParam>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2240      	movs	r2, #64	@ 0x40
 8002dcc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e016      	b.n	8002e08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fac4 	bl	8003370 <DMA_CalcBaseAndBitshift>
 8002de8:	4603      	mov	r3, r0
 8002dea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df0:	223f      	movs	r2, #63	@ 0x3f
 8002df2:	409a      	lsls	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	f010803f 	.word	0xf010803f

08002e14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
 8002e20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_DMA_Start_IT+0x26>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e040      	b.n	8002ebc <HAL_DMA_Start_IT+0xa8>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d12f      	bne.n	8002eae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 fa56 	bl	8003314 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6c:	223f      	movs	r2, #63	@ 0x3f
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0216 	orr.w	r2, r2, #22
 8002e82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d007      	beq.n	8002e9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0208 	orr.w	r2, r2, #8
 8002e9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0201 	orr.w	r2, r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	e005      	b.n	8002eba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ed2:	f7ff fdaf 	bl	8002a34 <HAL_GetTick>
 8002ed6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d008      	beq.n	8002ef6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2280      	movs	r2, #128	@ 0x80
 8002ee8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e052      	b.n	8002f9c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0216 	bic.w	r2, r2, #22
 8002f04:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695a      	ldr	r2, [r3, #20]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f14:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d103      	bne.n	8002f26 <HAL_DMA_Abort+0x62>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0208 	bic.w	r2, r2, #8
 8002f34:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0201 	bic.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f46:	e013      	b.n	8002f70 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f48:	f7ff fd74 	bl	8002a34 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b05      	cmp	r3, #5
 8002f54:	d90c      	bls.n	8002f70 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2203      	movs	r2, #3
 8002f60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e015      	b.n	8002f9c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1e4      	bne.n	8002f48 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f82:	223f      	movs	r2, #63	@ 0x3f
 8002f84:	409a      	lsls	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d004      	beq.n	8002fc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2280      	movs	r2, #128	@ 0x80
 8002fbc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e00c      	b.n	8002fdc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2205      	movs	r2, #5
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ff4:	4b8e      	ldr	r3, [pc, #568]	@ (8003230 <HAL_DMA_IRQHandler+0x248>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a8e      	ldr	r2, [pc, #568]	@ (8003234 <HAL_DMA_IRQHandler+0x24c>)
 8002ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffe:	0a9b      	lsrs	r3, r3, #10
 8003000:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003006:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003012:	2208      	movs	r2, #8
 8003014:	409a      	lsls	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	4013      	ands	r3, r2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d01a      	beq.n	8003054 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d013      	beq.n	8003054 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0204 	bic.w	r2, r2, #4
 800303a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	2208      	movs	r2, #8
 8003042:	409a      	lsls	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003058:	2201      	movs	r2, #1
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d012      	beq.n	800308a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00b      	beq.n	800308a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003076:	2201      	movs	r2, #1
 8003078:	409a      	lsls	r2, r3
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003082:	f043 0202 	orr.w	r2, r3, #2
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308e:	2204      	movs	r2, #4
 8003090:	409a      	lsls	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4013      	ands	r3, r2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d012      	beq.n	80030c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ac:	2204      	movs	r2, #4
 80030ae:	409a      	lsls	r2, r3
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f043 0204 	orr.w	r2, r3, #4
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c4:	2210      	movs	r2, #16
 80030c6:	409a      	lsls	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4013      	ands	r3, r2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d043      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d03c      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e2:	2210      	movs	r2, #16
 80030e4:	409a      	lsls	r2, r3
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d018      	beq.n	800312a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d108      	bne.n	8003118 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	2b00      	cmp	r3, #0
 800310c:	d024      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
 8003116:	e01f      	b.n	8003158 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01b      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4798      	blx	r3
 8003128:	e016      	b.n	8003158 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d107      	bne.n	8003148 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0208 	bic.w	r2, r2, #8
 8003146:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800315c:	2220      	movs	r2, #32
 800315e:	409a      	lsls	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4013      	ands	r3, r2
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 808f 	beq.w	8003288 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8087 	beq.w	8003288 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317e:	2220      	movs	r2, #32
 8003180:	409a      	lsls	r2, r3
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b05      	cmp	r3, #5
 8003190:	d136      	bne.n	8003200 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0216 	bic.w	r2, r2, #22
 80031a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695a      	ldr	r2, [r3, #20]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d103      	bne.n	80031c2 <HAL_DMA_IRQHandler+0x1da>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d007      	beq.n	80031d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0208 	bic.w	r2, r2, #8
 80031d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d6:	223f      	movs	r2, #63	@ 0x3f
 80031d8:	409a      	lsls	r2, r3
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d07e      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
        }
        return;
 80031fe:	e079      	b.n	80032f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d01d      	beq.n	800324a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d10d      	bne.n	8003238 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	2b00      	cmp	r3, #0
 8003222:	d031      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	4798      	blx	r3
 800322c:	e02c      	b.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
 800322e:	bf00      	nop
 8003230:	20000018 	.word	0x20000018
 8003234:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d023      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
 8003248:	e01e      	b.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10f      	bne.n	8003278 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0210 	bic.w	r2, r2, #16
 8003266:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800328c:	2b00      	cmp	r3, #0
 800328e:	d032      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	d022      	beq.n	80032e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2205      	movs	r2, #5
 80032a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	3301      	adds	r3, #1
 80032b8:	60bb      	str	r3, [r7, #8]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d307      	bcc.n	80032d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f2      	bne.n	80032b4 <HAL_DMA_IRQHandler+0x2cc>
 80032ce:	e000      	b.n	80032d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d005      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	4798      	blx	r3
 80032f2:	e000      	b.n	80032f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032f4:	bf00      	nop
    }
  }
}
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003308:	4618      	mov	r0, r3
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003330:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	2b40      	cmp	r3, #64	@ 0x40
 8003340:	d108      	bne.n	8003354 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003352:	e007      	b.n	8003364 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	60da      	str	r2, [r3, #12]
}
 8003364:	bf00      	nop
 8003366:	3714      	adds	r7, #20
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	3b10      	subs	r3, #16
 8003380:	4a14      	ldr	r2, [pc, #80]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	091b      	lsrs	r3, r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800338a:	4a13      	ldr	r2, [pc, #76]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x68>)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4413      	add	r3, r2
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d909      	bls.n	80033b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033a6:	f023 0303 	bic.w	r3, r3, #3
 80033aa:	1d1a      	adds	r2, r3, #4
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80033b0:	e007      	b.n	80033c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033ba:	f023 0303 	bic.w	r3, r3, #3
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	aaaaaaab 	.word	0xaaaaaaab
 80033d8:	08010608 	.word	0x08010608

080033dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d11f      	bne.n	8003436 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b03      	cmp	r3, #3
 80033fa:	d856      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003404 <DMA_CheckFifoParam+0x28>)
 80033fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003402:	bf00      	nop
 8003404:	08003415 	.word	0x08003415
 8003408:	08003427 	.word	0x08003427
 800340c:	08003415 	.word	0x08003415
 8003410:	080034ab 	.word	0x080034ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d046      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003424:	e043      	b.n	80034ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800342a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342e:	d140      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003434:	e03d      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343e:	d121      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d837      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003446:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d903      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
      break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
      break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
      break;
 80034c2:	bf00      	nop
    }
  } 
  
  return status; 
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b089      	sub	sp, #36	@ 0x24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
 80034ee:	e159      	b.n	80037a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034f0:	2201      	movs	r2, #1
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	429a      	cmp	r2, r3
 800350a:	f040 8148 	bne.w	800379e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	2b01      	cmp	r3, #1
 8003518:	d005      	beq.n	8003526 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003522:	2b02      	cmp	r3, #2
 8003524:	d130      	bne.n	8003588 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	2203      	movs	r2, #3
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4013      	ands	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68da      	ldr	r2, [r3, #12]
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800355c:	2201      	movs	r2, #1
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 0201 	and.w	r2, r3, #1
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b03      	cmp	r3, #3
 8003592:	d017      	beq.n	80035c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	2203      	movs	r2, #3
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	43db      	mvns	r3, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4013      	ands	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d123      	bne.n	8003618 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	08da      	lsrs	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3208      	adds	r2, #8
 80035d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	220f      	movs	r2, #15
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	691a      	ldr	r2, [r3, #16]
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	08da      	lsrs	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3208      	adds	r2, #8
 8003612:	69b9      	ldr	r1, [r7, #24]
 8003614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	2203      	movs	r2, #3
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 0203 	and.w	r2, r3, #3
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80a2 	beq.w	800379e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	4b57      	ldr	r3, [pc, #348]	@ (80037bc <HAL_GPIO_Init+0x2e8>)
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	4a56      	ldr	r2, [pc, #344]	@ (80037bc <HAL_GPIO_Init+0x2e8>)
 8003664:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003668:	6453      	str	r3, [r2, #68]	@ 0x44
 800366a:	4b54      	ldr	r3, [pc, #336]	@ (80037bc <HAL_GPIO_Init+0x2e8>)
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003672:	60fb      	str	r3, [r7, #12]
 8003674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003676:	4a52      	ldr	r2, [pc, #328]	@ (80037c0 <HAL_GPIO_Init+0x2ec>)
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	089b      	lsrs	r3, r3, #2
 800367c:	3302      	adds	r3, #2
 800367e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	220f      	movs	r2, #15
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4013      	ands	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a49      	ldr	r2, [pc, #292]	@ (80037c4 <HAL_GPIO_Init+0x2f0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d019      	beq.n	80036d6 <HAL_GPIO_Init+0x202>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a48      	ldr	r2, [pc, #288]	@ (80037c8 <HAL_GPIO_Init+0x2f4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d013      	beq.n	80036d2 <HAL_GPIO_Init+0x1fe>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a47      	ldr	r2, [pc, #284]	@ (80037cc <HAL_GPIO_Init+0x2f8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00d      	beq.n	80036ce <HAL_GPIO_Init+0x1fa>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a46      	ldr	r2, [pc, #280]	@ (80037d0 <HAL_GPIO_Init+0x2fc>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d007      	beq.n	80036ca <HAL_GPIO_Init+0x1f6>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a45      	ldr	r2, [pc, #276]	@ (80037d4 <HAL_GPIO_Init+0x300>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d101      	bne.n	80036c6 <HAL_GPIO_Init+0x1f2>
 80036c2:	2304      	movs	r3, #4
 80036c4:	e008      	b.n	80036d8 <HAL_GPIO_Init+0x204>
 80036c6:	2307      	movs	r3, #7
 80036c8:	e006      	b.n	80036d8 <HAL_GPIO_Init+0x204>
 80036ca:	2303      	movs	r3, #3
 80036cc:	e004      	b.n	80036d8 <HAL_GPIO_Init+0x204>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e002      	b.n	80036d8 <HAL_GPIO_Init+0x204>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <HAL_GPIO_Init+0x204>
 80036d6:	2300      	movs	r3, #0
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	f002 0203 	and.w	r2, r2, #3
 80036de:	0092      	lsls	r2, r2, #2
 80036e0:	4093      	lsls	r3, r2
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036e8:	4935      	ldr	r1, [pc, #212]	@ (80037c0 <HAL_GPIO_Init+0x2ec>)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	089b      	lsrs	r3, r3, #2
 80036ee:	3302      	adds	r3, #2
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036f6:	4b38      	ldr	r3, [pc, #224]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	43db      	mvns	r3, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4013      	ands	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	4313      	orrs	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800371a:	4a2f      	ldr	r2, [pc, #188]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003720:	4b2d      	ldr	r3, [pc, #180]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	43db      	mvns	r3, r3
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4013      	ands	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4313      	orrs	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003744:	4a24      	ldr	r2, [pc, #144]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800374a:	4b23      	ldr	r3, [pc, #140]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800376e:	4a1a      	ldr	r2, [pc, #104]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003774:	4b18      	ldr	r3, [pc, #96]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003798:	4a0f      	ldr	r2, [pc, #60]	@ (80037d8 <HAL_GPIO_Init+0x304>)
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3301      	adds	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	2b0f      	cmp	r3, #15
 80037a8:	f67f aea2 	bls.w	80034f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3724      	adds	r7, #36	@ 0x24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40023800 	.word	0x40023800
 80037c0:	40013800 	.word	0x40013800
 80037c4:	40020000 	.word	0x40020000
 80037c8:	40020400 	.word	0x40020400
 80037cc:	40020800 	.word	0x40020800
 80037d0:	40020c00 	.word	0x40020c00
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40013c00 	.word	0x40013c00

080037dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
 80037e8:	4613      	mov	r3, r2
 80037ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037ec:	787b      	ldrb	r3, [r7, #1]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037f2:	887a      	ldrh	r2, [r7, #2]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037f8:	e003      	b.n	8003802 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037fa:	887b      	ldrh	r3, [r7, #2]
 80037fc:	041a      	lsls	r2, r3, #16
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	619a      	str	r2, [r3, #24]
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800380e:	b480      	push	{r7}
 8003810:	b085      	sub	sp, #20
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
 8003816:	460b      	mov	r3, r1
 8003818:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003820:	887a      	ldrh	r2, [r7, #2]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4013      	ands	r3, r2
 8003826:	041a      	lsls	r2, r3, #16
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	43d9      	mvns	r1, r3
 800382c:	887b      	ldrh	r3, [r7, #2]
 800382e:	400b      	ands	r3, r1
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	619a      	str	r2, [r3, #24]
}
 8003836:	bf00      	nop
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e12b      	b.n	8003aae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d106      	bne.n	8003870 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7fe fcfe 	bl	800226c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2224      	movs	r2, #36	@ 0x24
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0201 	bic.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003896:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038a8:	f003 fbf4 	bl	8007094 <HAL_RCC_GetPCLK1Freq>
 80038ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	4a81      	ldr	r2, [pc, #516]	@ (8003ab8 <HAL_I2C_Init+0x274>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d807      	bhi.n	80038c8 <HAL_I2C_Init+0x84>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	4a80      	ldr	r2, [pc, #512]	@ (8003abc <HAL_I2C_Init+0x278>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	bf94      	ite	ls
 80038c0:	2301      	movls	r3, #1
 80038c2:	2300      	movhi	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	e006      	b.n	80038d6 <HAL_I2C_Init+0x92>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4a7d      	ldr	r2, [pc, #500]	@ (8003ac0 <HAL_I2C_Init+0x27c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	bf94      	ite	ls
 80038d0:	2301      	movls	r3, #1
 80038d2:	2300      	movhi	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e0e7      	b.n	8003aae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	4a78      	ldr	r2, [pc, #480]	@ (8003ac4 <HAL_I2C_Init+0x280>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	0c9b      	lsrs	r3, r3, #18
 80038e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	4a6a      	ldr	r2, [pc, #424]	@ (8003ab8 <HAL_I2C_Init+0x274>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d802      	bhi.n	8003918 <HAL_I2C_Init+0xd4>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	3301      	adds	r3, #1
 8003916:	e009      	b.n	800392c <HAL_I2C_Init+0xe8>
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800391e:	fb02 f303 	mul.w	r3, r2, r3
 8003922:	4a69      	ldr	r2, [pc, #420]	@ (8003ac8 <HAL_I2C_Init+0x284>)
 8003924:	fba2 2303 	umull	r2, r3, r2, r3
 8003928:	099b      	lsrs	r3, r3, #6
 800392a:	3301      	adds	r3, #1
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	430b      	orrs	r3, r1
 8003932:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800393e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	495c      	ldr	r1, [pc, #368]	@ (8003ab8 <HAL_I2C_Init+0x274>)
 8003948:	428b      	cmp	r3, r1
 800394a:	d819      	bhi.n	8003980 <HAL_I2C_Init+0x13c>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1e59      	subs	r1, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fbb1 f3f3 	udiv	r3, r1, r3
 800395a:	1c59      	adds	r1, r3, #1
 800395c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003960:	400b      	ands	r3, r1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00a      	beq.n	800397c <HAL_I2C_Init+0x138>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	1e59      	subs	r1, r3, #1
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	fbb1 f3f3 	udiv	r3, r1, r3
 8003974:	3301      	adds	r3, #1
 8003976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397a:	e051      	b.n	8003a20 <HAL_I2C_Init+0x1dc>
 800397c:	2304      	movs	r3, #4
 800397e:	e04f      	b.n	8003a20 <HAL_I2C_Init+0x1dc>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d111      	bne.n	80039ac <HAL_I2C_Init+0x168>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	1e58      	subs	r0, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6859      	ldr	r1, [r3, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	440b      	add	r3, r1
 8003996:	fbb0 f3f3 	udiv	r3, r0, r3
 800399a:	3301      	adds	r3, #1
 800399c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf0c      	ite	eq
 80039a4:	2301      	moveq	r3, #1
 80039a6:	2300      	movne	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	e012      	b.n	80039d2 <HAL_I2C_Init+0x18e>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1e58      	subs	r0, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6859      	ldr	r1, [r3, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	0099      	lsls	r1, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c2:	3301      	adds	r3, #1
 80039c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bf0c      	ite	eq
 80039cc:	2301      	moveq	r3, #1
 80039ce:	2300      	movne	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <HAL_I2C_Init+0x196>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e022      	b.n	8003a20 <HAL_I2C_Init+0x1dc>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10e      	bne.n	8003a00 <HAL_I2C_Init+0x1bc>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1e58      	subs	r0, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6859      	ldr	r1, [r3, #4]
 80039ea:	460b      	mov	r3, r1
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	440b      	add	r3, r1
 80039f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80039f4:	3301      	adds	r3, #1
 80039f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039fe:	e00f      	b.n	8003a20 <HAL_I2C_Init+0x1dc>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	1e58      	subs	r0, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6859      	ldr	r1, [r3, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	0099      	lsls	r1, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a16:	3301      	adds	r3, #1
 8003a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	6809      	ldr	r1, [r1, #0]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69da      	ldr	r2, [r3, #28]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6911      	ldr	r1, [r2, #16]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	68d2      	ldr	r2, [r2, #12]
 8003a5a:	4311      	orrs	r1, r2
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	430b      	orrs	r3, r1
 8003a62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0201 	orr.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	000186a0 	.word	0x000186a0
 8003abc:	001e847f 	.word	0x001e847f
 8003ac0:	003d08ff 	.word	0x003d08ff
 8003ac4:	431bde83 	.word	0x431bde83
 8003ac8:	10624dd3 	.word	0x10624dd3

08003acc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	607a      	str	r2, [r7, #4]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	460b      	mov	r3, r1
 8003ada:	817b      	strh	r3, [r7, #10]
 8003adc:	4613      	mov	r3, r2
 8003ade:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ae0:	f7fe ffa8 	bl	8002a34 <HAL_GetTick>
 8003ae4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	f040 80e0 	bne.w	8003cb4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	2319      	movs	r3, #25
 8003afa:	2201      	movs	r2, #1
 8003afc:	4970      	ldr	r1, [pc, #448]	@ (8003cc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f001 fa10 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e0d3      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d101      	bne.n	8003b1c <HAL_I2C_Master_Transmit+0x50>
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e0cc      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d007      	beq.n	8003b42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0201 	orr.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2221      	movs	r2, #33	@ 0x21
 8003b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	893a      	ldrh	r2, [r7, #8]
 8003b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4a50      	ldr	r2, [pc, #320]	@ (8003cc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b84:	8979      	ldrh	r1, [r7, #10]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	6a3a      	ldr	r2, [r7, #32]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 feae 	bl	80048ec <I2C_MasterRequestWrite>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e08d      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003bb0:	e066      	b.n	8003c80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6a39      	ldr	r1, [r7, #32]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f001 face 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d107      	bne.n	8003bda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e06b      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d11b      	bne.n	8003c54 <HAL_I2C_Master_Transmit+0x188>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d017      	beq.n	8003c54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	6a39      	ldr	r1, [r7, #32]
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f001 fac5 	bl	80051e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00d      	beq.n	8003c80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d107      	bne.n	8003c7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e01a      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d194      	bne.n	8003bb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	00100002 	.word	0x00100002
 8003cc4:	ffff0000 	.word	0xffff0000

08003cc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	817b      	strh	r3, [r7, #10]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	813b      	strh	r3, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce2:	f7fe fea7 	bl	8002a34 <HAL_GetTick>
 8003ce6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	f040 80d9 	bne.w	8003ea8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	2319      	movs	r3, #25
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	496d      	ldr	r1, [pc, #436]	@ (8003eb4 <HAL_I2C_Mem_Write+0x1ec>)
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f001 f90f 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e0cc      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Write+0x56>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e0c5      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d007      	beq.n	8003d44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2221      	movs	r2, #33	@ 0x21
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2240      	movs	r2, #64	@ 0x40
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a3a      	ldr	r2, [r7, #32]
 8003d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a4d      	ldr	r2, [pc, #308]	@ (8003eb8 <HAL_I2C_Mem_Write+0x1f0>)
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d86:	88f8      	ldrh	r0, [r7, #6]
 8003d88:	893a      	ldrh	r2, [r7, #8]
 8003d8a:	8979      	ldrh	r1, [r7, #10]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	9301      	str	r3, [sp, #4]
 8003d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4603      	mov	r3, r0
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fe2a 	bl	80049f0 <I2C_RequestMemoryWrite>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d052      	beq.n	8003e48 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e081      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f001 f9d4 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d107      	bne.n	8003dce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06b      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	781a      	ldrb	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d11b      	bne.n	8003e48 <HAL_I2C_Mem_Write+0x180>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d017      	beq.n	8003e48 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1aa      	bne.n	8003da6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f001 f9c7 	bl	80051e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00d      	beq.n	8003e7c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d107      	bne.n	8003e78 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e016      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	e000      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ea8:	2302      	movs	r3, #2
  }
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	00100002 	.word	0x00100002
 8003eb8:	ffff0000 	.word	0xffff0000

08003ebc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b08c      	sub	sp, #48	@ 0x30
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	813b      	strh	r3, [r7, #8]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ed6:	f7fe fdad 	bl	8002a34 <HAL_GetTick>
 8003eda:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	f040 8214 	bne.w	8004312 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	2319      	movs	r3, #25
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	497b      	ldr	r1, [pc, #492]	@ (80040e0 <HAL_I2C_Mem_Read+0x224>)
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f001 f815 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003f00:	2302      	movs	r3, #2
 8003f02:	e207      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d101      	bne.n	8003f12 <HAL_I2C_Mem_Read+0x56>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	e200      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d007      	beq.n	8003f38 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0201 	orr.w	r2, r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2222      	movs	r2, #34	@ 0x22
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2240      	movs	r2, #64	@ 0x40
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4a5b      	ldr	r2, [pc, #364]	@ (80040e4 <HAL_I2C_Mem_Read+0x228>)
 8003f78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f7a:	88f8      	ldrh	r0, [r7, #6]
 8003f7c:	893a      	ldrh	r2, [r7, #8]
 8003f7e:	8979      	ldrh	r1, [r7, #10]
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	9301      	str	r3, [sp, #4]
 8003f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	4603      	mov	r3, r0
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 fdc6 	bl	8004b1c <I2C_RequestMemoryRead>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e1bc      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d113      	bne.n	8003fca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	623b      	str	r3, [r7, #32]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	623b      	str	r3, [r7, #32]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	623b      	str	r3, [r7, #32]
 8003fb6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	e190      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d11b      	bne.n	800400a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	61fb      	str	r3, [r7, #28]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	e170      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400e:	2b02      	cmp	r3, #2
 8004010:	d11b      	bne.n	800404a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004020:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004032:	2300      	movs	r3, #0
 8004034:	61bb      	str	r3, [r7, #24]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	61bb      	str	r3, [r7, #24]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	e150      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004060:	e144      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004066:	2b03      	cmp	r3, #3
 8004068:	f200 80f1 	bhi.w	800424e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004070:	2b01      	cmp	r3, #1
 8004072:	d123      	bne.n	80040bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004076:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f001 f8fd 	bl	8005278 <I2C_WaitOnRXNEFlagUntilTimeout>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e145      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	3b01      	subs	r3, #1
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80040ba:	e117      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d14e      	bne.n	8004162 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ca:	2200      	movs	r2, #0
 80040cc:	4906      	ldr	r1, [pc, #24]	@ (80040e8 <HAL_I2C_Mem_Read+0x22c>)
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 ff28 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d008      	beq.n	80040ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e11a      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
 80040de:	bf00      	nop
 80040e0:	00100002 	.word	0x00100002
 80040e4:	ffff0000 	.word	0xffff0000
 80040e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	691a      	ldr	r2, [r3, #16]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	1c5a      	adds	r2, r3, #1
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004160:	e0c4      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004168:	2200      	movs	r2, #0
 800416a:	496c      	ldr	r1, [pc, #432]	@ (800431c <HAL_I2C_Mem_Read+0x460>)
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 fed9 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0cb      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800418a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c4:	2200      	movs	r2, #0
 80041c6:	4955      	ldr	r1, [pc, #340]	@ (800431c <HAL_I2C_Mem_Read+0x460>)
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 feab 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e09d      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004204:	3b01      	subs	r3, #1
 8004206:	b29a      	uxth	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	691a      	ldr	r2, [r3, #16]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422c:	1c5a      	adds	r2, r3, #1
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004236:	3b01      	subs	r3, #1
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800424c:	e04e      	b.n	80042ec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800424e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004250:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f001 f810 	bl	8005278 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e058      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004274:	1c5a      	adds	r2, r3, #1
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427e:	3b01      	subs	r3, #1
 8004280:	b29a      	uxth	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428a:	b29b      	uxth	r3, r3
 800428c:	3b01      	subs	r3, #1
 800428e:	b29a      	uxth	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d124      	bne.n	80042ec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d107      	bne.n	80042ba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f47f aeb6 	bne.w	8004062 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2220      	movs	r2, #32
 80042fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	e000      	b.n	8004314 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004312:	2302      	movs	r3, #2
  }
}
 8004314:	4618      	mov	r0, r3
 8004316:	3728      	adds	r7, #40	@ 0x28
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	00010004 	.word	0x00010004

08004320 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b08c      	sub	sp, #48	@ 0x30
 8004324:	af02      	add	r7, sp, #8
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	4608      	mov	r0, r1
 800432a:	4611      	mov	r1, r2
 800432c:	461a      	mov	r2, r3
 800432e:	4603      	mov	r3, r0
 8004330:	817b      	strh	r3, [r7, #10]
 8004332:	460b      	mov	r3, r1
 8004334:	813b      	strh	r3, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800433a:	f7fe fb7b 	bl	8002a34 <HAL_GetTick>
 800433e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b20      	cmp	r3, #32
 800434e:	f040 8172 	bne.w	8004636 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004352:	4b93      	ldr	r3, [pc, #588]	@ (80045a0 <HAL_I2C_Mem_Read_DMA+0x280>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	08db      	lsrs	r3, r3, #3
 8004358:	4a92      	ldr	r2, [pc, #584]	@ (80045a4 <HAL_I2C_Mem_Read_DMA+0x284>)
 800435a:	fba2 2303 	umull	r2, r3, r2, r3
 800435e:	0a1a      	lsrs	r2, r3, #8
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009a      	lsls	r2, r3, #2
 8004368:	4413      	add	r3, r2
 800436a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	3b01      	subs	r3, #1
 8004370:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d112      	bne.n	800439e <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2220      	movs	r2, #32
 8004382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004392:	f043 0220 	orr.w	r2, r3, #32
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800439a:	2302      	movs	r3, #2
 800439c:	e14c      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d0df      	beq.n	800436c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_I2C_Mem_Read_DMA+0x9a>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e13e      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d007      	beq.n	80043e0 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2222      	movs	r2, #34	@ 0x22
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2240      	movs	r2, #64	@ 0x40
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800440a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004410:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004416:	b29a      	uxth	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4a62      	ldr	r2, [pc, #392]	@ (80045a8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004420:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004422:	897a      	ldrh	r2, [r7, #10]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004428:	893a      	ldrh	r2, [r7, #8]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800442e:	88fa      	ldrh	r2, [r7, #6]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 80cc 	beq.w	80045dc <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004448:	2b00      	cmp	r3, #0
 800444a:	d02d      	beq.n	80044a8 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004450:	4a56      	ldr	r2, [pc, #344]	@ (80045ac <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004452:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004458:	4a55      	ldr	r2, [pc, #340]	@ (80045b0 <HAL_I2C_Mem_Read_DMA+0x290>)
 800445a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004460:	2200      	movs	r2, #0
 8004462:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004468:	2200      	movs	r2, #0
 800446a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004470:	2200      	movs	r2, #0
 8004472:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004478:	2200      	movs	r2, #0
 800447a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3310      	adds	r3, #16
 8004486:	4619      	mov	r1, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	461a      	mov	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004492:	f7fe fcbf 	bl	8002e14 <HAL_DMA_Start_IT>
 8004496:	4603      	mov	r3, r0
 8004498:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800449c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f040 8087 	bne.w	80045b4 <HAL_I2C_Mem_Read_DMA+0x294>
 80044a6:	e013      	b.n	80044d0 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0b3      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80044d0:	88f8      	ldrh	r0, [r7, #6]
 80044d2:	893a      	ldrh	r2, [r7, #8]
 80044d4:	8979      	ldrh	r1, [r7, #10]
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	9301      	str	r3, [sp, #4]
 80044da:	2323      	movs	r3, #35	@ 0x23
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	4603      	mov	r3, r0
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 fb1b 	bl	8004b1c <I2C_RequestMemoryRead>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d023      	beq.n	8004534 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fe fd57 	bl	8002fa4 <HAL_DMA_Abort_IT>
 80044f6:	4603      	mov	r3, r0
 80044f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004500:	2200      	movs	r2, #0
 8004502:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004512:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e081      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004538:	2b01      	cmp	r3, #1
 800453a:	d108      	bne.n	800454e <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	e007      	b.n	800455e <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800455c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800455e:	2300      	movs	r3, #0
 8004560:	61bb      	str	r3, [r7, #24]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	61bb      	str	r3, [r7, #24]
 8004572:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800458a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800459a:	605a      	str	r2, [r3, #4]
 800459c:	e049      	b.n	8004632 <HAL_I2C_Mem_Read_DMA+0x312>
 800459e:	bf00      	nop
 80045a0:	20000018 	.word	0x20000018
 80045a4:	14f8b589 	.word	0x14f8b589
 80045a8:	ffff0000 	.word	0xffff0000
 80045ac:	08004ced 	.word	0x08004ced
 80045b0:	08004eab 	.word	0x08004eab
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c8:	f043 0210 	orr.w	r2, r3, #16
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e02d      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80045dc:	88f8      	ldrh	r0, [r7, #6]
 80045de:	893a      	ldrh	r2, [r7, #8]
 80045e0:	8979      	ldrh	r1, [r7, #10]
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	9301      	str	r3, [sp, #4]
 80045e6:	2323      	movs	r3, #35	@ 0x23
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	4603      	mov	r3, r0
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 fa95 	bl	8004b1c <I2C_RequestMemoryRead>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e01d      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	617b      	str	r3, [r7, #20]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	617b      	str	r3, [r7, #20]
 8004610:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004620:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2220      	movs	r2, #32
 8004626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	e000      	b.n	8004638 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8004636:	2302      	movs	r3, #2
  }
}
 8004638:	4618      	mov	r0, r3
 800463a:	3728      	adds	r7, #40	@ 0x28
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08a      	sub	sp, #40	@ 0x28
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	607a      	str	r2, [r7, #4]
 800464a:	603b      	str	r3, [r7, #0]
 800464c:	460b      	mov	r3, r1
 800464e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004650:	f7fe f9f0 	bl	8002a34 <HAL_GetTick>
 8004654:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b20      	cmp	r3, #32
 8004664:	f040 8111 	bne.w	800488a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	2319      	movs	r3, #25
 800466e:	2201      	movs	r2, #1
 8004670:	4988      	ldr	r1, [pc, #544]	@ (8004894 <HAL_I2C_IsDeviceReady+0x254>)
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fc56 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800467e:	2302      	movs	r3, #2
 8004680:	e104      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_I2C_IsDeviceReady+0x50>
 800468c:	2302      	movs	r3, #2
 800468e:	e0fd      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d007      	beq.n	80046b6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0201 	orr.w	r2, r2, #1
 80046b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2224      	movs	r2, #36	@ 0x24
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4a70      	ldr	r2, [pc, #448]	@ (8004898 <HAL_I2C_IsDeviceReady+0x258>)
 80046d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046e8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 fc14 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00d      	beq.n	800471e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800470c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004710:	d103      	bne.n	800471a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004718:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e0b6      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800471e:	897b      	ldrh	r3, [r7, #10]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800472c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800472e:	f7fe f981 	bl	8002a34 <HAL_GetTick>
 8004732:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b02      	cmp	r3, #2
 8004740:	bf0c      	ite	eq
 8004742:	2301      	moveq	r3, #1
 8004744:	2300      	movne	r3, #0
 8004746:	b2db      	uxtb	r3, r3
 8004748:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004758:	bf0c      	ite	eq
 800475a:	2301      	moveq	r3, #1
 800475c:	2300      	movne	r3, #0
 800475e:	b2db      	uxtb	r3, r3
 8004760:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004762:	e025      	b.n	80047b0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004764:	f7fe f966 	bl	8002a34 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d302      	bcc.n	800477a <HAL_I2C_IsDeviceReady+0x13a>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	22a0      	movs	r2, #160	@ 0xa0
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b02      	cmp	r3, #2
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2ba0      	cmp	r3, #160	@ 0xa0
 80047ba:	d005      	beq.n	80047c8 <HAL_I2C_IsDeviceReady+0x188>
 80047bc:	7dfb      	ldrb	r3, [r7, #23]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d102      	bne.n	80047c8 <HAL_I2C_IsDeviceReady+0x188>
 80047c2:	7dbb      	ldrb	r3, [r7, #22]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d0cd      	beq.n	8004764 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2220      	movs	r2, #32
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d129      	bne.n	8004832 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ee:	2300      	movs	r3, #0
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	2319      	movs	r3, #25
 800480a:	2201      	movs	r2, #1
 800480c:	4921      	ldr	r1, [pc, #132]	@ (8004894 <HAL_I2C_IsDeviceReady+0x254>)
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 fb88 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e036      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	e02c      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004840:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800484a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	2319      	movs	r3, #25
 8004852:	2201      	movs	r2, #1
 8004854:	490f      	ldr	r1, [pc, #60]	@ (8004894 <HAL_I2C_IsDeviceReady+0x254>)
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fb64 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e012      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	3301      	adds	r3, #1
 800486a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	429a      	cmp	r2, r3
 8004872:	f4ff af32 	bcc.w	80046da <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2220      	movs	r2, #32
 800487a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800488a:	2302      	movs	r3, #2
  }
}
 800488c:	4618      	mov	r0, r3
 800488e:	3720      	adds	r7, #32
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	00100002 	.word	0x00100002
 8004898:	ffff0000 	.word	0xffff0000

0800489c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	607a      	str	r2, [r7, #4]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	460b      	mov	r3, r1
 80048fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d006      	beq.n	8004916 <I2C_MasterRequestWrite+0x2a>
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d003      	beq.n	8004916 <I2C_MasterRequestWrite+0x2a>
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004914:	d108      	bne.n	8004928 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	e00b      	b.n	8004940 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492c:	2b12      	cmp	r3, #18
 800492e:	d107      	bne.n	8004940 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800493e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 fae9 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00d      	beq.n	8004974 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004966:	d103      	bne.n	8004970 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800496e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e035      	b.n	80049e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800497c:	d108      	bne.n	8004990 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800497e:	897b      	ldrh	r3, [r7, #10]
 8004980:	b2db      	uxtb	r3, r3
 8004982:	461a      	mov	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800498c:	611a      	str	r2, [r3, #16]
 800498e:	e01b      	b.n	80049c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004990:	897b      	ldrh	r3, [r7, #10]
 8004992:	11db      	asrs	r3, r3, #7
 8004994:	b2db      	uxtb	r3, r3
 8004996:	f003 0306 	and.w	r3, r3, #6
 800499a:	b2db      	uxtb	r3, r3
 800499c:	f063 030f 	orn	r3, r3, #15
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	490e      	ldr	r1, [pc, #56]	@ (80049e8 <I2C_MasterRequestWrite+0xfc>)
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fb32 	bl	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e010      	b.n	80049e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80049be:	897b      	ldrh	r3, [r7, #10]
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	4907      	ldr	r1, [pc, #28]	@ (80049ec <I2C_MasterRequestWrite+0x100>)
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 fb22 	bl	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d001      	beq.n	80049de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e000      	b.n	80049e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3718      	adds	r7, #24
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	00010008 	.word	0x00010008
 80049ec:	00010002 	.word	0x00010002

080049f0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	4608      	mov	r0, r1
 80049fa:	4611      	mov	r1, r2
 80049fc:	461a      	mov	r2, r3
 80049fe:	4603      	mov	r3, r0
 8004a00:	817b      	strh	r3, [r7, #10]
 8004a02:	460b      	mov	r3, r1
 8004a04:	813b      	strh	r3, [r7, #8]
 8004a06:	4613      	mov	r3, r2
 8004a08:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fa7c 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00d      	beq.n	8004a4e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a40:	d103      	bne.n	8004a4a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e05f      	b.n	8004b0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a4e:	897b      	ldrh	r3, [r7, #10]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	6a3a      	ldr	r2, [r7, #32]
 8004a62:	492d      	ldr	r1, [pc, #180]	@ (8004b18 <I2C_RequestMemoryWrite+0x128>)
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 fad7 	bl	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e04c      	b.n	8004b0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a74:	2300      	movs	r3, #0
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	617b      	str	r3, [r7, #20]
 8004a88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8c:	6a39      	ldr	r1, [r7, #32]
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 fb62 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00d      	beq.n	8004ab6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d107      	bne.n	8004ab2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e02b      	b.n	8004b0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d105      	bne.n	8004ac8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004abc:	893b      	ldrh	r3, [r7, #8]
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	611a      	str	r2, [r3, #16]
 8004ac6:	e021      	b.n	8004b0c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ac8:	893b      	ldrh	r3, [r7, #8]
 8004aca:	0a1b      	lsrs	r3, r3, #8
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad8:	6a39      	ldr	r1, [r7, #32]
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 fb3c 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00d      	beq.n	8004b02 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d107      	bne.n	8004afe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004afc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e005      	b.n	8004b0e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b02:	893b      	ldrh	r3, [r7, #8]
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3718      	adds	r7, #24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	00010002 	.word	0x00010002

08004b1c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	4608      	mov	r0, r1
 8004b26:	4611      	mov	r1, r2
 8004b28:	461a      	mov	r2, r3
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	817b      	strh	r3, [r7, #10]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	813b      	strh	r3, [r7, #8]
 8004b32:	4613      	mov	r3, r2
 8004b34:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b44:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f000 f9de 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00d      	beq.n	8004b8a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b7c:	d103      	bne.n	8004b86 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e0aa      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b8a:	897b      	ldrh	r3, [r7, #10]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	461a      	mov	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9c:	6a3a      	ldr	r2, [r7, #32]
 8004b9e:	4952      	ldr	r1, [pc, #328]	@ (8004ce8 <I2C_RequestMemoryRead+0x1cc>)
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 fa39 	bl	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e097      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc8:	6a39      	ldr	r1, [r7, #32]
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fac4 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d107      	bne.n	8004bee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e076      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d105      	bne.n	8004c04 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bf8:	893b      	ldrh	r3, [r7, #8]
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	611a      	str	r2, [r3, #16]
 8004c02:	e021      	b.n	8004c48 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c04:	893b      	ldrh	r3, [r7, #8]
 8004c06:	0a1b      	lsrs	r3, r3, #8
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c14:	6a39      	ldr	r1, [r7, #32]
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 fa9e 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00d      	beq.n	8004c3e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d107      	bne.n	8004c3a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e050      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c3e:	893b      	ldrh	r3, [r7, #8]
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c4a:	6a39      	ldr	r1, [r7, #32]
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 fa83 	bl	8005158 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00d      	beq.n	8004c74 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d107      	bne.n	8004c70 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c6e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e035      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c82:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f947 	bl	8004f24 <I2C_WaitOnFlagUntilTimeout>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00d      	beq.n	8004cb8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004caa:	d103      	bne.n	8004cb4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cb2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e013      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cb8:	897b      	ldrh	r3, [r7, #10]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	f043 0301 	orr.w	r3, r3, #1
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cca:	6a3a      	ldr	r2, [r7, #32]
 8004ccc:	4906      	ldr	r1, [pc, #24]	@ (8004ce8 <I2C_RequestMemoryRead+0x1cc>)
 8004cce:	68f8      	ldr	r0, [r7, #12]
 8004cd0:	f000 f9a2 	bl	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e000      	b.n	8004ce0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	00010002 	.word	0x00010002

08004cec <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d00:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d08:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d1e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004d46:	2b21      	cmp	r3, #33	@ 0x21
 8004d48:	d007      	beq.n	8004d5a <I2C_DMAXferCplt+0x6e>
 8004d4a:	7cfb      	ldrb	r3, [r7, #19]
 8004d4c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004d50:	2b22      	cmp	r3, #34	@ 0x22
 8004d52:	d131      	bne.n	8004db8 <I2C_DMAXferCplt+0xcc>
 8004d54:	7cbb      	ldrb	r3, [r7, #18]
 8004d56:	2b20      	cmp	r3, #32
 8004d58:	d12e      	bne.n	8004db8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d68:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004d70:	7cfb      	ldrb	r3, [r7, #19]
 8004d72:	2b29      	cmp	r3, #41	@ 0x29
 8004d74:	d10a      	bne.n	8004d8c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2221      	movs	r2, #33	@ 0x21
 8004d7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2228      	movs	r2, #40	@ 0x28
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d84:	6978      	ldr	r0, [r7, #20]
 8004d86:	f7ff fd93 	bl	80048b0 <HAL_I2C_SlaveTxCpltCallback>
 8004d8a:	e00c      	b.n	8004da6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d8c:	7cfb      	ldrb	r3, [r7, #19]
 8004d8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d90:	d109      	bne.n	8004da6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2222      	movs	r2, #34	@ 0x22
 8004d96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	2228      	movs	r2, #40	@ 0x28
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004da0:	6978      	ldr	r0, [r7, #20]
 8004da2:	f7ff fd8f 	bl	80048c4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004db4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004db6:	e074      	b.n	8004ea2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d06e      	beq.n	8004ea2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d107      	bne.n	8004dde <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ddc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004dec:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004df4:	d009      	beq.n	8004e0a <I2C_DMAXferCplt+0x11e>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d006      	beq.n	8004e0a <I2C_DMAXferCplt+0x11e>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004e02:	d002      	beq.n	8004e0a <I2C_DMAXferCplt+0x11e>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d107      	bne.n	8004e1a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e18:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e28:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e38:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004e48:	6978      	ldr	r0, [r7, #20]
 8004e4a:	f7ff fd45 	bl	80048d8 <HAL_I2C_ErrorCallback>
}
 8004e4e:	e028      	b.n	8004ea2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b40      	cmp	r3, #64	@ 0x40
 8004e62:	d10a      	bne.n	8004e7a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004e72:	6978      	ldr	r0, [r7, #20]
 8004e74:	f7fc f9dc 	bl	8001230 <HAL_I2C_MemRxCpltCallback>
}
 8004e78:	e013      	b.n	8004ea2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2b08      	cmp	r3, #8
 8004e86:	d002      	beq.n	8004e8e <I2C_DMAXferCplt+0x1a2>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d103      	bne.n	8004e96 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e94:	e002      	b.n	8004e9c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2212      	movs	r2, #18
 8004e9a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e9c:	6978      	ldr	r0, [r7, #20]
 8004e9e:	f7ff fcfd 	bl	800489c <HAL_I2C_MasterRxCpltCallback>
}
 8004ea2:	bf00      	nop
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b084      	sub	sp, #16
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f7fe fa0f 	bl	80032fc <HAL_DMA_GetError>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d01b      	beq.n	8004f1c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2220      	movs	r2, #32
 8004efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f043 0210 	orr.w	r2, r3, #16
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7ff fcde 	bl	80048d8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	4613      	mov	r3, r2
 8004f32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f34:	e048      	b.n	8004fc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3c:	d044      	beq.n	8004fc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f3e:	f7fd fd79 	bl	8002a34 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d302      	bcc.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d139      	bne.n	8004fc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	0c1b      	lsrs	r3, r3, #16
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d10d      	bne.n	8004f7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	43da      	mvns	r2, r3
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	bf0c      	ite	eq
 8004f70:	2301      	moveq	r3, #1
 8004f72:	2300      	movne	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	461a      	mov	r2, r3
 8004f78:	e00c      	b.n	8004f94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	43da      	mvns	r2, r3
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	4013      	ands	r3, r2
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d116      	bne.n	8004fc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb4:	f043 0220 	orr.w	r2, r3, #32
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e023      	b.n	8005010 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	0c1b      	lsrs	r3, r3, #16
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d10d      	bne.n	8004fee <I2C_WaitOnFlagUntilTimeout+0xca>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	43da      	mvns	r2, r3
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2301      	moveq	r3, #1
 8004fe6:	2300      	movne	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	461a      	mov	r2, r3
 8004fec:	e00c      	b.n	8005008 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	43da      	mvns	r2, r3
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	bf0c      	ite	eq
 8005000:	2301      	moveq	r3, #1
 8005002:	2300      	movne	r3, #0
 8005004:	b2db      	uxtb	r3, r3
 8005006:	461a      	mov	r2, r3
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	429a      	cmp	r2, r3
 800500c:	d093      	beq.n	8004f36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
 8005024:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005026:	e071      	b.n	800510c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005036:	d123      	bne.n	8005080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005046:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005050:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506c:	f043 0204 	orr.w	r2, r3, #4
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e067      	b.n	8005150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005086:	d041      	beq.n	800510c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005088:	f7fd fcd4 	bl	8002a34 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	429a      	cmp	r2, r3
 8005096:	d302      	bcc.n	800509e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d136      	bne.n	800510c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	0c1b      	lsrs	r3, r3, #16
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d10c      	bne.n	80050c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	43da      	mvns	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	4013      	ands	r3, r2
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bf14      	ite	ne
 80050ba:	2301      	movne	r3, #1
 80050bc:	2300      	moveq	r3, #0
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	e00b      	b.n	80050da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	43da      	mvns	r2, r3
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	4013      	ands	r3, r2
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	bf14      	ite	ne
 80050d4:	2301      	movne	r3, #1
 80050d6:	2300      	moveq	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d016      	beq.n	800510c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f8:	f043 0220 	orr.w	r2, r3, #32
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e021      	b.n	8005150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	0c1b      	lsrs	r3, r3, #16
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b01      	cmp	r3, #1
 8005114:	d10c      	bne.n	8005130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	43da      	mvns	r2, r3
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	4013      	ands	r3, r2
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	bf14      	ite	ne
 8005128:	2301      	movne	r3, #1
 800512a:	2300      	moveq	r3, #0
 800512c:	b2db      	uxtb	r3, r3
 800512e:	e00b      	b.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	43da      	mvns	r2, r3
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4013      	ands	r3, r2
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	bf14      	ite	ne
 8005142:	2301      	movne	r3, #1
 8005144:	2300      	moveq	r3, #0
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	f47f af6d 	bne.w	8005028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005164:	e034      	b.n	80051d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 f8e3 	bl	8005332 <I2C_IsAcknowledgeFailed>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e034      	b.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d028      	beq.n	80051d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517e:	f7fd fc59 	bl	8002a34 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	429a      	cmp	r2, r3
 800518c:	d302      	bcc.n	8005194 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d11d      	bne.n	80051d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800519e:	2b80      	cmp	r3, #128	@ 0x80
 80051a0:	d016      	beq.n	80051d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2220      	movs	r2, #32
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051bc:	f043 0220 	orr.w	r2, r3, #32
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e007      	b.n	80051e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051da:	2b80      	cmp	r3, #128	@ 0x80
 80051dc:	d1c3      	bne.n	8005166 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051f4:	e034      	b.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f89b 	bl	8005332 <I2C_IsAcknowledgeFailed>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e034      	b.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d028      	beq.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520e:	f7fd fc11 	bl	8002a34 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d11d      	bne.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	f003 0304 	and.w	r3, r3, #4
 800522e:	2b04      	cmp	r3, #4
 8005230:	d016      	beq.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e007      	b.n	8005270 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	f003 0304 	and.w	r3, r3, #4
 800526a:	2b04      	cmp	r3, #4
 800526c:	d1c3      	bne.n	80051f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005284:	e049      	b.n	800531a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	f003 0310 	and.w	r3, r3, #16
 8005290:	2b10      	cmp	r3, #16
 8005292:	d119      	bne.n	80052c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f06f 0210 	mvn.w	r2, #16
 800529c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e030      	b.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c8:	f7fd fbb4 	bl	8002a34 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d302      	bcc.n	80052de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d11d      	bne.n	800531a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e8:	2b40      	cmp	r3, #64	@ 0x40
 80052ea:	d016      	beq.n	800531a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	f043 0220 	orr.w	r2, r3, #32
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e007      	b.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005324:	2b40      	cmp	r3, #64	@ 0x40
 8005326:	d1ae      	bne.n	8005286 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005348:	d11b      	bne.n	8005382 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005352:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2220      	movs	r2, #32
 800535e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536e:	f043 0204 	orr.w	r2, r3, #4
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e000      	b.n	8005384 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af02      	add	r7, sp, #8
 8005396:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e101      	b.n	80055a6 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d106      	bne.n	80053c2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f007 fddf 	bl	800cf80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2203      	movs	r2, #3
 80053c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053d0:	d102      	bne.n	80053d8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f004 f96e 	bl	80096be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	7c1a      	ldrb	r2, [r3, #16]
 80053ea:	f88d 2000 	strb.w	r2, [sp]
 80053ee:	3304      	adds	r3, #4
 80053f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053f2:	f004 f84d 	bl	8009490 <USB_CoreInit>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d005      	beq.n	8005408 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e0ce      	b.n	80055a6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2100      	movs	r1, #0
 800540e:	4618      	mov	r0, r3
 8005410:	f004 f966 	bl	80096e0 <USB_SetCurrentMode>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e0bf      	b.n	80055a6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
 800542a:	e04a      	b.n	80054c2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800542c:	7bfa      	ldrb	r2, [r7, #15]
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	4613      	mov	r3, r2
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	3315      	adds	r3, #21
 800543c:	2201      	movs	r2, #1
 800543e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005440:	7bfa      	ldrb	r2, [r7, #15]
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	4613      	mov	r3, r2
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	4413      	add	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	3314      	adds	r3, #20
 8005450:	7bfa      	ldrb	r2, [r7, #15]
 8005452:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005454:	7bfa      	ldrb	r2, [r7, #15]
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	b298      	uxth	r0, r3
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	4613      	mov	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	332e      	adds	r3, #46	@ 0x2e
 8005468:	4602      	mov	r2, r0
 800546a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800546c:	7bfa      	ldrb	r2, [r7, #15]
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	4613      	mov	r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	4413      	add	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	440b      	add	r3, r1
 800547a:	3318      	adds	r3, #24
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005480:	7bfa      	ldrb	r2, [r7, #15]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	331c      	adds	r3, #28
 8005490:	2200      	movs	r2, #0
 8005492:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005494:	7bfa      	ldrb	r2, [r7, #15]
 8005496:	6879      	ldr	r1, [r7, #4]
 8005498:	4613      	mov	r3, r2
 800549a:	00db      	lsls	r3, r3, #3
 800549c:	4413      	add	r3, r2
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	440b      	add	r3, r1
 80054a2:	3320      	adds	r3, #32
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80054a8:	7bfa      	ldrb	r2, [r7, #15]
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	4613      	mov	r3, r2
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	440b      	add	r3, r1
 80054b6:	3324      	adds	r3, #36	@ 0x24
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	3301      	adds	r3, #1
 80054c0:	73fb      	strb	r3, [r7, #15]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	791b      	ldrb	r3, [r3, #4]
 80054c6:	7bfa      	ldrb	r2, [r7, #15]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d3af      	bcc.n	800542c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054cc:	2300      	movs	r3, #0
 80054ce:	73fb      	strb	r3, [r7, #15]
 80054d0:	e044      	b.n	800555c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80054d2:	7bfa      	ldrb	r2, [r7, #15]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	00db      	lsls	r3, r3, #3
 80054da:	4413      	add	r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	440b      	add	r3, r1
 80054e0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80054e4:	2200      	movs	r2, #0
 80054e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80054e8:	7bfa      	ldrb	r2, [r7, #15]
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	4613      	mov	r3, r2
 80054ee:	00db      	lsls	r3, r3, #3
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80054fa:	7bfa      	ldrb	r2, [r7, #15]
 80054fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80054fe:	7bfa      	ldrb	r2, [r7, #15]
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	4613      	mov	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4413      	add	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	440b      	add	r3, r1
 800550c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005510:	2200      	movs	r2, #0
 8005512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005514:	7bfa      	ldrb	r2, [r7, #15]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005526:	2200      	movs	r2, #0
 8005528:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800552a:	7bfa      	ldrb	r2, [r7, #15]
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	4613      	mov	r3, r2
 8005530:	00db      	lsls	r3, r3, #3
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800553c:	2200      	movs	r2, #0
 800553e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005540:	7bfa      	ldrb	r2, [r7, #15]
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	4613      	mov	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005552:	2200      	movs	r2, #0
 8005554:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	3301      	adds	r3, #1
 800555a:	73fb      	strb	r3, [r7, #15]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	791b      	ldrb	r3, [r3, #4]
 8005560:	7bfa      	ldrb	r2, [r7, #15]
 8005562:	429a      	cmp	r2, r3
 8005564:	d3b5      	bcc.n	80054d2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6818      	ldr	r0, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	7c1a      	ldrb	r2, [r3, #16]
 800556e:	f88d 2000 	strb.w	r2, [sp]
 8005572:	3304      	adds	r3, #4
 8005574:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005576:	f004 f8ff 	bl	8009778 <USB_DevInit>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2202      	movs	r2, #2
 8005584:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e00c      	b.n	80055a6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4618      	mov	r0, r3
 80055a0:	f005 f949 	bl	800a836 <USB_DevDisconnect>

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b084      	sub	sp, #16
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d101      	bne.n	80055ca <HAL_PCD_Start+0x1c>
 80055c6:	2302      	movs	r3, #2
 80055c8:	e022      	b.n	8005610 <HAL_PCD_Start+0x62>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d009      	beq.n	80055f2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d105      	bne.n	80055f2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f004 f850 	bl	800969c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f005 f8f7 	bl	800a7f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005618:	b590      	push	{r4, r7, lr}
 800561a:	b08d      	sub	sp, #52	@ 0x34
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4618      	mov	r0, r3
 8005630:	f005 f9b5 	bl	800a99e <USB_GetMode>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	f040 848c 	bne.w	8005f54 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f005 f919 	bl	800a878 <USB_ReadInterrupts>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	f000 8482 	beq.w	8005f52 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	0a1b      	lsrs	r3, r3, #8
 8005658:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	f005 f906 	bl	800a878 <USB_ReadInterrupts>
 800566c:	4603      	mov	r3, r0
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b02      	cmp	r3, #2
 8005674:	d107      	bne.n	8005686 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695a      	ldr	r2, [r3, #20]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f002 0202 	and.w	r2, r2, #2
 8005684:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4618      	mov	r0, r3
 800568c:	f005 f8f4 	bl	800a878 <USB_ReadInterrupts>
 8005690:	4603      	mov	r3, r0
 8005692:	f003 0310 	and.w	r3, r3, #16
 8005696:	2b10      	cmp	r3, #16
 8005698:	d161      	bne.n	800575e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699a      	ldr	r2, [r3, #24]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f022 0210 	bic.w	r2, r2, #16
 80056a8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	f003 020f 	and.w	r2, r3, #15
 80056b6:	4613      	mov	r3, r2
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	4413      	add	r3, r2
 80056c6:	3304      	adds	r3, #4
 80056c8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80056d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056d4:	d124      	bne.n	8005720 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80056dc:	4013      	ands	r3, r2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d035      	beq.n	800574e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	091b      	lsrs	r3, r3, #4
 80056ea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	461a      	mov	r2, r3
 80056f4:	6a38      	ldr	r0, [r7, #32]
 80056f6:	f004 ff2b 	bl	800a550 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	091b      	lsrs	r3, r3, #4
 8005702:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005706:	441a      	add	r2, r3
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	695a      	ldr	r2, [r3, #20]
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	091b      	lsrs	r3, r3, #4
 8005714:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005718:	441a      	add	r2, r3
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	615a      	str	r2, [r3, #20]
 800571e:	e016      	b.n	800574e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005726:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800572a:	d110      	bne.n	800574e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005732:	2208      	movs	r2, #8
 8005734:	4619      	mov	r1, r3
 8005736:	6a38      	ldr	r0, [r7, #32]
 8005738:	f004 ff0a 	bl	800a550 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	695a      	ldr	r2, [r3, #20]
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	091b      	lsrs	r3, r3, #4
 8005744:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005748:	441a      	add	r2, r3
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699a      	ldr	r2, [r3, #24]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 0210 	orr.w	r2, r2, #16
 800575c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f005 f888 	bl	800a878 <USB_ReadInterrupts>
 8005768:	4603      	mov	r3, r0
 800576a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800576e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005772:	f040 80a7 	bne.w	80058c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4618      	mov	r0, r3
 8005780:	f005 f88d 	bl	800a89e <USB_ReadDevAllOutEpInterrupt>
 8005784:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005786:	e099      	b.n	80058bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 808e 	beq.w	80058b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	4611      	mov	r1, r2
 800579e:	4618      	mov	r0, r3
 80057a0:	f005 f8b1 	bl	800a906 <USB_ReadDevOutEPInterrupt>
 80057a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00c      	beq.n	80057ca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057bc:	461a      	mov	r2, r3
 80057be:	2301      	movs	r3, #1
 80057c0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80057c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 fea3 	bl	8006510 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00c      	beq.n	80057ee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80057d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e0:	461a      	mov	r2, r3
 80057e2:	2308      	movs	r3, #8
 80057e4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80057e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 ff79 	bl	80066e0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80057f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005804:	461a      	mov	r2, r3
 8005806:	2310      	movs	r3, #16
 8005808:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d030      	beq.n	8005876 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800581c:	2b80      	cmp	r3, #128	@ 0x80
 800581e:	d109      	bne.n	8005834 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800582e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005832:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005836:	4613      	mov	r3, r2
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	4413      	add	r3, r2
 8005846:	3304      	adds	r3, #4
 8005848:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	78db      	ldrb	r3, [r3, #3]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d108      	bne.n	8005864 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2200      	movs	r2, #0
 8005856:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585a:	b2db      	uxtb	r3, r3
 800585c:	4619      	mov	r1, r3
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f007 fc8a 	bl	800d178 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005866:	015a      	lsls	r2, r3, #5
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	4413      	add	r3, r2
 800586c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005870:	461a      	mov	r2, r3
 8005872:	2302      	movs	r3, #2
 8005874:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	f003 0320 	and.w	r3, r3, #32
 800587c:	2b00      	cmp	r3, #0
 800587e:	d008      	beq.n	8005892 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	4413      	add	r3, r2
 8005888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800588c:	461a      	mov	r2, r3
 800588e:	2320      	movs	r3, #32
 8005890:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058a8:	461a      	mov	r2, r3
 80058aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80058ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	3301      	adds	r3, #1
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80058b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b8:	085b      	lsrs	r3, r3, #1
 80058ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80058bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f47f af62 	bne.w	8005788 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f004 ffd5 	bl	800a878 <USB_ReadInterrupts>
 80058ce:	4603      	mov	r3, r0
 80058d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058d8:	f040 80db 	bne.w	8005a92 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4618      	mov	r0, r3
 80058e2:	f004 fff6 	bl	800a8d2 <USB_ReadDevAllInEpInterrupt>
 80058e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80058e8:	2300      	movs	r3, #0
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80058ec:	e0cd      	b.n	8005a8a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80058ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 80c2 	beq.w	8005a7e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	4611      	mov	r1, r2
 8005904:	4618      	mov	r0, r3
 8005906:	f005 f81c 	bl	800a942 <USB_ReadDevInEPInterrupt>
 800590a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d057      	beq.n	80059c6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	f003 030f 	and.w	r3, r3, #15
 800591c:	2201      	movs	r2, #1
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800592a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	43db      	mvns	r3, r3
 8005930:	69f9      	ldr	r1, [r7, #28]
 8005932:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005936:	4013      	ands	r3, r2
 8005938:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	015a      	lsls	r2, r3, #5
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	4413      	add	r3, r2
 8005942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005946:	461a      	mov	r2, r3
 8005948:	2301      	movs	r3, #1
 800594a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	799b      	ldrb	r3, [r3, #6]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d132      	bne.n	80059ba <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005958:	4613      	mov	r3, r2
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	3320      	adds	r3, #32
 8005964:	6819      	ldr	r1, [r3, #0]
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596a:	4613      	mov	r3, r2
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	4413      	add	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4403      	add	r3, r0
 8005974:	331c      	adds	r3, #28
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4419      	add	r1, r3
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597e:	4613      	mov	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4403      	add	r3, r0
 8005988:	3320      	adds	r3, #32
 800598a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598e:	2b00      	cmp	r3, #0
 8005990:	d113      	bne.n	80059ba <HAL_PCD_IRQHandler+0x3a2>
 8005992:	6879      	ldr	r1, [r7, #4]
 8005994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005996:	4613      	mov	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	440b      	add	r3, r1
 80059a0:	3324      	adds	r3, #36	@ 0x24
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d108      	bne.n	80059ba <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059b2:	461a      	mov	r2, r3
 80059b4:	2101      	movs	r1, #1
 80059b6:	f005 f823 	bl	800aa00 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f007 fb5e 	bl	800d082 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	f003 0308 	and.w	r3, r3, #8
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d008      	beq.n	80059e2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80059d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d2:	015a      	lsls	r2, r3, #5
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	4413      	add	r3, r2
 80059d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059dc:	461a      	mov	r2, r3
 80059de:	2308      	movs	r3, #8
 80059e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	015a      	lsls	r2, r3, #5
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	4413      	add	r3, r2
 80059f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f8:	461a      	mov	r2, r3
 80059fa:	2310      	movs	r3, #16
 80059fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d008      	beq.n	8005a1a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a14:	461a      	mov	r2, r3
 8005a16:	2340      	movs	r3, #64	@ 0x40
 8005a18:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d023      	beq.n	8005a6c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005a24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a26:	6a38      	ldr	r0, [r7, #32]
 8005a28:	f004 f80a 	bl	8009a40 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a2e:	4613      	mov	r3, r2
 8005a30:	00db      	lsls	r3, r3, #3
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	3310      	adds	r3, #16
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	3304      	adds	r3, #4
 8005a3e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	78db      	ldrb	r3, [r3, #3]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d108      	bne.n	8005a5a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	4619      	mov	r1, r3
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f007 fba1 	bl	800d19c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a66:	461a      	mov	r2, r3
 8005a68:	2302      	movs	r3, #2
 8005a6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005a76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fcbd 	bl	80063f8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	3301      	adds	r3, #1
 8005a82:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a86:	085b      	lsrs	r3, r3, #1
 8005a88:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f47f af2e 	bne.w	80058ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f004 feee 	bl	800a878 <USB_ReadInterrupts>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005aa2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aa6:	d122      	bne.n	8005aee <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	69fa      	ldr	r2, [r7, #28]
 8005ab2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ab6:	f023 0301 	bic.w	r3, r3, #1
 8005aba:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d108      	bne.n	8005ad8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ace:	2100      	movs	r1, #0
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fea3 	bl	800681c <HAL_PCDEx_LPM_Callback>
 8005ad6:	e002      	b.n	8005ade <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f007 fb3f 	bl	800d15c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	695a      	ldr	r2, [r3, #20]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005aec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f004 fec0 	bl	800a878 <USB_ReadInterrupts>
 8005af8:	4603      	mov	r3, r0
 8005afa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005afe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b02:	d112      	bne.n	8005b2a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d102      	bne.n	8005b1a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f007 fafb 	bl	800d110 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695a      	ldr	r2, [r3, #20]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005b28:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f004 fea2 	bl	800a878 <USB_ReadInterrupts>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b3e:	f040 80b7 	bne.w	8005cb0 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	69fa      	ldr	r2, [r7, #28]
 8005b4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b50:	f023 0301 	bic.w	r3, r3, #1
 8005b54:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2110      	movs	r1, #16
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f003 ff6f 	bl	8009a40 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b62:	2300      	movs	r3, #0
 8005b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b66:	e046      	b.n	8005bf6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6a:	015a      	lsls	r2, r3, #5
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	4413      	add	r3, r2
 8005b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b74:	461a      	mov	r2, r3
 8005b76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b7a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b8c:	0151      	lsls	r1, r2, #5
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	440a      	add	r2, r1
 8005b92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b9a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ba8:	461a      	mov	r2, r3
 8005baa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005bae:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc0:	0151      	lsls	r1, r2, #5
 8005bc2:	69fa      	ldr	r2, [r7, #28]
 8005bc4:	440a      	add	r2, r1
 8005bc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005bce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be0:	0151      	lsls	r1, r2, #5
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	440a      	add	r2, r1
 8005be6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005bee:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	791b      	ldrb	r3, [r3, #4]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d3b2      	bcc.n	8005b68 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	69fa      	ldr	r2, [r7, #28]
 8005c0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c10:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005c14:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	7bdb      	ldrb	r3, [r3, #15]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d016      	beq.n	8005c4c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c28:	69fa      	ldr	r2, [r7, #28]
 8005c2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c2e:	f043 030b 	orr.w	r3, r3, #11
 8005c32:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3e:	69fa      	ldr	r2, [r7, #28]
 8005c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c44:	f043 030b 	orr.w	r3, r3, #11
 8005c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8005c4a:	e015      	b.n	8005c78 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	69fa      	ldr	r2, [r7, #28]
 8005c56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c5a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005c5e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005c62:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	69fa      	ldr	r2, [r7, #28]
 8005c6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c72:	f043 030b 	orr.w	r3, r3, #11
 8005c76:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c86:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005c8a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6818      	ldr	r0, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f004 feb0 	bl	800aa00 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	695a      	ldr	r2, [r3, #20]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005cae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f004 fddf 	bl	800a878 <USB_ReadInterrupts>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cc4:	d123      	bne.n	8005d0e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f004 fe75 	bl	800a9ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f003 ff2c 	bl	8009b32 <USB_GetDevSpeed>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	461a      	mov	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681c      	ldr	r4, [r3, #0]
 8005ce6:	f001 f9c9 	bl	800707c <HAL_RCC_GetHCLKFreq>
 8005cea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	f003 fc30 	bl	8009558 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f007 f9ea 	bl	800d0d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	695a      	ldr	r2, [r3, #20]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f004 fdb0 	bl	800a878 <USB_ReadInterrupts>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f003 0308 	and.w	r3, r3, #8
 8005d1e:	2b08      	cmp	r3, #8
 8005d20:	d10a      	bne.n	8005d38 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f007 f9c7 	bl	800d0b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695a      	ldr	r2, [r3, #20]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f002 0208 	and.w	r2, r2, #8
 8005d36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f004 fd9b 	bl	800a878 <USB_ReadInterrupts>
 8005d42:	4603      	mov	r3, r0
 8005d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d48:	2b80      	cmp	r3, #128	@ 0x80
 8005d4a:	d123      	bne.n	8005d94 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005d4c:	6a3b      	ldr	r3, [r7, #32]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d54:	6a3b      	ldr	r3, [r7, #32]
 8005d56:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d58:	2301      	movs	r3, #1
 8005d5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d5c:	e014      	b.n	8005d88 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d62:	4613      	mov	r3, r2
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	4413      	add	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	440b      	add	r3, r1
 8005d6c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d105      	bne.n	8005d82 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 fb0a 	bl	8006396 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d84:	3301      	adds	r3, #1
 8005d86:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	791b      	ldrb	r3, [r3, #4]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d3e4      	bcc.n	8005d5e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f004 fd6d 	bl	800a878 <USB_ReadInterrupts>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005da4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005da8:	d13c      	bne.n	8005e24 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005daa:	2301      	movs	r3, #1
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dae:	e02b      	b.n	8005e08 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005dc0:	6879      	ldr	r1, [r7, #4]
 8005dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	440b      	add	r3, r1
 8005dce:	3318      	adds	r3, #24
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d115      	bne.n	8005e02 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005dd6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da12      	bge.n	8005e02 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de0:	4613      	mov	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	4413      	add	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	440b      	add	r3, r1
 8005dea:	3317      	adds	r3, #23
 8005dec:	2201      	movs	r2, #1
 8005dee:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 faca 	bl	8006396 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	3301      	adds	r3, #1
 8005e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	791b      	ldrb	r3, [r3, #4]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d3cd      	bcc.n	8005db0 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695a      	ldr	r2, [r3, #20]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005e22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f004 fd25 	bl	800a878 <USB_ReadInterrupts>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e38:	d156      	bne.n	8005ee8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3e:	e045      	b.n	8005ecc <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e42:	015a      	lsls	r2, r3, #5
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	4413      	add	r3, r2
 8005e48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e54:	4613      	mov	r3, r2
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	4413      	add	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	440b      	add	r3, r1
 8005e5e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d12e      	bne.n	8005ec6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e68:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	da2b      	bge.n	8005ec6 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	0c1a      	lsrs	r2, r3, #16
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005e78:	4053      	eors	r3, r2
 8005e7a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d121      	bne.n	8005ec6 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e86:	4613      	mov	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005e94:	2201      	movs	r2, #1
 8005e96:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005e98:	6a3b      	ldr	r3, [r7, #32]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ea0:	6a3b      	ldr	r3, [r7, #32]
 8005ea2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005ea4:	6a3b      	ldr	r3, [r7, #32]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10a      	bne.n	8005ec6 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	69fa      	ldr	r2, [r7, #28]
 8005eba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ec2:	6053      	str	r3, [r2, #4]
            break;
 8005ec4:	e008      	b.n	8005ed8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec8:	3301      	adds	r3, #1
 8005eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	791b      	ldrb	r3, [r3, #4]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d3b3      	bcc.n	8005e40 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	695a      	ldr	r2, [r3, #20]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005ee6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f004 fcc3 	bl	800a878 <USB_ReadInterrupts>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efc:	d10a      	bne.n	8005f14 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f007 f95e 	bl	800d1c0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695a      	ldr	r2, [r3, #20]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005f12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f004 fcad 	bl	800a878 <USB_ReadInterrupts>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	f003 0304 	and.w	r3, r3, #4
 8005f24:	2b04      	cmp	r3, #4
 8005f26:	d115      	bne.n	8005f54 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d002      	beq.n	8005f40 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f007 f94e 	bl	800d1dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6859      	ldr	r1, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	605a      	str	r2, [r3, #4]
 8005f50:	e000      	b.n	8005f54 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005f52:	bf00      	nop
    }
  }
}
 8005f54:	3734      	adds	r7, #52	@ 0x34
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd90      	pop	{r4, r7, pc}

08005f5a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b082      	sub	sp, #8
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	460b      	mov	r3, r1
 8005f64:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_PCD_SetAddress+0x1a>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e012      	b.n	8005f9a <HAL_PCD_SetAddress+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	78fa      	ldrb	r2, [r7, #3]
 8005f80:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	78fa      	ldrb	r2, [r7, #3]
 8005f88:	4611      	mov	r1, r2
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f004 fc0c 	bl	800a7a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b084      	sub	sp, #16
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
 8005faa:	4608      	mov	r0, r1
 8005fac:	4611      	mov	r1, r2
 8005fae:	461a      	mov	r2, r3
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	70fb      	strb	r3, [r7, #3]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	803b      	strh	r3, [r7, #0]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	da0f      	bge.n	8005fe8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	f003 020f 	and.w	r2, r3, #15
 8005fce:	4613      	mov	r3, r2
 8005fd0:	00db      	lsls	r3, r3, #3
 8005fd2:	4413      	add	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	3310      	adds	r3, #16
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	4413      	add	r3, r2
 8005fdc:	3304      	adds	r3, #4
 8005fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	705a      	strb	r2, [r3, #1]
 8005fe6:	e00f      	b.n	8006008 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fe8:	78fb      	ldrb	r3, [r7, #3]
 8005fea:	f003 020f 	and.w	r2, r3, #15
 8005fee:	4613      	mov	r3, r2
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	4413      	add	r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	3304      	adds	r3, #4
 8006000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006008:	78fb      	ldrb	r3, [r7, #3]
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	b2da      	uxtb	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006014:	883b      	ldrh	r3, [r7, #0]
 8006016:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	78ba      	ldrb	r2, [r7, #2]
 8006022:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	785b      	ldrb	r3, [r3, #1]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d004      	beq.n	8006036 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	461a      	mov	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006036:	78bb      	ldrb	r3, [r7, #2]
 8006038:	2b02      	cmp	r3, #2
 800603a:	d102      	bne.n	8006042 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_PCD_EP_Open+0xae>
 800604c:	2302      	movs	r3, #2
 800604e:	e00e      	b.n	800606e <HAL_PCD_EP_Open+0xcc>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68f9      	ldr	r1, [r7, #12]
 800605e:	4618      	mov	r0, r3
 8006060:	f003 fd8c 	bl	8009b7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800606c:	7afb      	ldrb	r3, [r7, #11]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b084      	sub	sp, #16
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	460b      	mov	r3, r1
 8006080:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006082:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006086:	2b00      	cmp	r3, #0
 8006088:	da0f      	bge.n	80060aa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800608a:	78fb      	ldrb	r3, [r7, #3]
 800608c:	f003 020f 	and.w	r2, r3, #15
 8006090:	4613      	mov	r3, r2
 8006092:	00db      	lsls	r3, r3, #3
 8006094:	4413      	add	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	3310      	adds	r3, #16
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	4413      	add	r3, r2
 800609e:	3304      	adds	r3, #4
 80060a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	705a      	strb	r2, [r3, #1]
 80060a8:	e00f      	b.n	80060ca <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060aa:	78fb      	ldrb	r3, [r7, #3]
 80060ac:	f003 020f 	and.w	r2, r3, #15
 80060b0:	4613      	mov	r3, r2
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	4413      	add	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	4413      	add	r3, r2
 80060c0:	3304      	adds	r3, #4
 80060c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80060ca:	78fb      	ldrb	r3, [r7, #3]
 80060cc:	f003 030f 	and.w	r3, r3, #15
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d101      	bne.n	80060e4 <HAL_PCD_EP_Close+0x6e>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e00e      	b.n	8006102 <HAL_PCD_EP_Close+0x8c>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68f9      	ldr	r1, [r7, #12]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f003 fdca 	bl	8009c8c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}

0800610a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800610a:	b580      	push	{r7, lr}
 800610c:	b086      	sub	sp, #24
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	603b      	str	r3, [r7, #0]
 8006116:	460b      	mov	r3, r1
 8006118:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800611a:	7afb      	ldrb	r3, [r7, #11]
 800611c:	f003 020f 	and.w	r2, r3, #15
 8006120:	4613      	mov	r3, r2
 8006122:	00db      	lsls	r3, r3, #3
 8006124:	4413      	add	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	4413      	add	r3, r2
 8006130:	3304      	adds	r3, #4
 8006132:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2200      	movs	r2, #0
 8006144:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2200      	movs	r2, #0
 800614a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800614c:	7afb      	ldrb	r3, [r7, #11]
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	b2da      	uxtb	r2, r3
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	799b      	ldrb	r3, [r3, #6]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d102      	bne.n	8006166 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	799b      	ldrb	r3, [r3, #6]
 800616e:	461a      	mov	r2, r3
 8006170:	6979      	ldr	r1, [r7, #20]
 8006172:	f003 fe67 	bl	8009e44 <USB_EPStartXfer>

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3718      	adds	r7, #24
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800618c:	78fb      	ldrb	r3, [r7, #3]
 800618e:	f003 020f 	and.w	r2, r3, #15
 8006192:	6879      	ldr	r1, [r7, #4]
 8006194:	4613      	mov	r3, r2
 8006196:	00db      	lsls	r3, r3, #3
 8006198:	4413      	add	r3, r2
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	440b      	add	r3, r1
 800619e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80061a2:	681b      	ldr	r3, [r3, #0]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	607a      	str	r2, [r7, #4]
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	460b      	mov	r3, r1
 80061be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061c0:	7afb      	ldrb	r3, [r7, #11]
 80061c2:	f003 020f 	and.w	r2, r3, #15
 80061c6:	4613      	mov	r3, r2
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	4413      	add	r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	3310      	adds	r3, #16
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	4413      	add	r3, r2
 80061d4:	3304      	adds	r3, #4
 80061d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	2200      	movs	r2, #0
 80061e8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2201      	movs	r2, #1
 80061ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061f0:	7afb      	ldrb	r3, [r7, #11]
 80061f2:	f003 030f 	and.w	r3, r3, #15
 80061f6:	b2da      	uxtb	r2, r3
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	799b      	ldrb	r3, [r3, #6]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d102      	bne.n	800620a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6818      	ldr	r0, [r3, #0]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	799b      	ldrb	r3, [r3, #6]
 8006212:	461a      	mov	r2, r3
 8006214:	6979      	ldr	r1, [r7, #20]
 8006216:	f003 fe15 	bl	8009e44 <USB_EPStartXfer>

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3718      	adds	r7, #24
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	460b      	mov	r3, r1
 800622e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	7912      	ldrb	r2, [r2, #4]
 800623a:	4293      	cmp	r3, r2
 800623c:	d901      	bls.n	8006242 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e04f      	b.n	80062e2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006242:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006246:	2b00      	cmp	r3, #0
 8006248:	da0f      	bge.n	800626a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800624a:	78fb      	ldrb	r3, [r7, #3]
 800624c:	f003 020f 	and.w	r2, r3, #15
 8006250:	4613      	mov	r3, r2
 8006252:	00db      	lsls	r3, r3, #3
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	3310      	adds	r3, #16
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	4413      	add	r3, r2
 800625e:	3304      	adds	r3, #4
 8006260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2201      	movs	r2, #1
 8006266:	705a      	strb	r2, [r3, #1]
 8006268:	e00d      	b.n	8006286 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800626a:	78fa      	ldrb	r2, [r7, #3]
 800626c:	4613      	mov	r3, r2
 800626e:	00db      	lsls	r3, r3, #3
 8006270:	4413      	add	r3, r2
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	4413      	add	r3, r2
 800627c:	3304      	adds	r3, #4
 800627e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2201      	movs	r2, #1
 800628a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800628c:	78fb      	ldrb	r3, [r7, #3]
 800628e:	f003 030f 	and.w	r3, r3, #15
 8006292:	b2da      	uxtb	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d101      	bne.n	80062a6 <HAL_PCD_EP_SetStall+0x82>
 80062a2:	2302      	movs	r3, #2
 80062a4:	e01d      	b.n	80062e2 <HAL_PCD_EP_SetStall+0xbe>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68f9      	ldr	r1, [r7, #12]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f004 f9a3 	bl	800a600 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80062ba:	78fb      	ldrb	r3, [r7, #3]
 80062bc:	f003 030f 	and.w	r3, r3, #15
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d109      	bne.n	80062d8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6818      	ldr	r0, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	7999      	ldrb	r1, [r3, #6]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062d2:	461a      	mov	r2, r3
 80062d4:	f004 fb94 	bl	800aa00 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b084      	sub	sp, #16
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	460b      	mov	r3, r1
 80062f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80062f6:	78fb      	ldrb	r3, [r7, #3]
 80062f8:	f003 030f 	and.w	r3, r3, #15
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	7912      	ldrb	r2, [r2, #4]
 8006300:	4293      	cmp	r3, r2
 8006302:	d901      	bls.n	8006308 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e042      	b.n	800638e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006308:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800630c:	2b00      	cmp	r3, #0
 800630e:	da0f      	bge.n	8006330 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006310:	78fb      	ldrb	r3, [r7, #3]
 8006312:	f003 020f 	and.w	r2, r3, #15
 8006316:	4613      	mov	r3, r2
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	4413      	add	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	3310      	adds	r3, #16
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	4413      	add	r3, r2
 8006324:	3304      	adds	r3, #4
 8006326:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2201      	movs	r2, #1
 800632c:	705a      	strb	r2, [r3, #1]
 800632e:	e00f      	b.n	8006350 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006330:	78fb      	ldrb	r3, [r7, #3]
 8006332:	f003 020f 	and.w	r2, r3, #15
 8006336:	4613      	mov	r3, r2
 8006338:	00db      	lsls	r3, r3, #3
 800633a:	4413      	add	r3, r2
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	4413      	add	r3, r2
 8006346:	3304      	adds	r3, #4
 8006348:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006356:	78fb      	ldrb	r3, [r7, #3]
 8006358:	f003 030f 	and.w	r3, r3, #15
 800635c:	b2da      	uxtb	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006368:	2b01      	cmp	r3, #1
 800636a:	d101      	bne.n	8006370 <HAL_PCD_EP_ClrStall+0x86>
 800636c:	2302      	movs	r3, #2
 800636e:	e00e      	b.n	800638e <HAL_PCD_EP_ClrStall+0xa4>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68f9      	ldr	r1, [r7, #12]
 800637e:	4618      	mov	r0, r3
 8006380:	f004 f9ac 	bl	800a6dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3710      	adds	r7, #16
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}

08006396 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006396:	b580      	push	{r7, lr}
 8006398:	b084      	sub	sp, #16
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	460b      	mov	r3, r1
 80063a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80063a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	da0c      	bge.n	80063c4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063aa:	78fb      	ldrb	r3, [r7, #3]
 80063ac:	f003 020f 	and.w	r2, r3, #15
 80063b0:	4613      	mov	r3, r2
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	3310      	adds	r3, #16
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	4413      	add	r3, r2
 80063be:	3304      	adds	r3, #4
 80063c0:	60fb      	str	r3, [r7, #12]
 80063c2:	e00c      	b.n	80063de <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063c4:	78fb      	ldrb	r3, [r7, #3]
 80063c6:	f003 020f 	and.w	r2, r3, #15
 80063ca:	4613      	mov	r3, r2
 80063cc:	00db      	lsls	r3, r3, #3
 80063ce:	4413      	add	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	4413      	add	r3, r2
 80063da:	3304      	adds	r3, #4
 80063dc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68f9      	ldr	r1, [r7, #12]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f003 ffcb 	bl	800a380 <USB_EPStopXfer>
 80063ea:	4603      	mov	r3, r0
 80063ec:	72fb      	strb	r3, [r7, #11]

  return ret;
 80063ee:	7afb      	ldrb	r3, [r7, #11]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08a      	sub	sp, #40	@ 0x28
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	4613      	mov	r3, r2
 8006410:	00db      	lsls	r3, r3, #3
 8006412:	4413      	add	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	3310      	adds	r3, #16
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	4413      	add	r3, r2
 800641c:	3304      	adds	r3, #4
 800641e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	695a      	ldr	r2, [r3, #20]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	429a      	cmp	r2, r3
 800642a:	d901      	bls.n	8006430 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e06b      	b.n	8006508 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	69fa      	ldr	r2, [r7, #28]
 8006442:	429a      	cmp	r2, r3
 8006444:	d902      	bls.n	800644c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	3303      	adds	r3, #3
 8006450:	089b      	lsrs	r3, r3, #2
 8006452:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006454:	e02a      	b.n	80064ac <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	691a      	ldr	r2, [r3, #16]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	69fa      	ldr	r2, [r7, #28]
 8006468:	429a      	cmp	r2, r3
 800646a:	d902      	bls.n	8006472 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	3303      	adds	r3, #3
 8006476:	089b      	lsrs	r3, r3, #2
 8006478:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	68d9      	ldr	r1, [r3, #12]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	b2da      	uxtb	r2, r3
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	4603      	mov	r3, r0
 800648e:	6978      	ldr	r0, [r7, #20]
 8006490:	f004 f820 	bl	800a4d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	441a      	add	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	695a      	ldr	r2, [r3, #20]
 80064a4:	69fb      	ldr	r3, [r7, #28]
 80064a6:	441a      	add	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	015a      	lsls	r2, r3, #5
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	4413      	add	r3, r2
 80064b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d809      	bhi.n	80064d6 <PCD_WriteEmptyTxFifo+0xde>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	695a      	ldr	r2, [r3, #20]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d203      	bcs.n	80064d6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1bf      	bne.n	8006456 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	691a      	ldr	r2, [r3, #16]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d811      	bhi.n	8006506 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	2201      	movs	r2, #1
 80064ea:	fa02 f303 	lsl.w	r3, r2, r3
 80064ee:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	43db      	mvns	r3, r3
 80064fc:	6939      	ldr	r1, [r7, #16]
 80064fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006502:	4013      	ands	r3, r2
 8006504:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3720      	adds	r7, #32
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b088      	sub	sp, #32
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	333c      	adds	r3, #60	@ 0x3c
 8006528:	3304      	adds	r3, #4
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	4413      	add	r3, r2
 8006536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	799b      	ldrb	r3, [r3, #6]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d17b      	bne.n	800663e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b00      	cmp	r3, #0
 800654e:	d015      	beq.n	800657c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	4a61      	ldr	r2, [pc, #388]	@ (80066d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	f240 80b9 	bls.w	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80b3 	beq.w	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	4413      	add	r3, r2
 800656e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006572:	461a      	mov	r2, r3
 8006574:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006578:	6093      	str	r3, [r2, #8]
 800657a:	e0a7      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b00      	cmp	r3, #0
 8006584:	d009      	beq.n	800659a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	4413      	add	r3, r2
 800658e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006592:	461a      	mov	r2, r3
 8006594:	2320      	movs	r3, #32
 8006596:	6093      	str	r3, [r2, #8]
 8006598:	e098      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f040 8093 	bne.w	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	4a4b      	ldr	r2, [pc, #300]	@ (80066d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d90f      	bls.n	80065ce <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00a      	beq.n	80065ce <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	015a      	lsls	r2, r3, #5
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	4413      	add	r3, r2
 80065c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c4:	461a      	mov	r2, r3
 80065c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ca:	6093      	str	r3, [r2, #8]
 80065cc:	e07e      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	4613      	mov	r3, r2
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	4413      	add	r3, r2
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	4413      	add	r3, r2
 80065e0:	3304      	adds	r3, #4
 80065e2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6a1a      	ldr	r2, [r3, #32]
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	0159      	lsls	r1, r3, #5
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	440b      	add	r3, r1
 80065f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065fa:	1ad2      	subs	r2, r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d114      	bne.n	8006630 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006618:	461a      	mov	r2, r3
 800661a:	2101      	movs	r1, #1
 800661c:	f004 f9f0 	bl	800aa00 <USB_EP0_OutStart>
 8006620:	e006      	b.n	8006630 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	441a      	add	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	b2db      	uxtb	r3, r3
 8006634:	4619      	mov	r1, r3
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f006 fd08 	bl	800d04c <HAL_PCD_DataOutStageCallback>
 800663c:	e046      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	4a26      	ldr	r2, [pc, #152]	@ (80066dc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d124      	bne.n	8006690 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	015a      	lsls	r2, r3, #5
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	4413      	add	r3, r2
 8006658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800665c:	461a      	mov	r2, r3
 800665e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006662:	6093      	str	r3, [r2, #8]
 8006664:	e032      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d008      	beq.n	8006682 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	015a      	lsls	r2, r3, #5
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	4413      	add	r3, r2
 8006678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800667c:	461a      	mov	r2, r3
 800667e:	2320      	movs	r3, #32
 8006680:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	b2db      	uxtb	r3, r3
 8006686:	4619      	mov	r1, r3
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f006 fcdf 	bl	800d04c <HAL_PCD_DataOutStageCallback>
 800668e:	e01d      	b.n	80066cc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d114      	bne.n	80066c0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006696:	6879      	ldr	r1, [r7, #4]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	4613      	mov	r3, r2
 800669c:	00db      	lsls	r3, r3, #3
 800669e:	4413      	add	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	440b      	add	r3, r1
 80066a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d108      	bne.n	80066c0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6818      	ldr	r0, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066b8:	461a      	mov	r2, r3
 80066ba:	2100      	movs	r1, #0
 80066bc:	f004 f9a0 	bl	800aa00 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	4619      	mov	r1, r3
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f006 fcc0 	bl	800d04c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3720      	adds	r7, #32
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	4f54300a 	.word	0x4f54300a
 80066dc:	4f54310a 	.word	0x4f54310a

080066e0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	333c      	adds	r3, #60	@ 0x3c
 80066f8:	3304      	adds	r3, #4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4413      	add	r3, r2
 8006706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	4a15      	ldr	r2, [pc, #84]	@ (8006768 <PCD_EP_OutSetupPacket_int+0x88>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d90e      	bls.n	8006734 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800671c:	2b00      	cmp	r3, #0
 800671e:	d009      	beq.n	8006734 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	015a      	lsls	r2, r3, #5
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	4413      	add	r3, r2
 8006728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672c:	461a      	mov	r2, r3
 800672e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006732:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f006 fc77 	bl	800d028 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	4a0a      	ldr	r2, [pc, #40]	@ (8006768 <PCD_EP_OutSetupPacket_int+0x88>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d90c      	bls.n	800675c <PCD_EP_OutSetupPacket_int+0x7c>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	799b      	ldrb	r3, [r3, #6]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d108      	bne.n	800675c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006754:	461a      	mov	r2, r3
 8006756:	2101      	movs	r1, #1
 8006758:	f004 f952 	bl	800aa00 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	4f54300a 	.word	0x4f54300a

0800676c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	460b      	mov	r3, r1
 8006776:	70fb      	strb	r3, [r7, #3]
 8006778:	4613      	mov	r3, r2
 800677a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006782:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d107      	bne.n	800679a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800678a:	883b      	ldrh	r3, [r7, #0]
 800678c:	0419      	lsls	r1, r3, #16
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	430a      	orrs	r2, r1
 8006796:	629a      	str	r2, [r3, #40]	@ 0x28
 8006798:	e028      	b.n	80067ec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a0:	0c1b      	lsrs	r3, r3, #16
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	4413      	add	r3, r2
 80067a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80067a8:	2300      	movs	r3, #0
 80067aa:	73fb      	strb	r3, [r7, #15]
 80067ac:	e00d      	b.n	80067ca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	7bfb      	ldrb	r3, [r7, #15]
 80067b4:	3340      	adds	r3, #64	@ 0x40
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	0c1b      	lsrs	r3, r3, #16
 80067be:	68ba      	ldr	r2, [r7, #8]
 80067c0:	4413      	add	r3, r2
 80067c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80067c4:	7bfb      	ldrb	r3, [r7, #15]
 80067c6:	3301      	adds	r3, #1
 80067c8:	73fb      	strb	r3, [r7, #15]
 80067ca:	7bfa      	ldrb	r2, [r7, #15]
 80067cc:	78fb      	ldrb	r3, [r7, #3]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d3ec      	bcc.n	80067ae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80067d4:	883b      	ldrh	r3, [r7, #0]
 80067d6:	0418      	lsls	r0, r3, #16
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6819      	ldr	r1, [r3, #0]
 80067dc:	78fb      	ldrb	r3, [r7, #3]
 80067de:	3b01      	subs	r3, #1
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	4302      	orrs	r2, r0
 80067e4:	3340      	adds	r3, #64	@ 0x40
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	440b      	add	r3, r1
 80067ea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b083      	sub	sp, #12
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
 8006802:	460b      	mov	r3, r1
 8006804:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	887a      	ldrh	r2, [r7, #2]
 800680c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e267      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d075      	beq.n	800693e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006852:	4b88      	ldr	r3, [pc, #544]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 030c 	and.w	r3, r3, #12
 800685a:	2b04      	cmp	r3, #4
 800685c:	d00c      	beq.n	8006878 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800685e:	4b85      	ldr	r3, [pc, #532]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006866:	2b08      	cmp	r3, #8
 8006868:	d112      	bne.n	8006890 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800686a:	4b82      	ldr	r3, [pc, #520]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006872:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006876:	d10b      	bne.n	8006890 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006878:	4b7e      	ldr	r3, [pc, #504]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d05b      	beq.n	800693c <HAL_RCC_OscConfig+0x108>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d157      	bne.n	800693c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e242      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006898:	d106      	bne.n	80068a8 <HAL_RCC_OscConfig+0x74>
 800689a:	4b76      	ldr	r3, [pc, #472]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a75      	ldr	r2, [pc, #468]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068a4:	6013      	str	r3, [r2, #0]
 80068a6:	e01d      	b.n	80068e4 <HAL_RCC_OscConfig+0xb0>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068b0:	d10c      	bne.n	80068cc <HAL_RCC_OscConfig+0x98>
 80068b2:	4b70      	ldr	r3, [pc, #448]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a6f      	ldr	r2, [pc, #444]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	4b6d      	ldr	r3, [pc, #436]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a6c      	ldr	r2, [pc, #432]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	e00b      	b.n	80068e4 <HAL_RCC_OscConfig+0xb0>
 80068cc:	4b69      	ldr	r3, [pc, #420]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a68      	ldr	r2, [pc, #416]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068d6:	6013      	str	r3, [r2, #0]
 80068d8:	4b66      	ldr	r3, [pc, #408]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a65      	ldr	r2, [pc, #404]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80068de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d013      	beq.n	8006914 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ec:	f7fc f8a2 	bl	8002a34 <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068f4:	f7fc f89e 	bl	8002a34 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b64      	cmp	r3, #100	@ 0x64
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e207      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006906:	4b5b      	ldr	r3, [pc, #364]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f0      	beq.n	80068f4 <HAL_RCC_OscConfig+0xc0>
 8006912:	e014      	b.n	800693e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006914:	f7fc f88e 	bl	8002a34 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800691c:	f7fc f88a 	bl	8002a34 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b64      	cmp	r3, #100	@ 0x64
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e1f3      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800692e:	4b51      	ldr	r3, [pc, #324]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0xe8>
 800693a:	e000      	b.n	800693e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800693c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d063      	beq.n	8006a12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800694a:	4b4a      	ldr	r3, [pc, #296]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 030c 	and.w	r3, r3, #12
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00b      	beq.n	800696e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006956:	4b47      	ldr	r3, [pc, #284]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800695e:	2b08      	cmp	r3, #8
 8006960:	d11c      	bne.n	800699c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006962:	4b44      	ldr	r3, [pc, #272]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d116      	bne.n	800699c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800696e:	4b41      	ldr	r3, [pc, #260]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d005      	beq.n	8006986 <HAL_RCC_OscConfig+0x152>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d001      	beq.n	8006986 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e1c7      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006986:	4b3b      	ldr	r3, [pc, #236]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	00db      	lsls	r3, r3, #3
 8006994:	4937      	ldr	r1, [pc, #220]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006996:	4313      	orrs	r3, r2
 8006998:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800699a:	e03a      	b.n	8006a12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d020      	beq.n	80069e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069a4:	4b34      	ldr	r3, [pc, #208]	@ (8006a78 <HAL_RCC_OscConfig+0x244>)
 80069a6:	2201      	movs	r2, #1
 80069a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069aa:	f7fc f843 	bl	8002a34 <HAL_GetTick>
 80069ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069b0:	e008      	b.n	80069c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069b2:	f7fc f83f 	bl	8002a34 <HAL_GetTick>
 80069b6:	4602      	mov	r2, r0
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d901      	bls.n	80069c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e1a8      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0302 	and.w	r3, r3, #2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0f0      	beq.n	80069b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069d0:	4b28      	ldr	r3, [pc, #160]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	00db      	lsls	r3, r3, #3
 80069de:	4925      	ldr	r1, [pc, #148]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	600b      	str	r3, [r1, #0]
 80069e4:	e015      	b.n	8006a12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069e6:	4b24      	ldr	r3, [pc, #144]	@ (8006a78 <HAL_RCC_OscConfig+0x244>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ec:	f7fc f822 	bl	8002a34 <HAL_GetTick>
 80069f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069f2:	e008      	b.n	8006a06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069f4:	f7fc f81e 	bl	8002a34 <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d901      	bls.n	8006a06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e187      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a06:	4b1b      	ldr	r3, [pc, #108]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0302 	and.w	r3, r3, #2
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1f0      	bne.n	80069f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d036      	beq.n	8006a8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d016      	beq.n	8006a54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a26:	4b15      	ldr	r3, [pc, #84]	@ (8006a7c <HAL_RCC_OscConfig+0x248>)
 8006a28:	2201      	movs	r2, #1
 8006a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a2c:	f7fc f802 	bl	8002a34 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a34:	f7fb fffe 	bl	8002a34 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e167      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a46:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <HAL_RCC_OscConfig+0x240>)
 8006a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0f0      	beq.n	8006a34 <HAL_RCC_OscConfig+0x200>
 8006a52:	e01b      	b.n	8006a8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a54:	4b09      	ldr	r3, [pc, #36]	@ (8006a7c <HAL_RCC_OscConfig+0x248>)
 8006a56:	2200      	movs	r2, #0
 8006a58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a5a:	f7fb ffeb 	bl	8002a34 <HAL_GetTick>
 8006a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a60:	e00e      	b.n	8006a80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a62:	f7fb ffe7 	bl	8002a34 <HAL_GetTick>
 8006a66:	4602      	mov	r2, r0
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d907      	bls.n	8006a80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a70:	2303      	movs	r3, #3
 8006a72:	e150      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
 8006a74:	40023800 	.word	0x40023800
 8006a78:	42470000 	.word	0x42470000
 8006a7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a80:	4b88      	ldr	r3, [pc, #544]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006a82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1ea      	bne.n	8006a62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0304 	and.w	r3, r3, #4
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 8097 	beq.w	8006bc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a9e:	4b81      	ldr	r3, [pc, #516]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10f      	bne.n	8006aca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	4b7d      	ldr	r3, [pc, #500]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	4a7c      	ldr	r2, [pc, #496]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006aba:	4b7a      	ldr	r3, [pc, #488]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ac2:	60bb      	str	r3, [r7, #8]
 8006ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aca:	4b77      	ldr	r3, [pc, #476]	@ (8006ca8 <HAL_RCC_OscConfig+0x474>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d118      	bne.n	8006b08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ad6:	4b74      	ldr	r3, [pc, #464]	@ (8006ca8 <HAL_RCC_OscConfig+0x474>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a73      	ldr	r2, [pc, #460]	@ (8006ca8 <HAL_RCC_OscConfig+0x474>)
 8006adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ae2:	f7fb ffa7 	bl	8002a34 <HAL_GetTick>
 8006ae6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae8:	e008      	b.n	8006afc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aea:	f7fb ffa3 	bl	8002a34 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e10c      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006afc:	4b6a      	ldr	r3, [pc, #424]	@ (8006ca8 <HAL_RCC_OscConfig+0x474>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0f0      	beq.n	8006aea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d106      	bne.n	8006b1e <HAL_RCC_OscConfig+0x2ea>
 8006b10:	4b64      	ldr	r3, [pc, #400]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b14:	4a63      	ldr	r2, [pc, #396]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b16:	f043 0301 	orr.w	r3, r3, #1
 8006b1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b1c:	e01c      	b.n	8006b58 <HAL_RCC_OscConfig+0x324>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	2b05      	cmp	r3, #5
 8006b24:	d10c      	bne.n	8006b40 <HAL_RCC_OscConfig+0x30c>
 8006b26:	4b5f      	ldr	r3, [pc, #380]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b2c:	f043 0304 	orr.w	r3, r3, #4
 8006b30:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b32:	4b5c      	ldr	r3, [pc, #368]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b36:	4a5b      	ldr	r2, [pc, #364]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b38:	f043 0301 	orr.w	r3, r3, #1
 8006b3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b3e:	e00b      	b.n	8006b58 <HAL_RCC_OscConfig+0x324>
 8006b40:	4b58      	ldr	r3, [pc, #352]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b44:	4a57      	ldr	r2, [pc, #348]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b46:	f023 0301 	bic.w	r3, r3, #1
 8006b4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b4c:	4b55      	ldr	r3, [pc, #340]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b50:	4a54      	ldr	r2, [pc, #336]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b52:	f023 0304 	bic.w	r3, r3, #4
 8006b56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d015      	beq.n	8006b8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b60:	f7fb ff68 	bl	8002a34 <HAL_GetTick>
 8006b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b66:	e00a      	b.n	8006b7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b68:	f7fb ff64 	bl	8002a34 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d901      	bls.n	8006b7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e0cb      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b7e:	4b49      	ldr	r3, [pc, #292]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d0ee      	beq.n	8006b68 <HAL_RCC_OscConfig+0x334>
 8006b8a:	e014      	b.n	8006bb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b8c:	f7fb ff52 	bl	8002a34 <HAL_GetTick>
 8006b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b92:	e00a      	b.n	8006baa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b94:	f7fb ff4e 	bl	8002a34 <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d901      	bls.n	8006baa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e0b5      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006baa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bae:	f003 0302 	and.w	r3, r3, #2
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1ee      	bne.n	8006b94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bb6:	7dfb      	ldrb	r3, [r7, #23]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d105      	bne.n	8006bc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bbc:	4b39      	ldr	r3, [pc, #228]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc0:	4a38      	ldr	r2, [pc, #224]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80a1 	beq.w	8006d14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006bd2:	4b34      	ldr	r3, [pc, #208]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 030c 	and.w	r3, r3, #12
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d05c      	beq.n	8006c98 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d141      	bne.n	8006c6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006be6:	4b31      	ldr	r3, [pc, #196]	@ (8006cac <HAL_RCC_OscConfig+0x478>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bec:	f7fb ff22 	bl	8002a34 <HAL_GetTick>
 8006bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bf2:	e008      	b.n	8006c06 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bf4:	f7fb ff1e 	bl	8002a34 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d901      	bls.n	8006c06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e087      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c06:	4b27      	ldr	r3, [pc, #156]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1f0      	bne.n	8006bf4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	69da      	ldr	r2, [r3, #28]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c20:	019b      	lsls	r3, r3, #6
 8006c22:	431a      	orrs	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c28:	085b      	lsrs	r3, r3, #1
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	041b      	lsls	r3, r3, #16
 8006c2e:	431a      	orrs	r2, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c34:	061b      	lsls	r3, r3, #24
 8006c36:	491b      	ldr	r1, [pc, #108]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8006cac <HAL_RCC_OscConfig+0x478>)
 8006c3e:	2201      	movs	r2, #1
 8006c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c42:	f7fb fef7 	bl	8002a34 <HAL_GetTick>
 8006c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c48:	e008      	b.n	8006c5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c4a:	f7fb fef3 	bl	8002a34 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d901      	bls.n	8006c5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e05c      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c5c:	4b11      	ldr	r3, [pc, #68]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0f0      	beq.n	8006c4a <HAL_RCC_OscConfig+0x416>
 8006c68:	e054      	b.n	8006d14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c6a:	4b10      	ldr	r3, [pc, #64]	@ (8006cac <HAL_RCC_OscConfig+0x478>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c70:	f7fb fee0 	bl	8002a34 <HAL_GetTick>
 8006c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c78:	f7fb fedc 	bl	8002a34 <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e045      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ca4 <HAL_RCC_OscConfig+0x470>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1f0      	bne.n	8006c78 <HAL_RCC_OscConfig+0x444>
 8006c96:	e03d      	b.n	8006d14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d107      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e038      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
 8006ca4:	40023800 	.word	0x40023800
 8006ca8:	40007000 	.word	0x40007000
 8006cac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d20 <HAL_RCC_OscConfig+0x4ec>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d028      	beq.n	8006d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d121      	bne.n	8006d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d11a      	bne.n	8006d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ce6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d111      	bne.n	8006d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf6:	085b      	lsrs	r3, r3, #1
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d107      	bne.n	8006d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d001      	beq.n	8006d14 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e000      	b.n	8006d16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3718      	adds	r7, #24
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	40023800 	.word	0x40023800

08006d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e0cc      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d38:	4b68      	ldr	r3, [pc, #416]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0307 	and.w	r3, r3, #7
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d90c      	bls.n	8006d60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d46:	4b65      	ldr	r3, [pc, #404]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	b2d2      	uxtb	r2, r2
 8006d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d4e:	4b63      	ldr	r3, [pc, #396]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	683a      	ldr	r2, [r7, #0]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d001      	beq.n	8006d60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e0b8      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d020      	beq.n	8006dae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0304 	and.w	r3, r3, #4
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d005      	beq.n	8006d84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d78:	4b59      	ldr	r3, [pc, #356]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	4a58      	ldr	r2, [pc, #352]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d005      	beq.n	8006d9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d90:	4b53      	ldr	r3, [pc, #332]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	4a52      	ldr	r2, [pc, #328]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d9c:	4b50      	ldr	r3, [pc, #320]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	494d      	ldr	r1, [pc, #308]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d044      	beq.n	8006e44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d107      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dc2:	4b47      	ldr	r3, [pc, #284]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d119      	bne.n	8006e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e07f      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d003      	beq.n	8006de2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006dde:	2b03      	cmp	r3, #3
 8006de0:	d107      	bne.n	8006df2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006de2:	4b3f      	ldr	r3, [pc, #252]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d109      	bne.n	8006e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e06f      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006df2:	4b3b      	ldr	r3, [pc, #236]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e067      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e02:	4b37      	ldr	r3, [pc, #220]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f023 0203 	bic.w	r2, r3, #3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	4934      	ldr	r1, [pc, #208]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e14:	f7fb fe0e 	bl	8002a34 <HAL_GetTick>
 8006e18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e1a:	e00a      	b.n	8006e32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e1c:	f7fb fe0a 	bl	8002a34 <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d901      	bls.n	8006e32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e04f      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e32:	4b2b      	ldr	r3, [pc, #172]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f003 020c 	and.w	r2, r3, #12
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d1eb      	bne.n	8006e1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e44:	4b25      	ldr	r3, [pc, #148]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0307 	and.w	r3, r3, #7
 8006e4c:	683a      	ldr	r2, [r7, #0]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d20c      	bcs.n	8006e6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e52:	4b22      	ldr	r3, [pc, #136]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006e54:	683a      	ldr	r2, [r7, #0]
 8006e56:	b2d2      	uxtb	r2, r2
 8006e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e5a:	4b20      	ldr	r3, [pc, #128]	@ (8006edc <HAL_RCC_ClockConfig+0x1b8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d001      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e032      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0304 	and.w	r3, r3, #4
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d008      	beq.n	8006e8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e78:	4b19      	ldr	r3, [pc, #100]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	4916      	ldr	r1, [pc, #88]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e86:	4313      	orrs	r3, r2
 8006e88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d009      	beq.n	8006eaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e96:	4b12      	ldr	r3, [pc, #72]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	490e      	ldr	r1, [pc, #56]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006eaa:	f000 f821 	bl	8006ef0 <HAL_RCC_GetSysClockFreq>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	091b      	lsrs	r3, r3, #4
 8006eb6:	f003 030f 	and.w	r3, r3, #15
 8006eba:	490a      	ldr	r1, [pc, #40]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8006ebc:	5ccb      	ldrb	r3, [r1, r3]
 8006ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8006ec2:	4a09      	ldr	r2, [pc, #36]	@ (8006ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8006ec4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006ec6:	4b09      	ldr	r3, [pc, #36]	@ (8006eec <HAL_RCC_ClockConfig+0x1c8>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7fb fd6e 	bl	80029ac <HAL_InitTick>

  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40023c00 	.word	0x40023c00
 8006ee0:	40023800 	.word	0x40023800
 8006ee4:	080105f0 	.word	0x080105f0
 8006ee8:	20000018 	.word	0x20000018
 8006eec:	2000001c 	.word	0x2000001c

08006ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ef4:	b090      	sub	sp, #64	@ 0x40
 8006ef6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f08:	4b59      	ldr	r3, [pc, #356]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f003 030c 	and.w	r3, r3, #12
 8006f10:	2b08      	cmp	r3, #8
 8006f12:	d00d      	beq.n	8006f30 <HAL_RCC_GetSysClockFreq+0x40>
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	f200 80a1 	bhi.w	800705c <HAL_RCC_GetSysClockFreq+0x16c>
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d002      	beq.n	8006f24 <HAL_RCC_GetSysClockFreq+0x34>
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d003      	beq.n	8006f2a <HAL_RCC_GetSysClockFreq+0x3a>
 8006f22:	e09b      	b.n	800705c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f24:	4b53      	ldr	r3, [pc, #332]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x184>)
 8006f26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f28:	e09b      	b.n	8007062 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f2a:	4b53      	ldr	r3, [pc, #332]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f2e:	e098      	b.n	8007062 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f30:	4b4f      	ldr	r3, [pc, #316]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f3a:	4b4d      	ldr	r3, [pc, #308]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d028      	beq.n	8006f98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f46:	4b4a      	ldr	r3, [pc, #296]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	099b      	lsrs	r3, r3, #6
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	623b      	str	r3, [r7, #32]
 8006f50:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f52:	6a3b      	ldr	r3, [r7, #32]
 8006f54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006f58:	2100      	movs	r1, #0
 8006f5a:	4b47      	ldr	r3, [pc, #284]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f5c:	fb03 f201 	mul.w	r2, r3, r1
 8006f60:	2300      	movs	r3, #0
 8006f62:	fb00 f303 	mul.w	r3, r0, r3
 8006f66:	4413      	add	r3, r2
 8006f68:	4a43      	ldr	r2, [pc, #268]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f6a:	fba0 1202 	umull	r1, r2, r0, r2
 8006f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f70:	460a      	mov	r2, r1
 8006f72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f76:	4413      	add	r3, r2
 8006f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	61bb      	str	r3, [r7, #24]
 8006f80:	61fa      	str	r2, [r7, #28]
 8006f82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006f8a:	f7f9 fe3f 	bl	8000c0c <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4613      	mov	r3, r2
 8006f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f96:	e053      	b.n	8007040 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f98:	4b35      	ldr	r3, [pc, #212]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	099b      	lsrs	r3, r3, #6
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	613b      	str	r3, [r7, #16]
 8006fa2:	617a      	str	r2, [r7, #20]
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006faa:	f04f 0b00 	mov.w	fp, #0
 8006fae:	4652      	mov	r2, sl
 8006fb0:	465b      	mov	r3, fp
 8006fb2:	f04f 0000 	mov.w	r0, #0
 8006fb6:	f04f 0100 	mov.w	r1, #0
 8006fba:	0159      	lsls	r1, r3, #5
 8006fbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fc0:	0150      	lsls	r0, r2, #5
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	ebb2 080a 	subs.w	r8, r2, sl
 8006fca:	eb63 090b 	sbc.w	r9, r3, fp
 8006fce:	f04f 0200 	mov.w	r2, #0
 8006fd2:	f04f 0300 	mov.w	r3, #0
 8006fd6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006fda:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006fde:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006fe2:	ebb2 0408 	subs.w	r4, r2, r8
 8006fe6:	eb63 0509 	sbc.w	r5, r3, r9
 8006fea:	f04f 0200 	mov.w	r2, #0
 8006fee:	f04f 0300 	mov.w	r3, #0
 8006ff2:	00eb      	lsls	r3, r5, #3
 8006ff4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ff8:	00e2      	lsls	r2, r4, #3
 8006ffa:	4614      	mov	r4, r2
 8006ffc:	461d      	mov	r5, r3
 8006ffe:	eb14 030a 	adds.w	r3, r4, sl
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	eb45 030b 	adc.w	r3, r5, fp
 8007008:	607b      	str	r3, [r7, #4]
 800700a:	f04f 0200 	mov.w	r2, #0
 800700e:	f04f 0300 	mov.w	r3, #0
 8007012:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007016:	4629      	mov	r1, r5
 8007018:	028b      	lsls	r3, r1, #10
 800701a:	4621      	mov	r1, r4
 800701c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007020:	4621      	mov	r1, r4
 8007022:	028a      	lsls	r2, r1, #10
 8007024:	4610      	mov	r0, r2
 8007026:	4619      	mov	r1, r3
 8007028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702a:	2200      	movs	r2, #0
 800702c:	60bb      	str	r3, [r7, #8]
 800702e:	60fa      	str	r2, [r7, #12]
 8007030:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007034:	f7f9 fdea 	bl	8000c0c <__aeabi_uldivmod>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	4613      	mov	r3, r2
 800703e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007040:	4b0b      	ldr	r3, [pc, #44]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x180>)
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	0c1b      	lsrs	r3, r3, #16
 8007046:	f003 0303 	and.w	r3, r3, #3
 800704a:	3301      	adds	r3, #1
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007050:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	fbb2 f3f3 	udiv	r3, r2, r3
 8007058:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800705a:	e002      	b.n	8007062 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800705c:	4b05      	ldr	r3, [pc, #20]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x184>)
 800705e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007060:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007064:	4618      	mov	r0, r3
 8007066:	3740      	adds	r7, #64	@ 0x40
 8007068:	46bd      	mov	sp, r7
 800706a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800706e:	bf00      	nop
 8007070:	40023800 	.word	0x40023800
 8007074:	00f42400 	.word	0x00f42400
 8007078:	017d7840 	.word	0x017d7840

0800707c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800707c:	b480      	push	{r7}
 800707e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007080:	4b03      	ldr	r3, [pc, #12]	@ (8007090 <HAL_RCC_GetHCLKFreq+0x14>)
 8007082:	681b      	ldr	r3, [r3, #0]
}
 8007084:	4618      	mov	r0, r3
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20000018 	.word	0x20000018

08007094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007098:	f7ff fff0 	bl	800707c <HAL_RCC_GetHCLKFreq>
 800709c:	4602      	mov	r2, r0
 800709e:	4b05      	ldr	r3, [pc, #20]	@ (80070b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	0a9b      	lsrs	r3, r3, #10
 80070a4:	f003 0307 	and.w	r3, r3, #7
 80070a8:	4903      	ldr	r1, [pc, #12]	@ (80070b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070aa:	5ccb      	ldrb	r3, [r1, r3]
 80070ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	40023800 	.word	0x40023800
 80070b8:	08010600 	.word	0x08010600

080070bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80070c0:	f7ff ffdc 	bl	800707c <HAL_RCC_GetHCLKFreq>
 80070c4:	4602      	mov	r2, r0
 80070c6:	4b05      	ldr	r3, [pc, #20]	@ (80070dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	0b5b      	lsrs	r3, r3, #13
 80070cc:	f003 0307 	and.w	r3, r3, #7
 80070d0:	4903      	ldr	r1, [pc, #12]	@ (80070e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070d2:	5ccb      	ldrb	r3, [r1, r3]
 80070d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d8:	4618      	mov	r0, r3
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	40023800 	.word	0x40023800
 80070e0:	08010600 	.word	0x08010600

080070e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e041      	b.n	800717a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d106      	bne.n	8007110 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fb f92a 	bl	8002364 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	3304      	adds	r3, #4
 8007120:	4619      	mov	r1, r3
 8007122:	4610      	mov	r0, r2
 8007124:	f000 fc32 	bl	800798c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
	...

08007184 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b01      	cmp	r3, #1
 8007196:	d001      	beq.n	800719c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e044      	b.n	8007226 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2202      	movs	r2, #2
 80071a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68da      	ldr	r2, [r3, #12]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0201 	orr.w	r2, r2, #1
 80071b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007234 <HAL_TIM_Base_Start_IT+0xb0>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d018      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0x6c>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c6:	d013      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0x6c>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a1a      	ldr	r2, [pc, #104]	@ (8007238 <HAL_TIM_Base_Start_IT+0xb4>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d00e      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0x6c>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a19      	ldr	r2, [pc, #100]	@ (800723c <HAL_TIM_Base_Start_IT+0xb8>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d009      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0x6c>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a17      	ldr	r2, [pc, #92]	@ (8007240 <HAL_TIM_Base_Start_IT+0xbc>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d004      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0x6c>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a16      	ldr	r2, [pc, #88]	@ (8007244 <HAL_TIM_Base_Start_IT+0xc0>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d111      	bne.n	8007214 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 0307 	and.w	r3, r3, #7
 80071fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b06      	cmp	r3, #6
 8007200:	d010      	beq.n	8007224 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f042 0201 	orr.w	r2, r2, #1
 8007210:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007212:	e007      	b.n	8007224 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f042 0201 	orr.w	r2, r2, #1
 8007222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	40010000 	.word	0x40010000
 8007238:	40000400 	.word	0x40000400
 800723c:	40000800 	.word	0x40000800
 8007240:	40000c00 	.word	0x40000c00
 8007244:	40014000 	.word	0x40014000

08007248 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e041      	b.n	80072de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d106      	bne.n	8007274 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f7fb f8bc 	bl	80023ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2202      	movs	r2, #2
 8007278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3304      	adds	r3, #4
 8007284:	4619      	mov	r1, r3
 8007286:	4610      	mov	r0, r2
 8007288:	f000 fb80 	bl	800798c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
	...

080072e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d109      	bne.n	800730c <HAL_TIM_PWM_Start+0x24>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b01      	cmp	r3, #1
 8007302:	bf14      	ite	ne
 8007304:	2301      	movne	r3, #1
 8007306:	2300      	moveq	r3, #0
 8007308:	b2db      	uxtb	r3, r3
 800730a:	e022      	b.n	8007352 <HAL_TIM_PWM_Start+0x6a>
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b04      	cmp	r3, #4
 8007310:	d109      	bne.n	8007326 <HAL_TIM_PWM_Start+0x3e>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b01      	cmp	r3, #1
 800731c:	bf14      	ite	ne
 800731e:	2301      	movne	r3, #1
 8007320:	2300      	moveq	r3, #0
 8007322:	b2db      	uxtb	r3, r3
 8007324:	e015      	b.n	8007352 <HAL_TIM_PWM_Start+0x6a>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b08      	cmp	r3, #8
 800732a:	d109      	bne.n	8007340 <HAL_TIM_PWM_Start+0x58>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007332:	b2db      	uxtb	r3, r3
 8007334:	2b01      	cmp	r3, #1
 8007336:	bf14      	ite	ne
 8007338:	2301      	movne	r3, #1
 800733a:	2300      	moveq	r3, #0
 800733c:	b2db      	uxtb	r3, r3
 800733e:	e008      	b.n	8007352 <HAL_TIM_PWM_Start+0x6a>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b01      	cmp	r3, #1
 800734a:	bf14      	ite	ne
 800734c:	2301      	movne	r3, #1
 800734e:	2300      	moveq	r3, #0
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b00      	cmp	r3, #0
 8007354:	d001      	beq.n	800735a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e068      	b.n	800742c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d104      	bne.n	800736a <HAL_TIM_PWM_Start+0x82>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2202      	movs	r2, #2
 8007364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007368:	e013      	b.n	8007392 <HAL_TIM_PWM_Start+0xaa>
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b04      	cmp	r3, #4
 800736e:	d104      	bne.n	800737a <HAL_TIM_PWM_Start+0x92>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007378:	e00b      	b.n	8007392 <HAL_TIM_PWM_Start+0xaa>
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	2b08      	cmp	r3, #8
 800737e:	d104      	bne.n	800738a <HAL_TIM_PWM_Start+0xa2>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2202      	movs	r2, #2
 8007384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007388:	e003      	b.n	8007392 <HAL_TIM_PWM_Start+0xaa>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fda2 	bl	8007ee4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a23      	ldr	r2, [pc, #140]	@ (8007434 <HAL_TIM_PWM_Start+0x14c>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d107      	bne.n	80073ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a1d      	ldr	r2, [pc, #116]	@ (8007434 <HAL_TIM_PWM_Start+0x14c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d018      	beq.n	80073f6 <HAL_TIM_PWM_Start+0x10e>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073cc:	d013      	beq.n	80073f6 <HAL_TIM_PWM_Start+0x10e>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a19      	ldr	r2, [pc, #100]	@ (8007438 <HAL_TIM_PWM_Start+0x150>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00e      	beq.n	80073f6 <HAL_TIM_PWM_Start+0x10e>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a17      	ldr	r2, [pc, #92]	@ (800743c <HAL_TIM_PWM_Start+0x154>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d009      	beq.n	80073f6 <HAL_TIM_PWM_Start+0x10e>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a16      	ldr	r2, [pc, #88]	@ (8007440 <HAL_TIM_PWM_Start+0x158>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d004      	beq.n	80073f6 <HAL_TIM_PWM_Start+0x10e>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a14      	ldr	r2, [pc, #80]	@ (8007444 <HAL_TIM_PWM_Start+0x15c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d111      	bne.n	800741a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2b06      	cmp	r3, #6
 8007406:	d010      	beq.n	800742a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007418:	e007      	b.n	800742a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f042 0201 	orr.w	r2, r2, #1
 8007428:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40010000 	.word	0x40010000
 8007438:	40000400 	.word	0x40000400
 800743c:	40000800 	.word	0x40000800
 8007440:	40000c00 	.word	0x40000c00
 8007444:	40014000 	.word	0x40014000

08007448 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d020      	beq.n	80074ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d01b      	beq.n	80074ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f06f 0202 	mvn.w	r2, #2
 800747c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa5b 	bl	800794e <HAL_TIM_IC_CaptureCallback>
 8007498:	e005      	b.n	80074a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 fa4d 	bl	800793a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 fa5e 	bl	8007962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	f003 0304 	and.w	r3, r3, #4
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d020      	beq.n	80074f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d01b      	beq.n	80074f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f06f 0204 	mvn.w	r2, #4
 80074c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2202      	movs	r2, #2
 80074ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fa35 	bl	800794e <HAL_TIM_IC_CaptureCallback>
 80074e4:	e005      	b.n	80074f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fa27 	bl	800793a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 fa38 	bl	8007962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f003 0308 	and.w	r3, r3, #8
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d020      	beq.n	8007544 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f003 0308 	and.w	r3, r3, #8
 8007508:	2b00      	cmp	r3, #0
 800750a:	d01b      	beq.n	8007544 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f06f 0208 	mvn.w	r2, #8
 8007514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2204      	movs	r2, #4
 800751a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f003 0303 	and.w	r3, r3, #3
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fa0f 	bl	800794e <HAL_TIM_IC_CaptureCallback>
 8007530:	e005      	b.n	800753e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fa01 	bl	800793a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 fa12 	bl	8007962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f003 0310 	and.w	r3, r3, #16
 800754a:	2b00      	cmp	r3, #0
 800754c:	d020      	beq.n	8007590 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f003 0310 	and.w	r3, r3, #16
 8007554:	2b00      	cmp	r3, #0
 8007556:	d01b      	beq.n	8007590 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f06f 0210 	mvn.w	r2, #16
 8007560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2208      	movs	r2, #8
 8007566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f9e9 	bl	800794e <HAL_TIM_IC_CaptureCallback>
 800757c:	e005      	b.n	800758a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f9db 	bl	800793a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f9ec 	bl	8007962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00c      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f003 0301 	and.w	r3, r3, #1
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d007      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f06f 0201 	mvn.w	r2, #1
 80075ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7f9 fdfa 	bl	80011a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00c      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80075d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fd24 	bl	8008020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00c      	beq.n	80075fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d007      	beq.n	80075fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f9bd 	bl	8007976 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0320 	and.w	r3, r3, #32
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00c      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0320 	and.w	r3, r3, #32
 800760c:	2b00      	cmp	r3, #0
 800760e:	d007      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0220 	mvn.w	r2, #32
 8007618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 fcf6 	bl	800800c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007620:	bf00      	nop
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b086      	sub	sp, #24
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007634:	2300      	movs	r3, #0
 8007636:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800763e:	2b01      	cmp	r3, #1
 8007640:	d101      	bne.n	8007646 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007642:	2302      	movs	r3, #2
 8007644:	e0ae      	b.n	80077a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2b0c      	cmp	r3, #12
 8007652:	f200 809f 	bhi.w	8007794 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007656:	a201      	add	r2, pc, #4	@ (adr r2, 800765c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800765c:	08007691 	.word	0x08007691
 8007660:	08007795 	.word	0x08007795
 8007664:	08007795 	.word	0x08007795
 8007668:	08007795 	.word	0x08007795
 800766c:	080076d1 	.word	0x080076d1
 8007670:	08007795 	.word	0x08007795
 8007674:	08007795 	.word	0x08007795
 8007678:	08007795 	.word	0x08007795
 800767c:	08007713 	.word	0x08007713
 8007680:	08007795 	.word	0x08007795
 8007684:	08007795 	.word	0x08007795
 8007688:	08007795 	.word	0x08007795
 800768c:	08007753 	.word	0x08007753
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68b9      	ldr	r1, [r7, #8]
 8007696:	4618      	mov	r0, r3
 8007698:	f000 f9fe 	bl	8007a98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	699a      	ldr	r2, [r3, #24]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f042 0208 	orr.w	r2, r2, #8
 80076aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	699a      	ldr	r2, [r3, #24]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f022 0204 	bic.w	r2, r2, #4
 80076ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6999      	ldr	r1, [r3, #24]
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	691a      	ldr	r2, [r3, #16]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	619a      	str	r2, [r3, #24]
      break;
 80076ce:	e064      	b.n	800779a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68b9      	ldr	r1, [r7, #8]
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fa44 	bl	8007b64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699a      	ldr	r2, [r3, #24]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	699a      	ldr	r2, [r3, #24]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6999      	ldr	r1, [r3, #24]
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	021a      	lsls	r2, r3, #8
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	430a      	orrs	r2, r1
 800770e:	619a      	str	r2, [r3, #24]
      break;
 8007710:	e043      	b.n	800779a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68b9      	ldr	r1, [r7, #8]
 8007718:	4618      	mov	r0, r3
 800771a:	f000 fa8f 	bl	8007c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	69da      	ldr	r2, [r3, #28]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f042 0208 	orr.w	r2, r2, #8
 800772c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	69da      	ldr	r2, [r3, #28]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f022 0204 	bic.w	r2, r2, #4
 800773c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	69d9      	ldr	r1, [r3, #28]
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	691a      	ldr	r2, [r3, #16]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	430a      	orrs	r2, r1
 800774e:	61da      	str	r2, [r3, #28]
      break;
 8007750:	e023      	b.n	800779a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68b9      	ldr	r1, [r7, #8]
 8007758:	4618      	mov	r0, r3
 800775a:	f000 fad9 	bl	8007d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	69da      	ldr	r2, [r3, #28]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800776c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69da      	ldr	r2, [r3, #28]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800777c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69d9      	ldr	r1, [r3, #28]
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	021a      	lsls	r2, r3, #8
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	430a      	orrs	r2, r1
 8007790:	61da      	str	r2, [r3, #28]
      break;
 8007792:	e002      	b.n	800779a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	75fb      	strb	r3, [r7, #23]
      break;
 8007798:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80077a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3718      	adds	r7, #24
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077b6:	2300      	movs	r3, #0
 80077b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_TIM_ConfigClockSource+0x1c>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e0b4      	b.n	8007932 <HAL_TIM_ConfigClockSource+0x186>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80077e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007800:	d03e      	beq.n	8007880 <HAL_TIM_ConfigClockSource+0xd4>
 8007802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007806:	f200 8087 	bhi.w	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 800780a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800780e:	f000 8086 	beq.w	800791e <HAL_TIM_ConfigClockSource+0x172>
 8007812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007816:	d87f      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007818:	2b70      	cmp	r3, #112	@ 0x70
 800781a:	d01a      	beq.n	8007852 <HAL_TIM_ConfigClockSource+0xa6>
 800781c:	2b70      	cmp	r3, #112	@ 0x70
 800781e:	d87b      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007820:	2b60      	cmp	r3, #96	@ 0x60
 8007822:	d050      	beq.n	80078c6 <HAL_TIM_ConfigClockSource+0x11a>
 8007824:	2b60      	cmp	r3, #96	@ 0x60
 8007826:	d877      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007828:	2b50      	cmp	r3, #80	@ 0x50
 800782a:	d03c      	beq.n	80078a6 <HAL_TIM_ConfigClockSource+0xfa>
 800782c:	2b50      	cmp	r3, #80	@ 0x50
 800782e:	d873      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007830:	2b40      	cmp	r3, #64	@ 0x40
 8007832:	d058      	beq.n	80078e6 <HAL_TIM_ConfigClockSource+0x13a>
 8007834:	2b40      	cmp	r3, #64	@ 0x40
 8007836:	d86f      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007838:	2b30      	cmp	r3, #48	@ 0x30
 800783a:	d064      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0x15a>
 800783c:	2b30      	cmp	r3, #48	@ 0x30
 800783e:	d86b      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007840:	2b20      	cmp	r3, #32
 8007842:	d060      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0x15a>
 8007844:	2b20      	cmp	r3, #32
 8007846:	d867      	bhi.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
 8007848:	2b00      	cmp	r3, #0
 800784a:	d05c      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0x15a>
 800784c:	2b10      	cmp	r3, #16
 800784e:	d05a      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0x15a>
 8007850:	e062      	b.n	8007918 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007862:	f000 fb1f 	bl	8007ea4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007874:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	609a      	str	r2, [r3, #8]
      break;
 800787e:	e04f      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007890:	f000 fb08 	bl	8007ea4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	689a      	ldr	r2, [r3, #8]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80078a2:	609a      	str	r2, [r3, #8]
      break;
 80078a4:	e03c      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078b2:	461a      	mov	r2, r3
 80078b4:	f000 fa7c 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2150      	movs	r1, #80	@ 0x50
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 fad5 	bl	8007e6e <TIM_ITRx_SetConfig>
      break;
 80078c4:	e02c      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078d2:	461a      	mov	r2, r3
 80078d4:	f000 fa9b 	bl	8007e0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2160      	movs	r1, #96	@ 0x60
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 fac5 	bl	8007e6e <TIM_ITRx_SetConfig>
      break;
 80078e4:	e01c      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078f2:	461a      	mov	r2, r3
 80078f4:	f000 fa5c 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2140      	movs	r1, #64	@ 0x40
 80078fe:	4618      	mov	r0, r3
 8007900:	f000 fab5 	bl	8007e6e <TIM_ITRx_SetConfig>
      break;
 8007904:	e00c      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4619      	mov	r1, r3
 8007910:	4610      	mov	r0, r2
 8007912:	f000 faac 	bl	8007e6e <TIM_ITRx_SetConfig>
      break;
 8007916:	e003      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	73fb      	strb	r3, [r7, #15]
      break;
 800791c:	e000      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800791e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007930:	7bfb      	ldrb	r3, [r7, #15]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800793a:	b480      	push	{r7}
 800793c:	b083      	sub	sp, #12
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007942:	bf00      	nop
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007962:	b480      	push	{r7}
 8007964:	b083      	sub	sp, #12
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800796a:	bf00      	nop
 800796c:	370c      	adds	r7, #12
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800797e:	bf00      	nop
 8007980:	370c      	adds	r7, #12
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
	...

0800798c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a37      	ldr	r2, [pc, #220]	@ (8007a7c <TIM_Base_SetConfig+0xf0>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d00f      	beq.n	80079c4 <TIM_Base_SetConfig+0x38>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079aa:	d00b      	beq.n	80079c4 <TIM_Base_SetConfig+0x38>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a34      	ldr	r2, [pc, #208]	@ (8007a80 <TIM_Base_SetConfig+0xf4>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d007      	beq.n	80079c4 <TIM_Base_SetConfig+0x38>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a33      	ldr	r2, [pc, #204]	@ (8007a84 <TIM_Base_SetConfig+0xf8>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d003      	beq.n	80079c4 <TIM_Base_SetConfig+0x38>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a32      	ldr	r2, [pc, #200]	@ (8007a88 <TIM_Base_SetConfig+0xfc>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d108      	bne.n	80079d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a28      	ldr	r2, [pc, #160]	@ (8007a7c <TIM_Base_SetConfig+0xf0>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d01b      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079e4:	d017      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a25      	ldr	r2, [pc, #148]	@ (8007a80 <TIM_Base_SetConfig+0xf4>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d013      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a24      	ldr	r2, [pc, #144]	@ (8007a84 <TIM_Base_SetConfig+0xf8>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d00f      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a23      	ldr	r2, [pc, #140]	@ (8007a88 <TIM_Base_SetConfig+0xfc>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d00b      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a22      	ldr	r2, [pc, #136]	@ (8007a8c <TIM_Base_SetConfig+0x100>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d007      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a21      	ldr	r2, [pc, #132]	@ (8007a90 <TIM_Base_SetConfig+0x104>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d003      	beq.n	8007a16 <TIM_Base_SetConfig+0x8a>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a20      	ldr	r2, [pc, #128]	@ (8007a94 <TIM_Base_SetConfig+0x108>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d108      	bne.n	8007a28 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a0c      	ldr	r2, [pc, #48]	@ (8007a7c <TIM_Base_SetConfig+0xf0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d103      	bne.n	8007a56 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	691a      	ldr	r2, [r3, #16]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f043 0204 	orr.w	r2, r3, #4
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	601a      	str	r2, [r3, #0]
}
 8007a6e:	bf00      	nop
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	40010000 	.word	0x40010000
 8007a80:	40000400 	.word	0x40000400
 8007a84:	40000800 	.word	0x40000800
 8007a88:	40000c00 	.word	0x40000c00
 8007a8c:	40014000 	.word	0x40014000
 8007a90:	40014400 	.word	0x40014400
 8007a94:	40014800 	.word	0x40014800

08007a98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b087      	sub	sp, #28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a1b      	ldr	r3, [r3, #32]
 8007aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a1b      	ldr	r3, [r3, #32]
 8007aac:	f023 0201 	bic.w	r2, r3, #1
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0303 	bic.w	r3, r3, #3
 8007ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f023 0302 	bic.w	r3, r3, #2
 8007ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	@ (8007b60 <TIM_OC1_SetConfig+0xc8>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d10c      	bne.n	8007b0e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	f023 0308 	bic.w	r3, r3, #8
 8007afa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	697a      	ldr	r2, [r7, #20]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f023 0304 	bic.w	r3, r3, #4
 8007b0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a13      	ldr	r2, [pc, #76]	@ (8007b60 <TIM_OC1_SetConfig+0xc8>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d111      	bne.n	8007b3a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	685a      	ldr	r2, [r3, #4]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	621a      	str	r2, [r3, #32]
}
 8007b54:	bf00      	nop
 8007b56:	371c      	adds	r7, #28
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	40010000 	.word	0x40010000

08007b64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	f023 0210 	bic.w	r2, r3, #16
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	699b      	ldr	r3, [r3, #24]
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	021b      	lsls	r3, r3, #8
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	f023 0320 	bic.w	r3, r3, #32
 8007bae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	011b      	lsls	r3, r3, #4
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8007c38 <TIM_OC2_SetConfig+0xd4>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d10d      	bne.n	8007be0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a15      	ldr	r2, [pc, #84]	@ (8007c38 <TIM_OC2_SetConfig+0xd4>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d113      	bne.n	8007c10 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	621a      	str	r2, [r3, #32]
}
 8007c2a:	bf00      	nop
 8007c2c:	371c      	adds	r7, #28
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	40010000 	.word	0x40010000

08007c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b087      	sub	sp, #28
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0303 	bic.w	r3, r3, #3
 8007c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	021b      	lsls	r3, r3, #8
 8007c8c:	697a      	ldr	r2, [r7, #20]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a1d      	ldr	r2, [pc, #116]	@ (8007d0c <TIM_OC3_SetConfig+0xd0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d10d      	bne.n	8007cb6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	021b      	lsls	r3, r3, #8
 8007ca8:	697a      	ldr	r2, [r7, #20]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a14      	ldr	r2, [pc, #80]	@ (8007d0c <TIM_OC3_SetConfig+0xd0>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d113      	bne.n	8007ce6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	695b      	ldr	r3, [r3, #20]
 8007cd2:	011b      	lsls	r3, r3, #4
 8007cd4:	693a      	ldr	r2, [r7, #16]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	011b      	lsls	r3, r3, #4
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	621a      	str	r2, [r3, #32]
}
 8007d00:	bf00      	nop
 8007d02:	371c      	adds	r7, #28
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr
 8007d0c:	40010000 	.word	0x40010000

08007d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a1b      	ldr	r3, [r3, #32]
 8007d1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a1b      	ldr	r3, [r3, #32]
 8007d24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	69db      	ldr	r3, [r3, #28]
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	021b      	lsls	r3, r3, #8
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	4313      	orrs	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	031b      	lsls	r3, r3, #12
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a10      	ldr	r2, [pc, #64]	@ (8007dac <TIM_OC4_SetConfig+0x9c>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d109      	bne.n	8007d84 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	695b      	ldr	r3, [r3, #20]
 8007d7c:	019b      	lsls	r3, r3, #6
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	685a      	ldr	r2, [r3, #4]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	621a      	str	r2, [r3, #32]
}
 8007d9e:	bf00      	nop
 8007da0:	371c      	adds	r7, #28
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	40010000 	.word	0x40010000

08007db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b087      	sub	sp, #28
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6a1b      	ldr	r3, [r3, #32]
 8007dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	f023 0201 	bic.w	r2, r3, #1
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	699b      	ldr	r3, [r3, #24]
 8007dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	011b      	lsls	r3, r3, #4
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f023 030a 	bic.w	r3, r3, #10
 8007dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	621a      	str	r2, [r3, #32]
}
 8007e02:	bf00      	nop
 8007e04:	371c      	adds	r7, #28
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b087      	sub	sp, #28
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	60f8      	str	r0, [r7, #12]
 8007e16:	60b9      	str	r1, [r7, #8]
 8007e18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6a1b      	ldr	r3, [r3, #32]
 8007e1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6a1b      	ldr	r3, [r3, #32]
 8007e24:	f023 0210 	bic.w	r2, r3, #16
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	699b      	ldr	r3, [r3, #24]
 8007e30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	031b      	lsls	r3, r3, #12
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	621a      	str	r2, [r3, #32]
}
 8007e62:	bf00      	nop
 8007e64:	371c      	adds	r7, #28
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b085      	sub	sp, #20
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
 8007e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	f043 0307 	orr.w	r3, r3, #7
 8007e90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	609a      	str	r2, [r3, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b087      	sub	sp, #28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
 8007eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ebe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	021a      	lsls	r2, r3, #8
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	609a      	str	r2, [r3, #8]
}
 8007ed8:	bf00      	nop
 8007eda:	371c      	adds	r7, #28
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	f003 031f 	and.w	r3, r3, #31
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8007efc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6a1a      	ldr	r2, [r3, #32]
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	43db      	mvns	r3, r3
 8007f06:	401a      	ands	r2, r3
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6a1a      	ldr	r2, [r3, #32]
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	f003 031f 	and.w	r3, r3, #31
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1c:	431a      	orrs	r2, r3
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	621a      	str	r2, [r3, #32]
}
 8007f22:	bf00      	nop
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
	...

08007f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e050      	b.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d018      	beq.n	8007fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f94:	d013      	beq.n	8007fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a18      	ldr	r2, [pc, #96]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d00e      	beq.n	8007fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a16      	ldr	r2, [pc, #88]	@ (8008000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d009      	beq.n	8007fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a15      	ldr	r2, [pc, #84]	@ (8008004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d004      	beq.n	8007fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a13      	ldr	r2, [pc, #76]	@ (8008008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d10c      	bne.n	8007fd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3714      	adds	r7, #20
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	40010000 	.word	0x40010000
 8007ffc:	40000400 	.word	0x40000400
 8008000:	40000800 	.word	0x40000800
 8008004:	40000c00 	.word	0x40000c00
 8008008:	40014000 	.word	0x40014000

0800800c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008028:	bf00      	nop
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e042      	b.n	80080cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d106      	bne.n	8008060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7fa fa4c 	bl	80024f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2224      	movs	r2, #36	@ 0x24
 8008064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	68da      	ldr	r2, [r3, #12]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 ff95 	bl	8008fa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800808c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	695a      	ldr	r2, [r3, #20]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800809c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2220      	movs	r2, #32
 80080b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2220      	movs	r2, #32
 80080c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3708      	adds	r7, #8
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b08c      	sub	sp, #48	@ 0x30
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	4613      	mov	r3, r2
 80080e0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	2b20      	cmp	r3, #32
 80080ec:	d162      	bne.n	80081b4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d002      	beq.n	80080fa <HAL_UART_Transmit_DMA+0x26>
 80080f4:	88fb      	ldrh	r3, [r7, #6]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e05b      	b.n	80081b6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	88fa      	ldrh	r2, [r7, #6]
 8008108:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	88fa      	ldrh	r2, [r7, #6]
 800810e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2221      	movs	r2, #33	@ 0x21
 800811a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008122:	4a27      	ldr	r2, [pc, #156]	@ (80081c0 <HAL_UART_Transmit_DMA+0xec>)
 8008124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812a:	4a26      	ldr	r2, [pc, #152]	@ (80081c4 <HAL_UART_Transmit_DMA+0xf0>)
 800812c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008132:	4a25      	ldr	r2, [pc, #148]	@ (80081c8 <HAL_UART_Transmit_DMA+0xf4>)
 8008134:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813a:	2200      	movs	r2, #0
 800813c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800813e:	f107 0308 	add.w	r3, r7, #8
 8008142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814a:	6819      	ldr	r1, [r3, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3304      	adds	r3, #4
 8008152:	461a      	mov	r2, r3
 8008154:	88fb      	ldrh	r3, [r7, #6]
 8008156:	f7fa fe5d 	bl	8002e14 <HAL_DMA_Start_IT>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d008      	beq.n	8008172 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2210      	movs	r2, #16
 8008164:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2220      	movs	r2, #32
 800816a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e021      	b.n	80081b6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800817a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	3314      	adds	r3, #20
 8008182:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	e853 3f00 	ldrex	r3, [r3]
 800818a:	617b      	str	r3, [r7, #20]
   return(result);
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008192:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	3314      	adds	r3, #20
 800819a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800819c:	627a      	str	r2, [r7, #36]	@ 0x24
 800819e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a0:	6a39      	ldr	r1, [r7, #32]
 80081a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081a4:	e841 2300 	strex	r3, r2, [r1]
 80081a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d1e5      	bne.n	800817c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	e000      	b.n	80081b6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80081b4:	2302      	movs	r3, #2
  }
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3730      	adds	r7, #48	@ 0x30
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	08008825 	.word	0x08008825
 80081c4:	080088bf 	.word	0x080088bf
 80081c8:	08008a43 	.word	0x08008a43

080081cc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b08c      	sub	sp, #48	@ 0x30
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	4613      	mov	r3, r2
 80081d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d146      	bne.n	8008274 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80081ec:	88fb      	ldrh	r3, [r7, #6]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e03f      	b.n	8008276 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2201      	movs	r2, #1
 80081fa:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008202:	88fb      	ldrh	r3, [r7, #6]
 8008204:	461a      	mov	r2, r3
 8008206:	68b9      	ldr	r1, [r7, #8]
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f000 fc65 	bl	8008ad8 <UART_Start_Receive_DMA>
 800820e:	4603      	mov	r3, r0
 8008210:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008218:	2b01      	cmp	r3, #1
 800821a:	d125      	bne.n	8008268 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800821c:	2300      	movs	r3, #0
 800821e:	613b      	str	r3, [r7, #16]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	613b      	str	r3, [r7, #16]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	613b      	str	r3, [r7, #16]
 8008230:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	330c      	adds	r3, #12
 8008238:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	e853 3f00 	ldrex	r3, [r3]
 8008240:	617b      	str	r3, [r7, #20]
   return(result);
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f043 0310 	orr.w	r3, r3, #16
 8008248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	330c      	adds	r3, #12
 8008250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008252:	627a      	str	r2, [r7, #36]	@ 0x24
 8008254:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008256:	6a39      	ldr	r1, [r7, #32]
 8008258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1e5      	bne.n	8008232 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008266:	e002      	b.n	800826e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800826e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008272:	e000      	b.n	8008276 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008274:	2302      	movs	r3, #2
  }
}
 8008276:	4618      	mov	r0, r3
 8008278:	3730      	adds	r7, #48	@ 0x30
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
	...

08008280 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b0ba      	sub	sp, #232	@ 0xe8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80082ac:	2300      	movs	r3, #0
 80082ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80082b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082b6:	f003 030f 	and.w	r3, r3, #15
 80082ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80082be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10f      	bne.n	80082e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d009      	beq.n	80082e6 <HAL_UART_IRQHandler+0x66>
 80082d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082d6:	f003 0320 	and.w	r3, r3, #32
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d003      	beq.n	80082e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fda4 	bl	8008e2c <UART_Receive_IT>
      return;
 80082e4:	e273      	b.n	80087ce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80082e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 80de 	beq.w	80084ac <HAL_UART_IRQHandler+0x22c>
 80082f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d106      	bne.n	800830a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80082fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008300:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 80d1 	beq.w	80084ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800830a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800830e:	f003 0301 	and.w	r3, r3, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00b      	beq.n	800832e <HAL_UART_IRQHandler+0xae>
 8008316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800831a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800831e:	2b00      	cmp	r3, #0
 8008320:	d005      	beq.n	800832e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008326:	f043 0201 	orr.w	r2, r3, #1
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800832e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008332:	f003 0304 	and.w	r3, r3, #4
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00b      	beq.n	8008352 <HAL_UART_IRQHandler+0xd2>
 800833a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d005      	beq.n	8008352 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800834a:	f043 0202 	orr.w	r2, r3, #2
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008356:	f003 0302 	and.w	r3, r3, #2
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00b      	beq.n	8008376 <HAL_UART_IRQHandler+0xf6>
 800835e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	2b00      	cmp	r3, #0
 8008368:	d005      	beq.n	8008376 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800836e:	f043 0204 	orr.w	r2, r3, #4
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	2b00      	cmp	r3, #0
 8008380:	d011      	beq.n	80083a6 <HAL_UART_IRQHandler+0x126>
 8008382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008386:	f003 0320 	and.w	r3, r3, #32
 800838a:	2b00      	cmp	r3, #0
 800838c:	d105      	bne.n	800839a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800838e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	d005      	beq.n	80083a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800839e:	f043 0208 	orr.w	r2, r3, #8
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 820a 	beq.w	80087c4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083b4:	f003 0320 	and.w	r3, r3, #32
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d008      	beq.n	80083ce <HAL_UART_IRQHandler+0x14e>
 80083bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083c0:	f003 0320 	and.w	r3, r3, #32
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d002      	beq.n	80083ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fd2f 	bl	8008e2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	695b      	ldr	r3, [r3, #20]
 80083d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083d8:	2b40      	cmp	r3, #64	@ 0x40
 80083da:	bf0c      	ite	eq
 80083dc:	2301      	moveq	r3, #1
 80083de:	2300      	movne	r3, #0
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ea:	f003 0308 	and.w	r3, r3, #8
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d103      	bne.n	80083fa <HAL_UART_IRQHandler+0x17a>
 80083f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d04f      	beq.n	800849a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 fc3a 	bl	8008c74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840a:	2b40      	cmp	r3, #64	@ 0x40
 800840c:	d141      	bne.n	8008492 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	3314      	adds	r3, #20
 8008414:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800841c:	e853 3f00 	ldrex	r3, [r3]
 8008420:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800842c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	3314      	adds	r3, #20
 8008436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800843a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800843e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1d9      	bne.n	800840e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d013      	beq.n	800848a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008466:	4a8a      	ldr	r2, [pc, #552]	@ (8008690 <HAL_UART_IRQHandler+0x410>)
 8008468:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846e:	4618      	mov	r0, r3
 8008470:	f7fa fd98 	bl	8002fa4 <HAL_DMA_Abort_IT>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d016      	beq.n	80084a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800847e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008484:	4610      	mov	r0, r2
 8008486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008488:	e00e      	b.n	80084a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7f9 f8f2 	bl	8001674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008490:	e00a      	b.n	80084a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f7f9 f8ee 	bl	8001674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008498:	e006      	b.n	80084a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7f9 f8ea 	bl	8001674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80084a6:	e18d      	b.n	80087c4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084a8:	bf00      	nop
    return;
 80084aa:	e18b      	b.n	80087c4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	f040 8167 	bne.w	8008784 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80084b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ba:	f003 0310 	and.w	r3, r3, #16
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f000 8160 	beq.w	8008784 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80084c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084c8:	f003 0310 	and.w	r3, r3, #16
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 8159 	beq.w	8008784 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084d2:	2300      	movs	r3, #0
 80084d4:	60bb      	str	r3, [r7, #8]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	60bb      	str	r3, [r7, #8]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	60bb      	str	r3, [r7, #8]
 80084e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084f2:	2b40      	cmp	r3, #64	@ 0x40
 80084f4:	f040 80ce 	bne.w	8008694 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008504:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 80a9 	beq.w	8008660 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008516:	429a      	cmp	r2, r3
 8008518:	f080 80a2 	bcs.w	8008660 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008522:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008528:	69db      	ldr	r3, [r3, #28]
 800852a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800852e:	f000 8088 	beq.w	8008642 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	330c      	adds	r3, #12
 8008538:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008540:	e853 3f00 	ldrex	r3, [r3]
 8008544:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008548:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800854c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008550:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	330c      	adds	r3, #12
 800855a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800855e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008566:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800856a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800856e:	e841 2300 	strex	r3, r2, [r1]
 8008572:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008576:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1d9      	bne.n	8008532 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3314      	adds	r3, #20
 8008584:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008588:	e853 3f00 	ldrex	r3, [r3]
 800858c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800858e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008590:	f023 0301 	bic.w	r3, r3, #1
 8008594:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	3314      	adds	r3, #20
 800859e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80085b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1e1      	bne.n	800857e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3314      	adds	r3, #20
 80085c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	3314      	adds	r3, #20
 80085da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80085de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80085e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80085e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80085e6:	e841 2300 	strex	r3, r2, [r1]
 80085ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80085ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1e3      	bne.n	80085ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2220      	movs	r2, #32
 80085f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	330c      	adds	r3, #12
 8008606:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800860a:	e853 3f00 	ldrex	r3, [r3]
 800860e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008610:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008612:	f023 0310 	bic.w	r3, r3, #16
 8008616:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	330c      	adds	r3, #12
 8008620:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008624:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008626:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008628:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800862a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800862c:	e841 2300 	strex	r3, r2, [r1]
 8008630:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008632:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008634:	2b00      	cmp	r3, #0
 8008636:	d1e3      	bne.n	8008600 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800863c:	4618      	mov	r0, r3
 800863e:	f7fa fc41 	bl	8002ec4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2202      	movs	r2, #2
 8008646:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008650:	b29b      	uxth	r3, r3
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	b29b      	uxth	r3, r3
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7f8 ff77 	bl	800154c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800865e:	e0b3      	b.n	80087c8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008664:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008668:	429a      	cmp	r2, r3
 800866a:	f040 80ad 	bne.w	80087c8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008672:	69db      	ldr	r3, [r3, #28]
 8008674:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008678:	f040 80a6 	bne.w	80087c8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2202      	movs	r2, #2
 8008680:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008686:	4619      	mov	r1, r3
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f7f8 ff5f 	bl	800154c <HAL_UARTEx_RxEventCallback>
      return;
 800868e:	e09b      	b.n	80087c8 <HAL_UART_IRQHandler+0x548>
 8008690:	08008d3b 	.word	0x08008d3b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800869c:	b29b      	uxth	r3, r3
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 808e 	beq.w	80087cc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80086b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f000 8089 	beq.w	80087cc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	330c      	adds	r3, #12
 80086c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c4:	e853 3f00 	ldrex	r3, [r3]
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	330c      	adds	r3, #12
 80086da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80086de:	647a      	str	r2, [r7, #68]	@ 0x44
 80086e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086e6:	e841 2300 	strex	r3, r2, [r1]
 80086ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1e3      	bne.n	80086ba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3314      	adds	r3, #20
 80086f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fc:	e853 3f00 	ldrex	r3, [r3]
 8008700:	623b      	str	r3, [r7, #32]
   return(result);
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	f023 0301 	bic.w	r3, r3, #1
 8008708:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	3314      	adds	r3, #20
 8008712:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008716:	633a      	str	r2, [r7, #48]	@ 0x30
 8008718:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800871c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e3      	bne.n	80086f2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2220      	movs	r2, #32
 800872e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	330c      	adds	r3, #12
 800873e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	e853 3f00 	ldrex	r3, [r3]
 8008746:	60fb      	str	r3, [r7, #12]
   return(result);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f023 0310 	bic.w	r3, r3, #16
 800874e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	330c      	adds	r3, #12
 8008758:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800875c:	61fa      	str	r2, [r7, #28]
 800875e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008760:	69b9      	ldr	r1, [r7, #24]
 8008762:	69fa      	ldr	r2, [r7, #28]
 8008764:	e841 2300 	strex	r3, r2, [r1]
 8008768:	617b      	str	r3, [r7, #20]
   return(result);
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1e3      	bne.n	8008738 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008776:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800877a:	4619      	mov	r1, r3
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f7f8 fee5 	bl	800154c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008782:	e023      	b.n	80087cc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800878c:	2b00      	cmp	r3, #0
 800878e:	d009      	beq.n	80087a4 <HAL_UART_IRQHandler+0x524>
 8008790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008798:	2b00      	cmp	r3, #0
 800879a:	d003      	beq.n	80087a4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 fadd 	bl	8008d5c <UART_Transmit_IT>
    return;
 80087a2:	e014      	b.n	80087ce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00e      	beq.n	80087ce <HAL_UART_IRQHandler+0x54e>
 80087b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d008      	beq.n	80087ce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 fb1d 	bl	8008dfc <UART_EndTransmit_IT>
    return;
 80087c2:	e004      	b.n	80087ce <HAL_UART_IRQHandler+0x54e>
    return;
 80087c4:	bf00      	nop
 80087c6:	e002      	b.n	80087ce <HAL_UART_IRQHandler+0x54e>
      return;
 80087c8:	bf00      	nop
 80087ca:	e000      	b.n	80087ce <HAL_UART_IRQHandler+0x54e>
      return;
 80087cc:	bf00      	nop
  }
}
 80087ce:	37e8      	adds	r7, #232	@ 0xe8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80087f0:	bf00      	nop
 80087f2:	370c      	adds	r7, #12
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008818:	bf00      	nop
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b090      	sub	sp, #64	@ 0x40
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800883c:	2b00      	cmp	r3, #0
 800883e:	d137      	bne.n	80088b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008842:	2200      	movs	r2, #0
 8008844:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3314      	adds	r3, #20
 800884c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008850:	e853 3f00 	ldrex	r3, [r3]
 8008854:	623b      	str	r3, [r7, #32]
   return(result);
 8008856:	6a3b      	ldr	r3, [r7, #32]
 8008858:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800885c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800885e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3314      	adds	r3, #20
 8008864:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008866:	633a      	str	r2, [r7, #48]	@ 0x30
 8008868:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800886c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800886e:	e841 2300 	strex	r3, r2, [r1]
 8008872:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008876:	2b00      	cmp	r3, #0
 8008878:	d1e5      	bne.n	8008846 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800887a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	330c      	adds	r3, #12
 8008880:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	60fb      	str	r3, [r7, #12]
   return(result);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008890:	637b      	str	r3, [r7, #52]	@ 0x34
 8008892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	330c      	adds	r3, #12
 8008898:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800889a:	61fa      	str	r2, [r7, #28]
 800889c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800889e:	69b9      	ldr	r1, [r7, #24]
 80088a0:	69fa      	ldr	r2, [r7, #28]
 80088a2:	e841 2300 	strex	r3, r2, [r1]
 80088a6:	617b      	str	r3, [r7, #20]
   return(result);
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1e5      	bne.n	800887a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088ae:	e002      	b.n	80088b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80088b0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80088b2:	f7ff ff8f 	bl	80087d4 <HAL_UART_TxCpltCallback>
}
 80088b6:	bf00      	nop
 80088b8:	3740      	adds	r7, #64	@ 0x40
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b084      	sub	sp, #16
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	f7ff ff8b 	bl	80087e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088d2:	bf00      	nop
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b09c      	sub	sp, #112	@ 0x70
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d172      	bne.n	80089dc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80088f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088f8:	2200      	movs	r2, #0
 80088fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800890c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800890e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008912:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008914:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	330c      	adds	r3, #12
 800891a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800891c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800891e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008922:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800892a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e5      	bne.n	80088fc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008930:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3314      	adds	r3, #20
 8008936:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	e853 3f00 	ldrex	r3, [r3]
 800893e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008942:	f023 0301 	bic.w	r3, r3, #1
 8008946:	667b      	str	r3, [r7, #100]	@ 0x64
 8008948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	3314      	adds	r3, #20
 800894e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008950:	647a      	str	r2, [r7, #68]	@ 0x44
 8008952:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008956:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008958:	e841 2300 	strex	r3, r2, [r1]
 800895c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800895e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1e5      	bne.n	8008930 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3314      	adds	r3, #20
 800896a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896e:	e853 3f00 	ldrex	r3, [r3]
 8008972:	623b      	str	r3, [r7, #32]
   return(result);
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800897a:	663b      	str	r3, [r7, #96]	@ 0x60
 800897c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3314      	adds	r3, #20
 8008982:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008984:	633a      	str	r2, [r7, #48]	@ 0x30
 8008986:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008988:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800898a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800898c:	e841 2300 	strex	r3, r2, [r1]
 8008990:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008994:	2b00      	cmp	r3, #0
 8008996:	d1e5      	bne.n	8008964 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800899a:	2220      	movs	r2, #32
 800899c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d119      	bne.n	80089dc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	330c      	adds	r3, #12
 80089ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	e853 3f00 	ldrex	r3, [r3]
 80089b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 0310 	bic.w	r3, r3, #16
 80089be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	330c      	adds	r3, #12
 80089c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80089c8:	61fa      	str	r2, [r7, #28]
 80089ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	69b9      	ldr	r1, [r7, #24]
 80089ce:	69fa      	ldr	r2, [r7, #28]
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	617b      	str	r3, [r7, #20]
   return(result);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e5      	bne.n	80089a8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089de:	2200      	movs	r2, #0
 80089e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d106      	bne.n	80089f8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80089ee:	4619      	mov	r1, r3
 80089f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80089f2:	f7f8 fdab 	bl	800154c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089f6:	e002      	b.n	80089fe <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80089f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80089fa:	f7ff feff 	bl	80087fc <HAL_UART_RxCpltCallback>
}
 80089fe:	bf00      	nop
 8008a00:	3770      	adds	r7, #112	@ 0x70
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2201      	movs	r2, #1
 8008a18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d108      	bne.n	8008a34 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a26:	085b      	lsrs	r3, r3, #1
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	68f8      	ldr	r0, [r7, #12]
 8008a2e:	f7f8 fd8d 	bl	800154c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a32:	e002      	b.n	8008a3a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a34:	68f8      	ldr	r0, [r7, #12]
 8008a36:	f7ff feeb 	bl	8008810 <HAL_UART_RxHalfCpltCallback>
}
 8008a3a:	bf00      	nop
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b084      	sub	sp, #16
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a52:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a5e:	2b80      	cmp	r3, #128	@ 0x80
 8008a60:	bf0c      	ite	eq
 8008a62:	2301      	moveq	r3, #1
 8008a64:	2300      	movne	r3, #0
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	2b21      	cmp	r3, #33	@ 0x21
 8008a74:	d108      	bne.n	8008a88 <UART_DMAError+0x46>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d005      	beq.n	8008a88 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008a82:	68b8      	ldr	r0, [r7, #8]
 8008a84:	f000 f8ce 	bl	8008c24 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a92:	2b40      	cmp	r3, #64	@ 0x40
 8008a94:	bf0c      	ite	eq
 8008a96:	2301      	moveq	r3, #1
 8008a98:	2300      	movne	r3, #0
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b22      	cmp	r3, #34	@ 0x22
 8008aa8:	d108      	bne.n	8008abc <UART_DMAError+0x7a>
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d005      	beq.n	8008abc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008ab6:	68b8      	ldr	r0, [r7, #8]
 8008ab8:	f000 f8dc 	bl	8008c74 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ac0:	f043 0210 	orr.w	r2, r3, #16
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ac8:	68b8      	ldr	r0, [r7, #8]
 8008aca:	f7f8 fdd3 	bl	8001674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
	...

08008ad8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b098      	sub	sp, #96	@ 0x60
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	88fa      	ldrh	r2, [r7, #6]
 8008af0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2222      	movs	r2, #34	@ 0x22
 8008afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b04:	4a44      	ldr	r2, [pc, #272]	@ (8008c18 <UART_Start_Receive_DMA+0x140>)
 8008b06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b0c:	4a43      	ldr	r2, [pc, #268]	@ (8008c1c <UART_Start_Receive_DMA+0x144>)
 8008b0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b14:	4a42      	ldr	r2, [pc, #264]	@ (8008c20 <UART_Start_Receive_DMA+0x148>)
 8008b16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008b20:	f107 0308 	add.w	r3, r7, #8
 8008b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3304      	adds	r3, #4
 8008b30:	4619      	mov	r1, r3
 8008b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	88fb      	ldrh	r3, [r7, #6]
 8008b38:	f7fa f96c 	bl	8002e14 <HAL_DMA_Start_IT>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d008      	beq.n	8008b54 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2210      	movs	r2, #16
 8008b46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e05d      	b.n	8008c10 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008b54:	2300      	movs	r3, #0
 8008b56:	613b      	str	r3, [r7, #16]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	613b      	str	r3, [r7, #16]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	613b      	str	r3, [r7, #16]
 8008b68:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d019      	beq.n	8008ba6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	330c      	adds	r3, #12
 8008b78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	330c      	adds	r3, #12
 8008b90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b92:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008b94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b96:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008b98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b9a:	e841 2300 	strex	r3, r2, [r1]
 8008b9e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1e5      	bne.n	8008b72 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3314      	adds	r3, #20
 8008bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb0:	e853 3f00 	ldrex	r3, [r3]
 8008bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb8:	f043 0301 	orr.w	r3, r3, #1
 8008bbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3314      	adds	r3, #20
 8008bc4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008bc6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008bc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008bcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bce:	e841 2300 	strex	r3, r2, [r1]
 8008bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1e5      	bne.n	8008ba6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	3314      	adds	r3, #20
 8008be0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be2:	69bb      	ldr	r3, [r7, #24]
 8008be4:	e853 3f00 	ldrex	r3, [r3]
 8008be8:	617b      	str	r3, [r7, #20]
   return(result);
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bf0:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	3314      	adds	r3, #20
 8008bf8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008bfa:	627a      	str	r2, [r7, #36]	@ 0x24
 8008bfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfe:	6a39      	ldr	r1, [r7, #32]
 8008c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c02:	e841 2300 	strex	r3, r2, [r1]
 8008c06:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1e5      	bne.n	8008bda <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3760      	adds	r7, #96	@ 0x60
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	080088db 	.word	0x080088db
 8008c1c:	08008a07 	.word	0x08008a07
 8008c20:	08008a43 	.word	0x08008a43

08008c24 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b089      	sub	sp, #36	@ 0x24
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	330c      	adds	r3, #12
 8008c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	e853 3f00 	ldrex	r3, [r3]
 8008c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c42:	61fb      	str	r3, [r7, #28]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	330c      	adds	r3, #12
 8008c4a:	69fa      	ldr	r2, [r7, #28]
 8008c4c:	61ba      	str	r2, [r7, #24]
 8008c4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	6979      	ldr	r1, [r7, #20]
 8008c52:	69ba      	ldr	r2, [r7, #24]
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e5      	bne.n	8008c2c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008c68:	bf00      	nop
 8008c6a:	3724      	adds	r7, #36	@ 0x24
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b095      	sub	sp, #84	@ 0x54
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	330c      	adds	r3, #12
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c86:	e853 3f00 	ldrex	r3, [r3]
 8008c8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	330c      	adds	r3, #12
 8008c9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c9c:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ca2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ca4:	e841 2300 	strex	r3, r2, [r1]
 8008ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d1e5      	bne.n	8008c7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	3314      	adds	r3, #20
 8008cb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	e853 3f00 	ldrex	r3, [r3]
 8008cbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	f023 0301 	bic.w	r3, r3, #1
 8008cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	3314      	adds	r3, #20
 8008cce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cd8:	e841 2300 	strex	r3, r2, [r1]
 8008cdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d1e5      	bne.n	8008cb0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d119      	bne.n	8008d20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	330c      	adds	r3, #12
 8008cf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	e853 3f00 	ldrex	r3, [r3]
 8008cfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	f023 0310 	bic.w	r3, r3, #16
 8008d02:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	330c      	adds	r3, #12
 8008d0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d0c:	61ba      	str	r2, [r7, #24]
 8008d0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d10:	6979      	ldr	r1, [r7, #20]
 8008d12:	69ba      	ldr	r2, [r7, #24]
 8008d14:	e841 2300 	strex	r3, r2, [r1]
 8008d18:	613b      	str	r3, [r7, #16]
   return(result);
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1e5      	bne.n	8008cec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2220      	movs	r2, #32
 8008d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d2e:	bf00      	nop
 8008d30:	3754      	adds	r7, #84	@ 0x54
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b084      	sub	sp, #16
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d46:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f7f8 fc90 	bl	8001674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d54:	bf00      	nop
 8008d56:	3710      	adds	r7, #16
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	2b21      	cmp	r3, #33	@ 0x21
 8008d6e:	d13e      	bne.n	8008dee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d78:	d114      	bne.n	8008da4 <UART_Transmit_IT+0x48>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d110      	bne.n	8008da4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	881b      	ldrh	r3, [r3, #0]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d96:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a1b      	ldr	r3, [r3, #32]
 8008d9c:	1c9a      	adds	r2, r3, #2
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	621a      	str	r2, [r3, #32]
 8008da2:	e008      	b.n	8008db6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a1b      	ldr	r3, [r3, #32]
 8008da8:	1c59      	adds	r1, r3, #1
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	6211      	str	r1, [r2, #32]
 8008dae:	781a      	ldrb	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d10f      	bne.n	8008dea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68da      	ldr	r2, [r3, #12]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008dd8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68da      	ldr	r2, [r3, #12]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008de8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008dea:	2300      	movs	r3, #0
 8008dec:	e000      	b.n	8008df0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dee:	2302      	movs	r3, #2
  }
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68da      	ldr	r2, [r3, #12]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f7ff fcd9 	bl	80087d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b08c      	sub	sp, #48	@ 0x30
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008e34:	2300      	movs	r3, #0
 8008e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	2b22      	cmp	r3, #34	@ 0x22
 8008e46:	f040 80aa 	bne.w	8008f9e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e52:	d115      	bne.n	8008e80 <UART_Receive_IT+0x54>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	691b      	ldr	r3, [r3, #16]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d111      	bne.n	8008e80 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e60:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e72:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e78:	1c9a      	adds	r2, r3, #2
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e7e:	e024      	b.n	8008eca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e8e:	d007      	beq.n	8008ea0 <UART_Receive_IT+0x74>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10a      	bne.n	8008eae <UART_Receive_IT+0x82>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d106      	bne.n	8008eae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	b2da      	uxtb	r2, r3
 8008ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eaa:	701a      	strb	r2, [r3, #0]
 8008eac:	e008      	b.n	8008ec0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008eba:	b2da      	uxtb	r2, r3
 8008ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ebe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec4:	1c5a      	adds	r2, r3, #1
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d15d      	bne.n	8008f9a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68da      	ldr	r2, [r3, #12]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f022 0220 	bic.w	r2, r2, #32
 8008eec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68da      	ldr	r2, [r3, #12]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008efc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	695a      	ldr	r2, [r3, #20]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 0201 	bic.w	r2, r2, #1
 8008f0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2220      	movs	r2, #32
 8008f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d135      	bne.n	8008f90 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	330c      	adds	r3, #12
 8008f30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	613b      	str	r3, [r7, #16]
   return(result);
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	f023 0310 	bic.w	r3, r3, #16
 8008f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	330c      	adds	r3, #12
 8008f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f4a:	623a      	str	r2, [r7, #32]
 8008f4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4e:	69f9      	ldr	r1, [r7, #28]
 8008f50:	6a3a      	ldr	r2, [r7, #32]
 8008f52:	e841 2300 	strex	r3, r2, [r1]
 8008f56:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f58:	69bb      	ldr	r3, [r7, #24]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e5      	bne.n	8008f2a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f003 0310 	and.w	r3, r3, #16
 8008f68:	2b10      	cmp	r3, #16
 8008f6a:	d10a      	bne.n	8008f82 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	60fb      	str	r3, [r7, #12]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	60fb      	str	r3, [r7, #12]
 8008f80:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f86:	4619      	mov	r1, r3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f7f8 fadf 	bl	800154c <HAL_UARTEx_RxEventCallback>
 8008f8e:	e002      	b.n	8008f96 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff fc33 	bl	80087fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f96:	2300      	movs	r3, #0
 8008f98:	e002      	b.n	8008fa0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	e000      	b.n	8008fa0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008f9e:	2302      	movs	r3, #2
  }
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3730      	adds	r7, #48	@ 0x30
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fac:	b0c0      	sub	sp, #256	@ 0x100
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	691b      	ldr	r3, [r3, #16]
 8008fbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc4:	68d9      	ldr	r1, [r3, #12]
 8008fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	ea40 0301 	orr.w	r3, r0, r1
 8008fd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd6:	689a      	ldr	r2, [r3, #8]
 8008fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	431a      	orrs	r2, r3
 8008fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	431a      	orrs	r2, r3
 8008fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fec:	69db      	ldr	r3, [r3, #28]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009000:	f021 010c 	bic.w	r1, r1, #12
 8009004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800900e:	430b      	orrs	r3, r1
 8009010:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	695b      	ldr	r3, [r3, #20]
 800901a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800901e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009022:	6999      	ldr	r1, [r3, #24]
 8009024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	ea40 0301 	orr.w	r3, r0, r1
 800902e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	4b8f      	ldr	r3, [pc, #572]	@ (8009274 <UART_SetConfig+0x2cc>)
 8009038:	429a      	cmp	r2, r3
 800903a:	d005      	beq.n	8009048 <UART_SetConfig+0xa0>
 800903c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	4b8d      	ldr	r3, [pc, #564]	@ (8009278 <UART_SetConfig+0x2d0>)
 8009044:	429a      	cmp	r2, r3
 8009046:	d104      	bne.n	8009052 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009048:	f7fe f838 	bl	80070bc <HAL_RCC_GetPCLK2Freq>
 800904c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009050:	e003      	b.n	800905a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009052:	f7fe f81f 	bl	8007094 <HAL_RCC_GetPCLK1Freq>
 8009056:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800905a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800905e:	69db      	ldr	r3, [r3, #28]
 8009060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009064:	f040 810c 	bne.w	8009280 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800906c:	2200      	movs	r2, #0
 800906e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009072:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009076:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800907a:	4622      	mov	r2, r4
 800907c:	462b      	mov	r3, r5
 800907e:	1891      	adds	r1, r2, r2
 8009080:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009082:	415b      	adcs	r3, r3
 8009084:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009086:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800908a:	4621      	mov	r1, r4
 800908c:	eb12 0801 	adds.w	r8, r2, r1
 8009090:	4629      	mov	r1, r5
 8009092:	eb43 0901 	adc.w	r9, r3, r1
 8009096:	f04f 0200 	mov.w	r2, #0
 800909a:	f04f 0300 	mov.w	r3, #0
 800909e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090aa:	4690      	mov	r8, r2
 80090ac:	4699      	mov	r9, r3
 80090ae:	4623      	mov	r3, r4
 80090b0:	eb18 0303 	adds.w	r3, r8, r3
 80090b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090b8:	462b      	mov	r3, r5
 80090ba:	eb49 0303 	adc.w	r3, r9, r3
 80090be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80090ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80090d6:	460b      	mov	r3, r1
 80090d8:	18db      	adds	r3, r3, r3
 80090da:	653b      	str	r3, [r7, #80]	@ 0x50
 80090dc:	4613      	mov	r3, r2
 80090de:	eb42 0303 	adc.w	r3, r2, r3
 80090e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80090e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80090ec:	f7f7 fd8e 	bl	8000c0c <__aeabi_uldivmod>
 80090f0:	4602      	mov	r2, r0
 80090f2:	460b      	mov	r3, r1
 80090f4:	4b61      	ldr	r3, [pc, #388]	@ (800927c <UART_SetConfig+0x2d4>)
 80090f6:	fba3 2302 	umull	r2, r3, r3, r2
 80090fa:	095b      	lsrs	r3, r3, #5
 80090fc:	011c      	lsls	r4, r3, #4
 80090fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009102:	2200      	movs	r2, #0
 8009104:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009108:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800910c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009110:	4642      	mov	r2, r8
 8009112:	464b      	mov	r3, r9
 8009114:	1891      	adds	r1, r2, r2
 8009116:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009118:	415b      	adcs	r3, r3
 800911a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800911c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009120:	4641      	mov	r1, r8
 8009122:	eb12 0a01 	adds.w	sl, r2, r1
 8009126:	4649      	mov	r1, r9
 8009128:	eb43 0b01 	adc.w	fp, r3, r1
 800912c:	f04f 0200 	mov.w	r2, #0
 8009130:	f04f 0300 	mov.w	r3, #0
 8009134:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009138:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800913c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009140:	4692      	mov	sl, r2
 8009142:	469b      	mov	fp, r3
 8009144:	4643      	mov	r3, r8
 8009146:	eb1a 0303 	adds.w	r3, sl, r3
 800914a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800914e:	464b      	mov	r3, r9
 8009150:	eb4b 0303 	adc.w	r3, fp, r3
 8009154:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009164:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009168:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800916c:	460b      	mov	r3, r1
 800916e:	18db      	adds	r3, r3, r3
 8009170:	643b      	str	r3, [r7, #64]	@ 0x40
 8009172:	4613      	mov	r3, r2
 8009174:	eb42 0303 	adc.w	r3, r2, r3
 8009178:	647b      	str	r3, [r7, #68]	@ 0x44
 800917a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800917e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009182:	f7f7 fd43 	bl	8000c0c <__aeabi_uldivmod>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4611      	mov	r1, r2
 800918c:	4b3b      	ldr	r3, [pc, #236]	@ (800927c <UART_SetConfig+0x2d4>)
 800918e:	fba3 2301 	umull	r2, r3, r3, r1
 8009192:	095b      	lsrs	r3, r3, #5
 8009194:	2264      	movs	r2, #100	@ 0x64
 8009196:	fb02 f303 	mul.w	r3, r2, r3
 800919a:	1acb      	subs	r3, r1, r3
 800919c:	00db      	lsls	r3, r3, #3
 800919e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80091a2:	4b36      	ldr	r3, [pc, #216]	@ (800927c <UART_SetConfig+0x2d4>)
 80091a4:	fba3 2302 	umull	r2, r3, r3, r2
 80091a8:	095b      	lsrs	r3, r3, #5
 80091aa:	005b      	lsls	r3, r3, #1
 80091ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80091b0:	441c      	add	r4, r3
 80091b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091b6:	2200      	movs	r2, #0
 80091b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80091c4:	4642      	mov	r2, r8
 80091c6:	464b      	mov	r3, r9
 80091c8:	1891      	adds	r1, r2, r2
 80091ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091cc:	415b      	adcs	r3, r3
 80091ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80091d4:	4641      	mov	r1, r8
 80091d6:	1851      	adds	r1, r2, r1
 80091d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80091da:	4649      	mov	r1, r9
 80091dc:	414b      	adcs	r3, r1
 80091de:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e0:	f04f 0200 	mov.w	r2, #0
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80091ec:	4659      	mov	r1, fp
 80091ee:	00cb      	lsls	r3, r1, #3
 80091f0:	4651      	mov	r1, sl
 80091f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091f6:	4651      	mov	r1, sl
 80091f8:	00ca      	lsls	r2, r1, #3
 80091fa:	4610      	mov	r0, r2
 80091fc:	4619      	mov	r1, r3
 80091fe:	4603      	mov	r3, r0
 8009200:	4642      	mov	r2, r8
 8009202:	189b      	adds	r3, r3, r2
 8009204:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009208:	464b      	mov	r3, r9
 800920a:	460a      	mov	r2, r1
 800920c:	eb42 0303 	adc.w	r3, r2, r3
 8009210:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009220:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009224:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009228:	460b      	mov	r3, r1
 800922a:	18db      	adds	r3, r3, r3
 800922c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800922e:	4613      	mov	r3, r2
 8009230:	eb42 0303 	adc.w	r3, r2, r3
 8009234:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009236:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800923a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800923e:	f7f7 fce5 	bl	8000c0c <__aeabi_uldivmod>
 8009242:	4602      	mov	r2, r0
 8009244:	460b      	mov	r3, r1
 8009246:	4b0d      	ldr	r3, [pc, #52]	@ (800927c <UART_SetConfig+0x2d4>)
 8009248:	fba3 1302 	umull	r1, r3, r3, r2
 800924c:	095b      	lsrs	r3, r3, #5
 800924e:	2164      	movs	r1, #100	@ 0x64
 8009250:	fb01 f303 	mul.w	r3, r1, r3
 8009254:	1ad3      	subs	r3, r2, r3
 8009256:	00db      	lsls	r3, r3, #3
 8009258:	3332      	adds	r3, #50	@ 0x32
 800925a:	4a08      	ldr	r2, [pc, #32]	@ (800927c <UART_SetConfig+0x2d4>)
 800925c:	fba2 2303 	umull	r2, r3, r2, r3
 8009260:	095b      	lsrs	r3, r3, #5
 8009262:	f003 0207 	and.w	r2, r3, #7
 8009266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4422      	add	r2, r4
 800926e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009270:	e106      	b.n	8009480 <UART_SetConfig+0x4d8>
 8009272:	bf00      	nop
 8009274:	40011000 	.word	0x40011000
 8009278:	40011400 	.word	0x40011400
 800927c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009284:	2200      	movs	r2, #0
 8009286:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800928a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800928e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009292:	4642      	mov	r2, r8
 8009294:	464b      	mov	r3, r9
 8009296:	1891      	adds	r1, r2, r2
 8009298:	6239      	str	r1, [r7, #32]
 800929a:	415b      	adcs	r3, r3
 800929c:	627b      	str	r3, [r7, #36]	@ 0x24
 800929e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092a2:	4641      	mov	r1, r8
 80092a4:	1854      	adds	r4, r2, r1
 80092a6:	4649      	mov	r1, r9
 80092a8:	eb43 0501 	adc.w	r5, r3, r1
 80092ac:	f04f 0200 	mov.w	r2, #0
 80092b0:	f04f 0300 	mov.w	r3, #0
 80092b4:	00eb      	lsls	r3, r5, #3
 80092b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092ba:	00e2      	lsls	r2, r4, #3
 80092bc:	4614      	mov	r4, r2
 80092be:	461d      	mov	r5, r3
 80092c0:	4643      	mov	r3, r8
 80092c2:	18e3      	adds	r3, r4, r3
 80092c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092c8:	464b      	mov	r3, r9
 80092ca:	eb45 0303 	adc.w	r3, r5, r3
 80092ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	2200      	movs	r2, #0
 80092da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80092de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092e2:	f04f 0200 	mov.w	r2, #0
 80092e6:	f04f 0300 	mov.w	r3, #0
 80092ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80092ee:	4629      	mov	r1, r5
 80092f0:	008b      	lsls	r3, r1, #2
 80092f2:	4621      	mov	r1, r4
 80092f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092f8:	4621      	mov	r1, r4
 80092fa:	008a      	lsls	r2, r1, #2
 80092fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009300:	f7f7 fc84 	bl	8000c0c <__aeabi_uldivmod>
 8009304:	4602      	mov	r2, r0
 8009306:	460b      	mov	r3, r1
 8009308:	4b60      	ldr	r3, [pc, #384]	@ (800948c <UART_SetConfig+0x4e4>)
 800930a:	fba3 2302 	umull	r2, r3, r3, r2
 800930e:	095b      	lsrs	r3, r3, #5
 8009310:	011c      	lsls	r4, r3, #4
 8009312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009316:	2200      	movs	r2, #0
 8009318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800931c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009320:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009324:	4642      	mov	r2, r8
 8009326:	464b      	mov	r3, r9
 8009328:	1891      	adds	r1, r2, r2
 800932a:	61b9      	str	r1, [r7, #24]
 800932c:	415b      	adcs	r3, r3
 800932e:	61fb      	str	r3, [r7, #28]
 8009330:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009334:	4641      	mov	r1, r8
 8009336:	1851      	adds	r1, r2, r1
 8009338:	6139      	str	r1, [r7, #16]
 800933a:	4649      	mov	r1, r9
 800933c:	414b      	adcs	r3, r1
 800933e:	617b      	str	r3, [r7, #20]
 8009340:	f04f 0200 	mov.w	r2, #0
 8009344:	f04f 0300 	mov.w	r3, #0
 8009348:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800934c:	4659      	mov	r1, fp
 800934e:	00cb      	lsls	r3, r1, #3
 8009350:	4651      	mov	r1, sl
 8009352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009356:	4651      	mov	r1, sl
 8009358:	00ca      	lsls	r2, r1, #3
 800935a:	4610      	mov	r0, r2
 800935c:	4619      	mov	r1, r3
 800935e:	4603      	mov	r3, r0
 8009360:	4642      	mov	r2, r8
 8009362:	189b      	adds	r3, r3, r2
 8009364:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009368:	464b      	mov	r3, r9
 800936a:	460a      	mov	r2, r1
 800936c:	eb42 0303 	adc.w	r3, r2, r3
 8009370:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800937e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009380:	f04f 0200 	mov.w	r2, #0
 8009384:	f04f 0300 	mov.w	r3, #0
 8009388:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800938c:	4649      	mov	r1, r9
 800938e:	008b      	lsls	r3, r1, #2
 8009390:	4641      	mov	r1, r8
 8009392:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009396:	4641      	mov	r1, r8
 8009398:	008a      	lsls	r2, r1, #2
 800939a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800939e:	f7f7 fc35 	bl	8000c0c <__aeabi_uldivmod>
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	4611      	mov	r1, r2
 80093a8:	4b38      	ldr	r3, [pc, #224]	@ (800948c <UART_SetConfig+0x4e4>)
 80093aa:	fba3 2301 	umull	r2, r3, r3, r1
 80093ae:	095b      	lsrs	r3, r3, #5
 80093b0:	2264      	movs	r2, #100	@ 0x64
 80093b2:	fb02 f303 	mul.w	r3, r2, r3
 80093b6:	1acb      	subs	r3, r1, r3
 80093b8:	011b      	lsls	r3, r3, #4
 80093ba:	3332      	adds	r3, #50	@ 0x32
 80093bc:	4a33      	ldr	r2, [pc, #204]	@ (800948c <UART_SetConfig+0x4e4>)
 80093be:	fba2 2303 	umull	r2, r3, r2, r3
 80093c2:	095b      	lsrs	r3, r3, #5
 80093c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093c8:	441c      	add	r4, r3
 80093ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093ce:	2200      	movs	r2, #0
 80093d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80093d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80093d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80093d8:	4642      	mov	r2, r8
 80093da:	464b      	mov	r3, r9
 80093dc:	1891      	adds	r1, r2, r2
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	415b      	adcs	r3, r3
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093e8:	4641      	mov	r1, r8
 80093ea:	1851      	adds	r1, r2, r1
 80093ec:	6039      	str	r1, [r7, #0]
 80093ee:	4649      	mov	r1, r9
 80093f0:	414b      	adcs	r3, r1
 80093f2:	607b      	str	r3, [r7, #4]
 80093f4:	f04f 0200 	mov.w	r2, #0
 80093f8:	f04f 0300 	mov.w	r3, #0
 80093fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009400:	4659      	mov	r1, fp
 8009402:	00cb      	lsls	r3, r1, #3
 8009404:	4651      	mov	r1, sl
 8009406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800940a:	4651      	mov	r1, sl
 800940c:	00ca      	lsls	r2, r1, #3
 800940e:	4610      	mov	r0, r2
 8009410:	4619      	mov	r1, r3
 8009412:	4603      	mov	r3, r0
 8009414:	4642      	mov	r2, r8
 8009416:	189b      	adds	r3, r3, r2
 8009418:	66bb      	str	r3, [r7, #104]	@ 0x68
 800941a:	464b      	mov	r3, r9
 800941c:	460a      	mov	r2, r1
 800941e:	eb42 0303 	adc.w	r3, r2, r3
 8009422:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	663b      	str	r3, [r7, #96]	@ 0x60
 800942e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009430:	f04f 0200 	mov.w	r2, #0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800943c:	4649      	mov	r1, r9
 800943e:	008b      	lsls	r3, r1, #2
 8009440:	4641      	mov	r1, r8
 8009442:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009446:	4641      	mov	r1, r8
 8009448:	008a      	lsls	r2, r1, #2
 800944a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800944e:	f7f7 fbdd 	bl	8000c0c <__aeabi_uldivmod>
 8009452:	4602      	mov	r2, r0
 8009454:	460b      	mov	r3, r1
 8009456:	4b0d      	ldr	r3, [pc, #52]	@ (800948c <UART_SetConfig+0x4e4>)
 8009458:	fba3 1302 	umull	r1, r3, r3, r2
 800945c:	095b      	lsrs	r3, r3, #5
 800945e:	2164      	movs	r1, #100	@ 0x64
 8009460:	fb01 f303 	mul.w	r3, r1, r3
 8009464:	1ad3      	subs	r3, r2, r3
 8009466:	011b      	lsls	r3, r3, #4
 8009468:	3332      	adds	r3, #50	@ 0x32
 800946a:	4a08      	ldr	r2, [pc, #32]	@ (800948c <UART_SetConfig+0x4e4>)
 800946c:	fba2 2303 	umull	r2, r3, r2, r3
 8009470:	095b      	lsrs	r3, r3, #5
 8009472:	f003 020f 	and.w	r2, r3, #15
 8009476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4422      	add	r2, r4
 800947e:	609a      	str	r2, [r3, #8]
}
 8009480:	bf00      	nop
 8009482:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009486:	46bd      	mov	sp, r7
 8009488:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800948c:	51eb851f 	.word	0x51eb851f

08009490 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009490:	b084      	sub	sp, #16
 8009492:	b580      	push	{r7, lr}
 8009494:	b084      	sub	sp, #16
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
 800949a:	f107 001c 	add.w	r0, r7, #28
 800949e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d123      	bne.n	80094f2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80094be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80094d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d105      	bne.n	80094e6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f001 fae8 	bl	800aabc <USB_CoreReset>
 80094ec:	4603      	mov	r3, r0
 80094ee:	73fb      	strb	r3, [r7, #15]
 80094f0:	e01b      	b.n	800952a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f001 fadc 	bl	800aabc <USB_CoreReset>
 8009504:	4603      	mov	r3, r0
 8009506:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009508:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800950c:	2b00      	cmp	r3, #0
 800950e:	d106      	bne.n	800951e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009514:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	639a      	str	r2, [r3, #56]	@ 0x38
 800951c:	e005      	b.n	800952a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009522:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800952a:	7fbb      	ldrb	r3, [r7, #30]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d10b      	bne.n	8009548 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	f043 0206 	orr.w	r2, r3, #6
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	f043 0220 	orr.w	r2, r3, #32
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009548:	7bfb      	ldrb	r3, [r7, #15]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3710      	adds	r7, #16
 800954e:	46bd      	mov	sp, r7
 8009550:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009554:	b004      	add	sp, #16
 8009556:	4770      	bx	lr

08009558 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009558:	b480      	push	{r7}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	60b9      	str	r1, [r7, #8]
 8009562:	4613      	mov	r3, r2
 8009564:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009566:	79fb      	ldrb	r3, [r7, #7]
 8009568:	2b02      	cmp	r3, #2
 800956a:	d165      	bne.n	8009638 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	4a41      	ldr	r2, [pc, #260]	@ (8009674 <USB_SetTurnaroundTime+0x11c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d906      	bls.n	8009582 <USB_SetTurnaroundTime+0x2a>
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	4a40      	ldr	r2, [pc, #256]	@ (8009678 <USB_SetTurnaroundTime+0x120>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d202      	bcs.n	8009582 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800957c:	230f      	movs	r3, #15
 800957e:	617b      	str	r3, [r7, #20]
 8009580:	e062      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	4a3c      	ldr	r2, [pc, #240]	@ (8009678 <USB_SetTurnaroundTime+0x120>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d306      	bcc.n	8009598 <USB_SetTurnaroundTime+0x40>
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	4a3b      	ldr	r2, [pc, #236]	@ (800967c <USB_SetTurnaroundTime+0x124>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d202      	bcs.n	8009598 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009592:	230e      	movs	r3, #14
 8009594:	617b      	str	r3, [r7, #20]
 8009596:	e057      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	4a38      	ldr	r2, [pc, #224]	@ (800967c <USB_SetTurnaroundTime+0x124>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d306      	bcc.n	80095ae <USB_SetTurnaroundTime+0x56>
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	4a37      	ldr	r2, [pc, #220]	@ (8009680 <USB_SetTurnaroundTime+0x128>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d202      	bcs.n	80095ae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80095a8:	230d      	movs	r3, #13
 80095aa:	617b      	str	r3, [r7, #20]
 80095ac:	e04c      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	4a33      	ldr	r2, [pc, #204]	@ (8009680 <USB_SetTurnaroundTime+0x128>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d306      	bcc.n	80095c4 <USB_SetTurnaroundTime+0x6c>
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	4a32      	ldr	r2, [pc, #200]	@ (8009684 <USB_SetTurnaroundTime+0x12c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d802      	bhi.n	80095c4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80095be:	230c      	movs	r3, #12
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	e041      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	4a2f      	ldr	r2, [pc, #188]	@ (8009684 <USB_SetTurnaroundTime+0x12c>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d906      	bls.n	80095da <USB_SetTurnaroundTime+0x82>
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	4a2e      	ldr	r2, [pc, #184]	@ (8009688 <USB_SetTurnaroundTime+0x130>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d802      	bhi.n	80095da <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80095d4:	230b      	movs	r3, #11
 80095d6:	617b      	str	r3, [r7, #20]
 80095d8:	e036      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	4a2a      	ldr	r2, [pc, #168]	@ (8009688 <USB_SetTurnaroundTime+0x130>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d906      	bls.n	80095f0 <USB_SetTurnaroundTime+0x98>
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	4a29      	ldr	r2, [pc, #164]	@ (800968c <USB_SetTurnaroundTime+0x134>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d802      	bhi.n	80095f0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80095ea:	230a      	movs	r3, #10
 80095ec:	617b      	str	r3, [r7, #20]
 80095ee:	e02b      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	4a26      	ldr	r2, [pc, #152]	@ (800968c <USB_SetTurnaroundTime+0x134>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d906      	bls.n	8009606 <USB_SetTurnaroundTime+0xae>
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	4a25      	ldr	r2, [pc, #148]	@ (8009690 <USB_SetTurnaroundTime+0x138>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d202      	bcs.n	8009606 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009600:	2309      	movs	r3, #9
 8009602:	617b      	str	r3, [r7, #20]
 8009604:	e020      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	4a21      	ldr	r2, [pc, #132]	@ (8009690 <USB_SetTurnaroundTime+0x138>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d306      	bcc.n	800961c <USB_SetTurnaroundTime+0xc4>
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	4a20      	ldr	r2, [pc, #128]	@ (8009694 <USB_SetTurnaroundTime+0x13c>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d802      	bhi.n	800961c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009616:	2308      	movs	r3, #8
 8009618:	617b      	str	r3, [r7, #20]
 800961a:	e015      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	4a1d      	ldr	r2, [pc, #116]	@ (8009694 <USB_SetTurnaroundTime+0x13c>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d906      	bls.n	8009632 <USB_SetTurnaroundTime+0xda>
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	4a1c      	ldr	r2, [pc, #112]	@ (8009698 <USB_SetTurnaroundTime+0x140>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d202      	bcs.n	8009632 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800962c:	2307      	movs	r3, #7
 800962e:	617b      	str	r3, [r7, #20]
 8009630:	e00a      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009632:	2306      	movs	r3, #6
 8009634:	617b      	str	r3, [r7, #20]
 8009636:	e007      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009638:	79fb      	ldrb	r3, [r7, #7]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d102      	bne.n	8009644 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800963e:	2309      	movs	r3, #9
 8009640:	617b      	str	r3, [r7, #20]
 8009642:	e001      	b.n	8009648 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009644:	2309      	movs	r3, #9
 8009646:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	68da      	ldr	r2, [r3, #12]
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	029b      	lsls	r3, r3, #10
 800965c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009660:	431a      	orrs	r2, r3
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	371c      	adds	r7, #28
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr
 8009674:	00d8acbf 	.word	0x00d8acbf
 8009678:	00e4e1c0 	.word	0x00e4e1c0
 800967c:	00f42400 	.word	0x00f42400
 8009680:	01067380 	.word	0x01067380
 8009684:	011a499f 	.word	0x011a499f
 8009688:	01312cff 	.word	0x01312cff
 800968c:	014ca43f 	.word	0x014ca43f
 8009690:	016e3600 	.word	0x016e3600
 8009694:	01a6ab1f 	.word	0x01a6ab1f
 8009698:	01e84800 	.word	0x01e84800

0800969c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	f043 0201 	orr.w	r2, r3, #1
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80096be:	b480      	push	{r7}
 80096c0:	b083      	sub	sp, #12
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	f023 0201 	bic.w	r2, r3, #1
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	370c      	adds	r7, #12
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	460b      	mov	r3, r1
 80096ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80096ec:	2300      	movs	r3, #0
 80096ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80096fc:	78fb      	ldrb	r3, [r7, #3]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d115      	bne.n	800972e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800970e:	200a      	movs	r0, #10
 8009710:	f7f9 f99c 	bl	8002a4c <HAL_Delay>
      ms += 10U;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	330a      	adds	r3, #10
 8009718:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f001 f93f 	bl	800a99e <USB_GetMode>
 8009720:	4603      	mov	r3, r0
 8009722:	2b01      	cmp	r3, #1
 8009724:	d01e      	beq.n	8009764 <USB_SetCurrentMode+0x84>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2bc7      	cmp	r3, #199	@ 0xc7
 800972a:	d9f0      	bls.n	800970e <USB_SetCurrentMode+0x2e>
 800972c:	e01a      	b.n	8009764 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800972e:	78fb      	ldrb	r3, [r7, #3]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d115      	bne.n	8009760 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	68db      	ldr	r3, [r3, #12]
 8009738:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009740:	200a      	movs	r0, #10
 8009742:	f7f9 f983 	bl	8002a4c <HAL_Delay>
      ms += 10U;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	330a      	adds	r3, #10
 800974a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f001 f926 	bl	800a99e <USB_GetMode>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d005      	beq.n	8009764 <USB_SetCurrentMode+0x84>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2bc7      	cmp	r3, #199	@ 0xc7
 800975c:	d9f0      	bls.n	8009740 <USB_SetCurrentMode+0x60>
 800975e:	e001      	b.n	8009764 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e005      	b.n	8009770 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2bc8      	cmp	r3, #200	@ 0xc8
 8009768:	d101      	bne.n	800976e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e000      	b.n	8009770 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800976e:	2300      	movs	r3, #0
}
 8009770:	4618      	mov	r0, r3
 8009772:	3710      	adds	r7, #16
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009778:	b084      	sub	sp, #16
 800977a:	b580      	push	{r7, lr}
 800977c:	b086      	sub	sp, #24
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
 8009782:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009786:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009792:	2300      	movs	r3, #0
 8009794:	613b      	str	r3, [r7, #16]
 8009796:	e009      	b.n	80097ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	3340      	adds	r3, #64	@ 0x40
 800979e:	009b      	lsls	r3, r3, #2
 80097a0:	4413      	add	r3, r2
 80097a2:	2200      	movs	r2, #0
 80097a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	3301      	adds	r3, #1
 80097aa:	613b      	str	r3, [r7, #16]
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	2b0e      	cmp	r3, #14
 80097b0:	d9f2      	bls.n	8009798 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80097b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d11c      	bne.n	80097f4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097c8:	f043 0302 	orr.w	r3, r3, #2
 80097cc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097de:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ea:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80097f2:	e00b      	b.n	800980c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097f8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009804:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009812:	461a      	mov	r2, r3
 8009814:	2300      	movs	r3, #0
 8009816:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009818:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800981c:	2b01      	cmp	r3, #1
 800981e:	d10d      	bne.n	800983c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009820:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009824:	2b00      	cmp	r3, #0
 8009826:	d104      	bne.n	8009832 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009828:	2100      	movs	r1, #0
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 f968 	bl	8009b00 <USB_SetDevSpeed>
 8009830:	e008      	b.n	8009844 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009832:	2101      	movs	r1, #1
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 f963 	bl	8009b00 <USB_SetDevSpeed>
 800983a:	e003      	b.n	8009844 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800983c:	2103      	movs	r1, #3
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f95e 	bl	8009b00 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009844:	2110      	movs	r1, #16
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 f8fa 	bl	8009a40 <USB_FlushTxFifo>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f924 	bl	8009aa4 <USB_FlushRxFifo>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800986c:	461a      	mov	r2, r3
 800986e:	2300      	movs	r3, #0
 8009870:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009878:	461a      	mov	r2, r3
 800987a:	2300      	movs	r3, #0
 800987c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009884:	461a      	mov	r2, r3
 8009886:	2300      	movs	r3, #0
 8009888:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800988a:	2300      	movs	r3, #0
 800988c:	613b      	str	r3, [r7, #16]
 800988e:	e043      	b.n	8009918 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	015a      	lsls	r2, r3, #5
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	4413      	add	r3, r2
 8009898:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098a6:	d118      	bne.n	80098da <USB_DevInit+0x162>
    {
      if (i == 0U)
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d10a      	bne.n	80098c4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	015a      	lsls	r2, r3, #5
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	4413      	add	r3, r2
 80098b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098ba:	461a      	mov	r2, r3
 80098bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80098c0:	6013      	str	r3, [r2, #0]
 80098c2:	e013      	b.n	80098ec <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	015a      	lsls	r2, r3, #5
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	4413      	add	r3, r2
 80098cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098d0:	461a      	mov	r2, r3
 80098d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	e008      	b.n	80098ec <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	015a      	lsls	r2, r3, #5
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	4413      	add	r3, r2
 80098e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098e6:	461a      	mov	r2, r3
 80098e8:	2300      	movs	r3, #0
 80098ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	015a      	lsls	r2, r3, #5
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	4413      	add	r3, r2
 80098f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f8:	461a      	mov	r2, r3
 80098fa:	2300      	movs	r3, #0
 80098fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	015a      	lsls	r2, r3, #5
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	4413      	add	r3, r2
 8009906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800990a:	461a      	mov	r2, r3
 800990c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009910:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	3301      	adds	r3, #1
 8009916:	613b      	str	r3, [r7, #16]
 8009918:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800991c:	461a      	mov	r2, r3
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	4293      	cmp	r3, r2
 8009922:	d3b5      	bcc.n	8009890 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009924:	2300      	movs	r3, #0
 8009926:	613b      	str	r3, [r7, #16]
 8009928:	e043      	b.n	80099b2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	015a      	lsls	r2, r3, #5
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	4413      	add	r3, r2
 8009932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800993c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009940:	d118      	bne.n	8009974 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10a      	bne.n	800995e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	4413      	add	r3, r2
 8009950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009954:	461a      	mov	r2, r3
 8009956:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800995a:	6013      	str	r3, [r2, #0]
 800995c:	e013      	b.n	8009986 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	015a      	lsls	r2, r3, #5
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	4413      	add	r3, r2
 8009966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996a:	461a      	mov	r2, r3
 800996c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009970:	6013      	str	r3, [r2, #0]
 8009972:	e008      	b.n	8009986 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	015a      	lsls	r2, r3, #5
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	4413      	add	r3, r2
 800997c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009980:	461a      	mov	r2, r3
 8009982:	2300      	movs	r3, #0
 8009984:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	015a      	lsls	r2, r3, #5
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	4413      	add	r3, r2
 800998e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009992:	461a      	mov	r2, r3
 8009994:	2300      	movs	r3, #0
 8009996:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	015a      	lsls	r2, r3, #5
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4413      	add	r3, r2
 80099a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099a4:	461a      	mov	r2, r3
 80099a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80099aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	3301      	adds	r3, #1
 80099b0:	613b      	str	r3, [r7, #16]
 80099b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80099b6:	461a      	mov	r2, r3
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d3b5      	bcc.n	800992a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80099de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d105      	bne.n	80099f4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	f043 0210 	orr.w	r2, r3, #16
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	699a      	ldr	r2, [r3, #24]
 80099f8:	4b10      	ldr	r3, [pc, #64]	@ (8009a3c <USB_DevInit+0x2c4>)
 80099fa:	4313      	orrs	r3, r2
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a00:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d005      	beq.n	8009a14 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	f043 0208 	orr.w	r2, r3, #8
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a14:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d107      	bne.n	8009a2c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a24:	f043 0304 	orr.w	r3, r3, #4
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3718      	adds	r7, #24
 8009a32:	46bd      	mov	sp, r7
 8009a34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a38:	b004      	add	sp, #16
 8009a3a:	4770      	bx	lr
 8009a3c:	803c3800 	.word	0x803c3800

08009a40 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b085      	sub	sp, #20
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	3301      	adds	r3, #1
 8009a52:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a5a:	d901      	bls.n	8009a60 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009a5c:	2303      	movs	r3, #3
 8009a5e:	e01b      	b.n	8009a98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	691b      	ldr	r3, [r3, #16]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	daf2      	bge.n	8009a4e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	019b      	lsls	r3, r3, #6
 8009a70:	f043 0220 	orr.w	r2, r3, #32
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a84:	d901      	bls.n	8009a8a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009a86:	2303      	movs	r3, #3
 8009a88:	e006      	b.n	8009a98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	f003 0320 	and.w	r3, r3, #32
 8009a92:	2b20      	cmp	r3, #32
 8009a94:	d0f0      	beq.n	8009a78 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009a96:	2300      	movs	r3, #0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3714      	adds	r7, #20
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009aac:	2300      	movs	r3, #0
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009abc:	d901      	bls.n	8009ac2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009abe:	2303      	movs	r3, #3
 8009ac0:	e018      	b.n	8009af4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	691b      	ldr	r3, [r3, #16]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	daf2      	bge.n	8009ab0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009aca:	2300      	movs	r3, #0
 8009acc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2210      	movs	r2, #16
 8009ad2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ae0:	d901      	bls.n	8009ae6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	e006      	b.n	8009af4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	f003 0310 	and.w	r3, r3, #16
 8009aee:	2b10      	cmp	r3, #16
 8009af0:	d0f0      	beq.n	8009ad4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009af2:	2300      	movs	r3, #0
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3714      	adds	r7, #20
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b085      	sub	sp, #20
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	460b      	mov	r3, r1
 8009b0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	78fb      	ldrb	r3, [r7, #3]
 8009b1a:	68f9      	ldr	r1, [r7, #12]
 8009b1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b20:	4313      	orrs	r3, r2
 8009b22:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3714      	adds	r7, #20
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr

08009b32 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b32:	b480      	push	{r7}
 8009b34:	b087      	sub	sp, #28
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	f003 0306 	and.w	r3, r3, #6
 8009b4a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d102      	bne.n	8009b58 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009b52:	2300      	movs	r3, #0
 8009b54:	75fb      	strb	r3, [r7, #23]
 8009b56:	e00a      	b.n	8009b6e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2b02      	cmp	r3, #2
 8009b5c:	d002      	beq.n	8009b64 <USB_GetDevSpeed+0x32>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2b06      	cmp	r3, #6
 8009b62:	d102      	bne.n	8009b6a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009b64:	2302      	movs	r3, #2
 8009b66:	75fb      	strb	r3, [r7, #23]
 8009b68:	e001      	b.n	8009b6e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009b6a:	230f      	movs	r3, #15
 8009b6c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	371c      	adds	r7, #28
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	785b      	ldrb	r3, [r3, #1]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d13a      	bne.n	8009c0e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b9e:	69da      	ldr	r2, [r3, #28]
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	f003 030f 	and.w	r3, r3, #15
 8009ba8:	2101      	movs	r1, #1
 8009baa:	fa01 f303 	lsl.w	r3, r1, r3
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	68f9      	ldr	r1, [r7, #12]
 8009bb2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d155      	bne.n	8009c7c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	015a      	lsls	r2, r3, #5
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	4413      	add	r3, r2
 8009bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	791b      	ldrb	r3, [r3, #4]
 8009bea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	059b      	lsls	r3, r3, #22
 8009bf2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	0151      	lsls	r1, r2, #5
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	440a      	add	r2, r1
 8009bfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c0a:	6013      	str	r3, [r2, #0]
 8009c0c:	e036      	b.n	8009c7c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c14:	69da      	ldr	r2, [r3, #28]
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	f003 030f 	and.w	r3, r3, #15
 8009c1e:	2101      	movs	r1, #1
 8009c20:	fa01 f303 	lsl.w	r3, r1, r3
 8009c24:	041b      	lsls	r3, r3, #16
 8009c26:	68f9      	ldr	r1, [r7, #12]
 8009c28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	015a      	lsls	r2, r3, #5
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d11a      	bne.n	8009c7c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	015a      	lsls	r2, r3, #5
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	791b      	ldrb	r3, [r3, #4]
 8009c60:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c62:	430b      	orrs	r3, r1
 8009c64:	4313      	orrs	r3, r2
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	0151      	lsls	r1, r2, #5
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	440a      	add	r2, r1
 8009c6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c7a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
	...

08009c8c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b085      	sub	sp, #20
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	785b      	ldrb	r3, [r3, #1]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d161      	bne.n	8009d6c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	015a      	lsls	r2, r3, #5
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009cba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009cbe:	d11f      	bne.n	8009d00 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	0151      	lsls	r1, r2, #5
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	440a      	add	r2, r1
 8009cd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cda:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009cde:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	0151      	lsls	r1, r2, #5
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	440a      	add	r2, r1
 8009cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cfa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009cfe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	f003 030f 	and.w	r3, r3, #15
 8009d10:	2101      	movs	r1, #1
 8009d12:	fa01 f303 	lsl.w	r3, r1, r3
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	43db      	mvns	r3, r3
 8009d1a:	68f9      	ldr	r1, [r7, #12]
 8009d1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d20:	4013      	ands	r3, r2
 8009d22:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d2a:	69da      	ldr	r2, [r3, #28]
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	f003 030f 	and.w	r3, r3, #15
 8009d34:	2101      	movs	r1, #1
 8009d36:	fa01 f303 	lsl.w	r3, r1, r3
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	43db      	mvns	r3, r3
 8009d3e:	68f9      	ldr	r1, [r7, #12]
 8009d40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d44:	4013      	ands	r3, r2
 8009d46:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	015a      	lsls	r2, r3, #5
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	4413      	add	r3, r2
 8009d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	0159      	lsls	r1, r3, #5
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	440b      	add	r3, r1
 8009d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d62:	4619      	mov	r1, r3
 8009d64:	4b35      	ldr	r3, [pc, #212]	@ (8009e3c <USB_DeactivateEndpoint+0x1b0>)
 8009d66:	4013      	ands	r3, r2
 8009d68:	600b      	str	r3, [r1, #0]
 8009d6a:	e060      	b.n	8009e2e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	015a      	lsls	r2, r3, #5
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	4413      	add	r3, r2
 8009d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d82:	d11f      	bne.n	8009dc4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	015a      	lsls	r2, r3, #5
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	0151      	lsls	r1, r2, #5
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	440a      	add	r2, r1
 8009d9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009da2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	015a      	lsls	r2, r3, #5
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	4413      	add	r3, r2
 8009dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68ba      	ldr	r2, [r7, #8]
 8009db4:	0151      	lsls	r1, r2, #5
 8009db6:	68fa      	ldr	r2, [r7, #12]
 8009db8:	440a      	add	r2, r1
 8009dba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009dbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009dc2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	f003 030f 	and.w	r3, r3, #15
 8009dd4:	2101      	movs	r1, #1
 8009dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8009dda:	041b      	lsls	r3, r3, #16
 8009ddc:	43db      	mvns	r3, r3
 8009dde:	68f9      	ldr	r1, [r7, #12]
 8009de0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009de4:	4013      	ands	r3, r2
 8009de6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dee:	69da      	ldr	r2, [r3, #28]
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	781b      	ldrb	r3, [r3, #0]
 8009df4:	f003 030f 	and.w	r3, r3, #15
 8009df8:	2101      	movs	r1, #1
 8009dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8009dfe:	041b      	lsls	r3, r3, #16
 8009e00:	43db      	mvns	r3, r3
 8009e02:	68f9      	ldr	r1, [r7, #12]
 8009e04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e08:	4013      	ands	r3, r2
 8009e0a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	0159      	lsls	r1, r3, #5
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	440b      	add	r3, r1
 8009e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e26:	4619      	mov	r1, r3
 8009e28:	4b05      	ldr	r3, [pc, #20]	@ (8009e40 <USB_DeactivateEndpoint+0x1b4>)
 8009e2a:	4013      	ands	r3, r2
 8009e2c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3714      	adds	r7, #20
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr
 8009e3c:	ec337800 	.word	0xec337800
 8009e40:	eff37800 	.word	0xeff37800

08009e44 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b08a      	sub	sp, #40	@ 0x28
 8009e48:	af02      	add	r7, sp, #8
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	4613      	mov	r3, r2
 8009e50:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	785b      	ldrb	r3, [r3, #1]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	f040 817f 	bne.w	800a164 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d132      	bne.n	8009ed4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e6e:	69bb      	ldr	r3, [r7, #24]
 8009e70:	015a      	lsls	r2, r3, #5
 8009e72:	69fb      	ldr	r3, [r7, #28]
 8009e74:	4413      	add	r3, r2
 8009e76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	69ba      	ldr	r2, [r7, #24]
 8009e7e:	0151      	lsls	r1, r2, #5
 8009e80:	69fa      	ldr	r2, [r7, #28]
 8009e82:	440a      	add	r2, r1
 8009e84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e88:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009e8c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009e90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e92:	69bb      	ldr	r3, [r7, #24]
 8009e94:	015a      	lsls	r2, r3, #5
 8009e96:	69fb      	ldr	r3, [r7, #28]
 8009e98:	4413      	add	r3, r2
 8009e9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	69ba      	ldr	r2, [r7, #24]
 8009ea2:	0151      	lsls	r1, r2, #5
 8009ea4:	69fa      	ldr	r2, [r7, #28]
 8009ea6:	440a      	add	r2, r1
 8009ea8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009eb0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	015a      	lsls	r2, r3, #5
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	4413      	add	r3, r2
 8009eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ebe:	691b      	ldr	r3, [r3, #16]
 8009ec0:	69ba      	ldr	r2, [r7, #24]
 8009ec2:	0151      	lsls	r1, r2, #5
 8009ec4:	69fa      	ldr	r2, [r7, #28]
 8009ec6:	440a      	add	r2, r1
 8009ec8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ecc:	0cdb      	lsrs	r3, r3, #19
 8009ece:	04db      	lsls	r3, r3, #19
 8009ed0:	6113      	str	r3, [r2, #16]
 8009ed2:	e097      	b.n	800a004 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	0151      	lsls	r1, r2, #5
 8009ee6:	69fa      	ldr	r2, [r7, #28]
 8009ee8:	440a      	add	r2, r1
 8009eea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eee:	0cdb      	lsrs	r3, r3, #19
 8009ef0:	04db      	lsls	r3, r3, #19
 8009ef2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	69ba      	ldr	r2, [r7, #24]
 8009f04:	0151      	lsls	r1, r2, #5
 8009f06:	69fa      	ldr	r2, [r7, #28]
 8009f08:	440a      	add	r2, r1
 8009f0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f0e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009f12:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009f16:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009f18:	69bb      	ldr	r3, [r7, #24]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d11a      	bne.n	8009f54 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	691a      	ldr	r2, [r3, #16]
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d903      	bls.n	8009f32 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	689a      	ldr	r2, [r3, #8]
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	015a      	lsls	r2, r3, #5
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	4413      	add	r3, r2
 8009f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f3e:	691b      	ldr	r3, [r3, #16]
 8009f40:	69ba      	ldr	r2, [r7, #24]
 8009f42:	0151      	lsls	r1, r2, #5
 8009f44:	69fa      	ldr	r2, [r7, #28]
 8009f46:	440a      	add	r2, r1
 8009f48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f50:	6113      	str	r3, [r2, #16]
 8009f52:	e044      	b.n	8009fde <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	691a      	ldr	r2, [r3, #16]
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	1e5a      	subs	r2, r3, #1
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f68:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009f6a:	69bb      	ldr	r3, [r7, #24]
 8009f6c:	015a      	lsls	r2, r3, #5
 8009f6e:	69fb      	ldr	r3, [r7, #28]
 8009f70:	4413      	add	r3, r2
 8009f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f76:	691a      	ldr	r2, [r3, #16]
 8009f78:	8afb      	ldrh	r3, [r7, #22]
 8009f7a:	04d9      	lsls	r1, r3, #19
 8009f7c:	4ba4      	ldr	r3, [pc, #656]	@ (800a210 <USB_EPStartXfer+0x3cc>)
 8009f7e:	400b      	ands	r3, r1
 8009f80:	69b9      	ldr	r1, [r7, #24]
 8009f82:	0148      	lsls	r0, r1, #5
 8009f84:	69f9      	ldr	r1, [r7, #28]
 8009f86:	4401      	add	r1, r0
 8009f88:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	791b      	ldrb	r3, [r3, #4]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d122      	bne.n	8009fde <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	015a      	lsls	r2, r3, #5
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	4413      	add	r3, r2
 8009fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fa4:	691b      	ldr	r3, [r3, #16]
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	0151      	lsls	r1, r2, #5
 8009faa:	69fa      	ldr	r2, [r7, #28]
 8009fac:	440a      	add	r2, r1
 8009fae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fb2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009fb6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	015a      	lsls	r2, r3, #5
 8009fbc:	69fb      	ldr	r3, [r7, #28]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc4:	691a      	ldr	r2, [r3, #16]
 8009fc6:	8afb      	ldrh	r3, [r7, #22]
 8009fc8:	075b      	lsls	r3, r3, #29
 8009fca:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009fce:	69b9      	ldr	r1, [r7, #24]
 8009fd0:	0148      	lsls	r0, r1, #5
 8009fd2:	69f9      	ldr	r1, [r7, #28]
 8009fd4:	4401      	add	r1, r0
 8009fd6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	015a      	lsls	r2, r3, #5
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fea:	691a      	ldr	r2, [r3, #16]
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	691b      	ldr	r3, [r3, #16]
 8009ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ff4:	69b9      	ldr	r1, [r7, #24]
 8009ff6:	0148      	lsls	r0, r1, #5
 8009ff8:	69f9      	ldr	r1, [r7, #28]
 8009ffa:	4401      	add	r1, r0
 8009ffc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a000:	4313      	orrs	r3, r2
 800a002:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a004:	79fb      	ldrb	r3, [r7, #7]
 800a006:	2b01      	cmp	r3, #1
 800a008:	d14b      	bne.n	800a0a2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	69db      	ldr	r3, [r3, #28]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d009      	beq.n	800a026 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	69fb      	ldr	r3, [r7, #28]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a01e:	461a      	mov	r2, r3
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	69db      	ldr	r3, [r3, #28]
 800a024:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	791b      	ldrb	r3, [r3, #4]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d128      	bne.n	800a080 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a02e:	69fb      	ldr	r3, [r7, #28]
 800a030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d110      	bne.n	800a060 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	015a      	lsls	r2, r3, #5
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	4413      	add	r3, r2
 800a046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	0151      	lsls	r1, r2, #5
 800a050:	69fa      	ldr	r2, [r7, #28]
 800a052:	440a      	add	r2, r1
 800a054:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a058:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a05c:	6013      	str	r3, [r2, #0]
 800a05e:	e00f      	b.n	800a080 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	015a      	lsls	r2, r3, #5
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	4413      	add	r3, r2
 800a068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	69ba      	ldr	r2, [r7, #24]
 800a070:	0151      	lsls	r1, r2, #5
 800a072:	69fa      	ldr	r2, [r7, #28]
 800a074:	440a      	add	r2, r1
 800a076:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a07a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a07e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a080:	69bb      	ldr	r3, [r7, #24]
 800a082:	015a      	lsls	r2, r3, #5
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	4413      	add	r3, r2
 800a088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	69ba      	ldr	r2, [r7, #24]
 800a090:	0151      	lsls	r1, r2, #5
 800a092:	69fa      	ldr	r2, [r7, #28]
 800a094:	440a      	add	r2, r1
 800a096:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a09a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a09e:	6013      	str	r3, [r2, #0]
 800a0a0:	e166      	b.n	800a370 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	015a      	lsls	r2, r3, #5
 800a0a6:	69fb      	ldr	r3, [r7, #28]
 800a0a8:	4413      	add	r3, r2
 800a0aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	69ba      	ldr	r2, [r7, #24]
 800a0b2:	0151      	lsls	r1, r2, #5
 800a0b4:	69fa      	ldr	r2, [r7, #28]
 800a0b6:	440a      	add	r2, r1
 800a0b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0bc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a0c0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	791b      	ldrb	r3, [r3, #4]
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d015      	beq.n	800a0f6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	f000 814e 	beq.w	800a370 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a0d4:	69fb      	ldr	r3, [r7, #28]
 800a0d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	f003 030f 	and.w	r3, r3, #15
 800a0e4:	2101      	movs	r1, #1
 800a0e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a0ea:	69f9      	ldr	r1, [r7, #28]
 800a0ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	634b      	str	r3, [r1, #52]	@ 0x34
 800a0f4:	e13c      	b.n	800a370 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a102:	2b00      	cmp	r3, #0
 800a104:	d110      	bne.n	800a128 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a106:	69bb      	ldr	r3, [r7, #24]
 800a108:	015a      	lsls	r2, r3, #5
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	4413      	add	r3, r2
 800a10e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	69ba      	ldr	r2, [r7, #24]
 800a116:	0151      	lsls	r1, r2, #5
 800a118:	69fa      	ldr	r2, [r7, #28]
 800a11a:	440a      	add	r2, r1
 800a11c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a120:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a124:	6013      	str	r3, [r2, #0]
 800a126:	e00f      	b.n	800a148 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	015a      	lsls	r2, r3, #5
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	4413      	add	r3, r2
 800a130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	69ba      	ldr	r2, [r7, #24]
 800a138:	0151      	lsls	r1, r2, #5
 800a13a:	69fa      	ldr	r2, [r7, #28]
 800a13c:	440a      	add	r2, r1
 800a13e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a146:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	68d9      	ldr	r1, [r3, #12]
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	781a      	ldrb	r2, [r3, #0]
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	691b      	ldr	r3, [r3, #16]
 800a154:	b298      	uxth	r0, r3
 800a156:	79fb      	ldrb	r3, [r7, #7]
 800a158:	9300      	str	r3, [sp, #0]
 800a15a:	4603      	mov	r3, r0
 800a15c:	68f8      	ldr	r0, [r7, #12]
 800a15e:	f000 f9b9 	bl	800a4d4 <USB_WritePacket>
 800a162:	e105      	b.n	800a370 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	015a      	lsls	r2, r3, #5
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	4413      	add	r3, r2
 800a16c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a170:	691b      	ldr	r3, [r3, #16]
 800a172:	69ba      	ldr	r2, [r7, #24]
 800a174:	0151      	lsls	r1, r2, #5
 800a176:	69fa      	ldr	r2, [r7, #28]
 800a178:	440a      	add	r2, r1
 800a17a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a17e:	0cdb      	lsrs	r3, r3, #19
 800a180:	04db      	lsls	r3, r3, #19
 800a182:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	015a      	lsls	r2, r3, #5
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	4413      	add	r3, r2
 800a18c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a190:	691b      	ldr	r3, [r3, #16]
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	0151      	lsls	r1, r2, #5
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	440a      	add	r2, r1
 800a19a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a19e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a1a2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a1a6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d132      	bne.n	800a214 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d003      	beq.n	800a1be <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	689a      	ldr	r2, [r3, #8]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	689a      	ldr	r2, [r3, #8]
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	015a      	lsls	r2, r3, #5
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d2:	691a      	ldr	r2, [r3, #16]
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	6a1b      	ldr	r3, [r3, #32]
 800a1d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1dc:	69b9      	ldr	r1, [r7, #24]
 800a1de:	0148      	lsls	r0, r1, #5
 800a1e0:	69f9      	ldr	r1, [r7, #28]
 800a1e2:	4401      	add	r1, r0
 800a1e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1ec:	69bb      	ldr	r3, [r7, #24]
 800a1ee:	015a      	lsls	r2, r3, #5
 800a1f0:	69fb      	ldr	r3, [r7, #28]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	69ba      	ldr	r2, [r7, #24]
 800a1fc:	0151      	lsls	r1, r2, #5
 800a1fe:	69fa      	ldr	r2, [r7, #28]
 800a200:	440a      	add	r2, r1
 800a202:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a206:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a20a:	6113      	str	r3, [r2, #16]
 800a20c:	e062      	b.n	800a2d4 <USB_EPStartXfer+0x490>
 800a20e:	bf00      	nop
 800a210:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	691b      	ldr	r3, [r3, #16]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d123      	bne.n	800a264 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a21c:	69bb      	ldr	r3, [r7, #24]
 800a21e:	015a      	lsls	r2, r3, #5
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	4413      	add	r3, r2
 800a224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a228:	691a      	ldr	r2, [r3, #16]
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a232:	69b9      	ldr	r1, [r7, #24]
 800a234:	0148      	lsls	r0, r1, #5
 800a236:	69f9      	ldr	r1, [r7, #28]
 800a238:	4401      	add	r1, r0
 800a23a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a23e:	4313      	orrs	r3, r2
 800a240:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	015a      	lsls	r2, r3, #5
 800a246:	69fb      	ldr	r3, [r7, #28]
 800a248:	4413      	add	r3, r2
 800a24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a24e:	691b      	ldr	r3, [r3, #16]
 800a250:	69ba      	ldr	r2, [r7, #24]
 800a252:	0151      	lsls	r1, r2, #5
 800a254:	69fa      	ldr	r2, [r7, #28]
 800a256:	440a      	add	r2, r1
 800a258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a25c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a260:	6113      	str	r3, [r2, #16]
 800a262:	e037      	b.n	800a2d4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	691a      	ldr	r2, [r3, #16]
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	4413      	add	r3, r2
 800a26e:	1e5a      	subs	r2, r3, #1
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	fbb2 f3f3 	udiv	r3, r2, r3
 800a278:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	8afa      	ldrh	r2, [r7, #22]
 800a280:	fb03 f202 	mul.w	r2, r3, r2
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	015a      	lsls	r2, r3, #5
 800a28c:	69fb      	ldr	r3, [r7, #28]
 800a28e:	4413      	add	r3, r2
 800a290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a294:	691a      	ldr	r2, [r3, #16]
 800a296:	8afb      	ldrh	r3, [r7, #22]
 800a298:	04d9      	lsls	r1, r3, #19
 800a29a:	4b38      	ldr	r3, [pc, #224]	@ (800a37c <USB_EPStartXfer+0x538>)
 800a29c:	400b      	ands	r3, r1
 800a29e:	69b9      	ldr	r1, [r7, #24]
 800a2a0:	0148      	lsls	r0, r1, #5
 800a2a2:	69f9      	ldr	r1, [r7, #28]
 800a2a4:	4401      	add	r1, r0
 800a2a6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a2ae:	69bb      	ldr	r3, [r7, #24]
 800a2b0:	015a      	lsls	r2, r3, #5
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	4413      	add	r3, r2
 800a2b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2ba:	691a      	ldr	r2, [r3, #16]
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	6a1b      	ldr	r3, [r3, #32]
 800a2c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2c4:	69b9      	ldr	r1, [r7, #24]
 800a2c6:	0148      	lsls	r0, r1, #5
 800a2c8:	69f9      	ldr	r1, [r7, #28]
 800a2ca:	4401      	add	r1, r0
 800a2cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a2d4:	79fb      	ldrb	r3, [r7, #7]
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d10d      	bne.n	800a2f6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d009      	beq.n	800a2f6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	68d9      	ldr	r1, [r3, #12]
 800a2e6:	69bb      	ldr	r3, [r7, #24]
 800a2e8:	015a      	lsls	r2, r3, #5
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f2:	460a      	mov	r2, r1
 800a2f4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	791b      	ldrb	r3, [r3, #4]
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d128      	bne.n	800a350 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d110      	bne.n	800a330 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	015a      	lsls	r2, r3, #5
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	4413      	add	r3, r2
 800a316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	69ba      	ldr	r2, [r7, #24]
 800a31e:	0151      	lsls	r1, r2, #5
 800a320:	69fa      	ldr	r2, [r7, #28]
 800a322:	440a      	add	r2, r1
 800a324:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a328:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a32c:	6013      	str	r3, [r2, #0]
 800a32e:	e00f      	b.n	800a350 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	015a      	lsls	r2, r3, #5
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	4413      	add	r3, r2
 800a338:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	69ba      	ldr	r2, [r7, #24]
 800a340:	0151      	lsls	r1, r2, #5
 800a342:	69fa      	ldr	r2, [r7, #28]
 800a344:	440a      	add	r2, r1
 800a346:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a34a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a34e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	015a      	lsls	r2, r3, #5
 800a354:	69fb      	ldr	r3, [r7, #28]
 800a356:	4413      	add	r3, r2
 800a358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	69ba      	ldr	r2, [r7, #24]
 800a360:	0151      	lsls	r1, r2, #5
 800a362:	69fa      	ldr	r2, [r7, #28]
 800a364:	440a      	add	r2, r1
 800a366:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a36a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a36e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3720      	adds	r7, #32
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	1ff80000 	.word	0x1ff80000

0800a380 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a380:	b480      	push	{r7}
 800a382:	b087      	sub	sp, #28
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a38a:	2300      	movs	r3, #0
 800a38c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a38e:	2300      	movs	r3, #0
 800a390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	785b      	ldrb	r3, [r3, #1]
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d14a      	bne.n	800a434 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	015a      	lsls	r2, r3, #5
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3b6:	f040 8086 	bne.w	800a4c6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	015a      	lsls	r2, r3, #5
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	4413      	add	r3, r2
 800a3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	683a      	ldr	r2, [r7, #0]
 800a3cc:	7812      	ldrb	r2, [r2, #0]
 800a3ce:	0151      	lsls	r1, r2, #5
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	440a      	add	r2, r1
 800a3d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a3dc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	015a      	lsls	r2, r3, #5
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	683a      	ldr	r2, [r7, #0]
 800a3f0:	7812      	ldrb	r2, [r2, #0]
 800a3f2:	0151      	lsls	r1, r2, #5
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	440a      	add	r2, r1
 800a3f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a400:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3301      	adds	r3, #1
 800a406:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a40e:	4293      	cmp	r3, r2
 800a410:	d902      	bls.n	800a418 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a412:	2301      	movs	r3, #1
 800a414:	75fb      	strb	r3, [r7, #23]
          break;
 800a416:	e056      	b.n	800a4c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	015a      	lsls	r2, r3, #5
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	4413      	add	r3, r2
 800a422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a42c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a430:	d0e7      	beq.n	800a402 <USB_EPStopXfer+0x82>
 800a432:	e048      	b.n	800a4c6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	015a      	lsls	r2, r3, #5
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	4413      	add	r3, r2
 800a43e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a448:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a44c:	d13b      	bne.n	800a4c6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	015a      	lsls	r2, r3, #5
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	4413      	add	r3, r2
 800a458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	683a      	ldr	r2, [r7, #0]
 800a460:	7812      	ldrb	r2, [r2, #0]
 800a462:	0151      	lsls	r1, r2, #5
 800a464:	693a      	ldr	r2, [r7, #16]
 800a466:	440a      	add	r2, r1
 800a468:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a46c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a470:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	683a      	ldr	r2, [r7, #0]
 800a484:	7812      	ldrb	r2, [r2, #0]
 800a486:	0151      	lsls	r1, r2, #5
 800a488:	693a      	ldr	r2, [r7, #16]
 800a48a:	440a      	add	r2, r1
 800a48c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a490:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a494:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	3301      	adds	r3, #1
 800a49a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d902      	bls.n	800a4ac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	75fb      	strb	r3, [r7, #23]
          break;
 800a4aa:	e00c      	b.n	800a4c6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4c4:	d0e7      	beq.n	800a496 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a4c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	371c      	adds	r7, #28
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b089      	sub	sp, #36	@ 0x24
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	4611      	mov	r1, r2
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	71fb      	strb	r3, [r7, #7]
 800a4e6:	4613      	mov	r3, r2
 800a4e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a4f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d123      	bne.n	800a542 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a4fa:	88bb      	ldrh	r3, [r7, #4]
 800a4fc:	3303      	adds	r3, #3
 800a4fe:	089b      	lsrs	r3, r3, #2
 800a500:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a502:	2300      	movs	r3, #0
 800a504:	61bb      	str	r3, [r7, #24]
 800a506:	e018      	b.n	800a53a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a508:	79fb      	ldrb	r3, [r7, #7]
 800a50a:	031a      	lsls	r2, r3, #12
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	4413      	add	r3, r2
 800a510:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a514:	461a      	mov	r2, r3
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	3301      	adds	r3, #1
 800a520:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a522:	69fb      	ldr	r3, [r7, #28]
 800a524:	3301      	adds	r3, #1
 800a526:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a528:	69fb      	ldr	r3, [r7, #28]
 800a52a:	3301      	adds	r3, #1
 800a52c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a52e:	69fb      	ldr	r3, [r7, #28]
 800a530:	3301      	adds	r3, #1
 800a532:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	3301      	adds	r3, #1
 800a538:	61bb      	str	r3, [r7, #24]
 800a53a:	69ba      	ldr	r2, [r7, #24]
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	429a      	cmp	r2, r3
 800a540:	d3e2      	bcc.n	800a508 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a542:	2300      	movs	r3, #0
}
 800a544:	4618      	mov	r0, r3
 800a546:	3724      	adds	r7, #36	@ 0x24
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a550:	b480      	push	{r7}
 800a552:	b08b      	sub	sp, #44	@ 0x2c
 800a554:	af00      	add	r7, sp, #0
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	60b9      	str	r1, [r7, #8]
 800a55a:	4613      	mov	r3, r2
 800a55c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a566:	88fb      	ldrh	r3, [r7, #6]
 800a568:	089b      	lsrs	r3, r3, #2
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a56e:	88fb      	ldrh	r3, [r7, #6]
 800a570:	f003 0303 	and.w	r3, r3, #3
 800a574:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a576:	2300      	movs	r3, #0
 800a578:	623b      	str	r3, [r7, #32]
 800a57a:	e014      	b.n	800a5a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a582:	681a      	ldr	r2, [r3, #0]
 800a584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a586:	601a      	str	r2, [r3, #0]
    pDest++;
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	3301      	adds	r3, #1
 800a58c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a590:	3301      	adds	r3, #1
 800a592:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a596:	3301      	adds	r3, #1
 800a598:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59c:	3301      	adds	r3, #1
 800a59e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a5a0:	6a3b      	ldr	r3, [r7, #32]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	623b      	str	r3, [r7, #32]
 800a5a6:	6a3a      	ldr	r2, [r7, #32]
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d3e6      	bcc.n	800a57c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a5ae:	8bfb      	ldrh	r3, [r7, #30]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d01e      	beq.n	800a5f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5be:	461a      	mov	r2, r3
 800a5c0:	f107 0310 	add.w	r3, r7, #16
 800a5c4:	6812      	ldr	r2, [r2, #0]
 800a5c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	6a3b      	ldr	r3, [r7, #32]
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	00db      	lsls	r3, r3, #3
 800a5d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d8:	701a      	strb	r2, [r3, #0]
      i++;
 800a5da:	6a3b      	ldr	r3, [r7, #32]
 800a5dc:	3301      	adds	r3, #1
 800a5de:	623b      	str	r3, [r7, #32]
      pDest++;
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a5e6:	8bfb      	ldrh	r3, [r7, #30]
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a5ec:	8bfb      	ldrh	r3, [r7, #30]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d1ea      	bne.n	800a5c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	372c      	adds	r7, #44	@ 0x2c
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	785b      	ldrb	r3, [r3, #1]
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d12c      	bne.n	800a676 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	015a      	lsls	r2, r3, #5
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4413      	add	r3, r2
 800a624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	db12      	blt.n	800a654 <USB_EPSetStall+0x54>
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00f      	beq.n	800a654 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	015a      	lsls	r2, r3, #5
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	4413      	add	r3, r2
 800a63c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	68ba      	ldr	r2, [r7, #8]
 800a644:	0151      	lsls	r1, r2, #5
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	440a      	add	r2, r1
 800a64a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a64e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a652:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	015a      	lsls	r2, r3, #5
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	4413      	add	r3, r2
 800a65c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	0151      	lsls	r1, r2, #5
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	440a      	add	r2, r1
 800a66a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a66e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a672:	6013      	str	r3, [r2, #0]
 800a674:	e02b      	b.n	800a6ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	db12      	blt.n	800a6ae <USB_EPSetStall+0xae>
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d00f      	beq.n	800a6ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	015a      	lsls	r2, r3, #5
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4413      	add	r3, r2
 800a696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	68ba      	ldr	r2, [r7, #8]
 800a69e:	0151      	lsls	r1, r2, #5
 800a6a0:	68fa      	ldr	r2, [r7, #12]
 800a6a2:	440a      	add	r2, r1
 800a6a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a6ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	015a      	lsls	r2, r3, #5
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	0151      	lsls	r1, r2, #5
 800a6c0:	68fa      	ldr	r2, [r7, #12]
 800a6c2:	440a      	add	r2, r1
 800a6c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a6cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	785b      	ldrb	r3, [r3, #1]
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d128      	bne.n	800a74a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	015a      	lsls	r2, r3, #5
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	4413      	add	r3, r2
 800a700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68ba      	ldr	r2, [r7, #8]
 800a708:	0151      	lsls	r1, r2, #5
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	440a      	add	r2, r1
 800a70e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a712:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a716:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	791b      	ldrb	r3, [r3, #4]
 800a71c:	2b03      	cmp	r3, #3
 800a71e:	d003      	beq.n	800a728 <USB_EPClearStall+0x4c>
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	791b      	ldrb	r3, [r3, #4]
 800a724:	2b02      	cmp	r3, #2
 800a726:	d138      	bne.n	800a79a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	015a      	lsls	r2, r3, #5
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	4413      	add	r3, r2
 800a730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	0151      	lsls	r1, r2, #5
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	440a      	add	r2, r1
 800a73e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	e027      	b.n	800a79a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	4413      	add	r3, r2
 800a752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	68ba      	ldr	r2, [r7, #8]
 800a75a:	0151      	lsls	r1, r2, #5
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	440a      	add	r2, r1
 800a760:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a764:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a768:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	791b      	ldrb	r3, [r3, #4]
 800a76e:	2b03      	cmp	r3, #3
 800a770:	d003      	beq.n	800a77a <USB_EPClearStall+0x9e>
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	791b      	ldrb	r3, [r3, #4]
 800a776:	2b02      	cmp	r3, #2
 800a778:	d10f      	bne.n	800a79a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	015a      	lsls	r2, r3, #5
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	4413      	add	r3, r2
 800a782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	0151      	lsls	r1, r2, #5
 800a78c:	68fa      	ldr	r2, [r7, #12]
 800a78e:	440a      	add	r2, r1
 800a790:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a798:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3714      	adds	r7, #20
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	460b      	mov	r3, r1
 800a7b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a7ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	78fb      	ldrb	r3, [r7, #3]
 800a7d6:	011b      	lsls	r3, r3, #4
 800a7d8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a7dc:	68f9      	ldr	r1, [r7, #12]
 800a7de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3714      	adds	r7, #20
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a80e:	f023 0303 	bic.w	r3, r3, #3
 800a812:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a822:	f023 0302 	bic.w	r3, r3, #2
 800a826:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3714      	adds	r7, #20
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a836:	b480      	push	{r7}
 800a838:	b085      	sub	sp, #20
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a850:	f023 0303 	bic.w	r3, r3, #3
 800a854:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	68fa      	ldr	r2, [r7, #12]
 800a860:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a864:	f043 0302 	orr.w	r3, r3, #2
 800a868:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a86a:	2300      	movs	r3, #0
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3714      	adds	r7, #20
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	695b      	ldr	r3, [r3, #20]
 800a884:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	699b      	ldr	r3, [r3, #24]
 800a88a:	68fa      	ldr	r2, [r7, #12]
 800a88c:	4013      	ands	r3, r2
 800a88e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a890:	68fb      	ldr	r3, [r7, #12]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3714      	adds	r7, #20
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr

0800a89e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a89e:	b480      	push	{r7}
 800a8a0:	b085      	sub	sp, #20
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8b0:	699b      	ldr	r3, [r3, #24]
 800a8b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ba:	69db      	ldr	r3, [r3, #28]
 800a8bc:	68ba      	ldr	r2, [r7, #8]
 800a8be:	4013      	ands	r3, r2
 800a8c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	0c1b      	lsrs	r3, r3, #16
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3714      	adds	r7, #20
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr

0800a8d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8e4:	699b      	ldr	r3, [r3, #24]
 800a8e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ee:	69db      	ldr	r3, [r3, #28]
 800a8f0:	68ba      	ldr	r2, [r7, #8]
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	b29b      	uxth	r3, r3
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3714      	adds	r7, #20
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr

0800a906 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a906:	b480      	push	{r7}
 800a908:	b085      	sub	sp, #20
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
 800a90e:	460b      	mov	r3, r1
 800a910:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a916:	78fb      	ldrb	r3, [r7, #3]
 800a918:	015a      	lsls	r2, r3, #5
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	4413      	add	r3, r2
 800a91e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a922:	689b      	ldr	r3, [r3, #8]
 800a924:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a92c:	695b      	ldr	r3, [r3, #20]
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	4013      	ands	r3, r2
 800a932:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a934:	68bb      	ldr	r3, [r7, #8]
}
 800a936:	4618      	mov	r0, r3
 800a938:	3714      	adds	r7, #20
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr

0800a942 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a942:	b480      	push	{r7}
 800a944:	b087      	sub	sp, #28
 800a946:	af00      	add	r7, sp, #0
 800a948:	6078      	str	r0, [r7, #4]
 800a94a:	460b      	mov	r3, r1
 800a94c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a958:	691b      	ldr	r3, [r3, #16]
 800a95a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a964:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a966:	78fb      	ldrb	r3, [r7, #3]
 800a968:	f003 030f 	and.w	r3, r3, #15
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	fa22 f303 	lsr.w	r3, r2, r3
 800a972:	01db      	lsls	r3, r3, #7
 800a974:	b2db      	uxtb	r3, r3
 800a976:	693a      	ldr	r2, [r7, #16]
 800a978:	4313      	orrs	r3, r2
 800a97a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a97c:	78fb      	ldrb	r3, [r7, #3]
 800a97e:	015a      	lsls	r2, r3, #5
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	4413      	add	r3, r2
 800a984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	693a      	ldr	r2, [r7, #16]
 800a98c:	4013      	ands	r3, r2
 800a98e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a990:	68bb      	ldr	r3, [r7, #8]
}
 800a992:	4618      	mov	r0, r3
 800a994:	371c      	adds	r7, #28
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr

0800a99e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a99e:	b480      	push	{r7}
 800a9a0:	b083      	sub	sp, #12
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	695b      	ldr	r3, [r3, #20]
 800a9aa:	f003 0301 	and.w	r3, r3, #1
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	370c      	adds	r7, #12
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	b085      	sub	sp, #20
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68fa      	ldr	r2, [r7, #12]
 800a9d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a9d8:	f023 0307 	bic.w	r3, r3, #7
 800a9dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	68fa      	ldr	r2, [r7, #12]
 800a9e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3714      	adds	r7, #20
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b087      	sub	sp, #28
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	607a      	str	r2, [r7, #4]
 800aa0c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	333c      	adds	r3, #60	@ 0x3c
 800aa16:	3304      	adds	r3, #4
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	4a26      	ldr	r2, [pc, #152]	@ (800aab8 <USB_EP0_OutStart+0xb8>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d90a      	bls.n	800aa3a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa34:	d101      	bne.n	800aa3a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aa36:	2300      	movs	r3, #0
 800aa38:	e037      	b.n	800aaaa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa40:	461a      	mov	r2, r3
 800aa42:	2300      	movs	r3, #0
 800aa44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa4c:	691b      	ldr	r3, [r3, #16]
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa60:	691b      	ldr	r3, [r3, #16]
 800aa62:	697a      	ldr	r2, [r7, #20]
 800aa64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa68:	f043 0318 	orr.w	r3, r3, #24
 800aa6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	697a      	ldr	r2, [r7, #20]
 800aa78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa7c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800aa80:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aa82:	7afb      	ldrb	r3, [r7, #11]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d10f      	bne.n	800aaa8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa8e:	461a      	mov	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	697a      	ldr	r2, [r7, #20]
 800aa9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaa2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800aaa6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	371c      	adds	r7, #28
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	4f54300a 	.word	0x4f54300a

0800aabc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b085      	sub	sp, #20
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aac4:	2300      	movs	r3, #0
 800aac6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	3301      	adds	r3, #1
 800aacc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aad4:	d901      	bls.n	800aada <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aad6:	2303      	movs	r3, #3
 800aad8:	e022      	b.n	800ab20 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	691b      	ldr	r3, [r3, #16]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	daf2      	bge.n	800aac8 <USB_CoreReset+0xc>

  count = 10U;
 800aae2:	230a      	movs	r3, #10
 800aae4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800aae6:	e002      	b.n	800aaee <USB_CoreReset+0x32>
  {
    count--;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	3b01      	subs	r3, #1
 800aaec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1f9      	bne.n	800aae8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	f043 0201 	orr.w	r2, r3, #1
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	3301      	adds	r3, #1
 800ab04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab0c:	d901      	bls.n	800ab12 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800ab0e:	2303      	movs	r3, #3
 800ab10:	e006      	b.n	800ab20 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	f003 0301 	and.w	r3, r3, #1
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d0f0      	beq.n	800ab00 <USB_CoreReset+0x44>

  return HAL_OK;
 800ab1e:	2300      	movs	r3, #0
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3714      	adds	r7, #20
 800ab24:	46bd      	mov	sp, r7
 800ab26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2a:	4770      	bx	lr

0800ab2c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	460b      	mov	r3, r1
 800ab36:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ab38:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ab3c:	f002 fce6 	bl	800d50c <USBD_static_malloc>
 800ab40:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d109      	bne.n	800ab5c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	32b0      	adds	r2, #176	@ 0xb0
 800ab52:	2100      	movs	r1, #0
 800ab54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ab58:	2302      	movs	r3, #2
 800ab5a:	e0d4      	b.n	800ad06 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ab5c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ab60:	2100      	movs	r1, #0
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	f003 fcb5 	bl	800e4d2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	32b0      	adds	r2, #176	@ 0xb0
 800ab72:	68f9      	ldr	r1, [r7, #12]
 800ab74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	32b0      	adds	r2, #176	@ 0xb0
 800ab82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	7c1b      	ldrb	r3, [r3, #16]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d138      	bne.n	800ac06 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab94:	4b5e      	ldr	r3, [pc, #376]	@ (800ad10 <USBD_CDC_Init+0x1e4>)
 800ab96:	7819      	ldrb	r1, [r3, #0]
 800ab98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab9c:	2202      	movs	r2, #2
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f002 fb91 	bl	800d2c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aba4:	4b5a      	ldr	r3, [pc, #360]	@ (800ad10 <USBD_CDC_Init+0x1e4>)
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	f003 020f 	and.w	r2, r3, #15
 800abac:	6879      	ldr	r1, [r7, #4]
 800abae:	4613      	mov	r3, r2
 800abb0:	009b      	lsls	r3, r3, #2
 800abb2:	4413      	add	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	440b      	add	r3, r1
 800abb8:	3323      	adds	r3, #35	@ 0x23
 800abba:	2201      	movs	r2, #1
 800abbc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800abbe:	4b55      	ldr	r3, [pc, #340]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800abc0:	7819      	ldrb	r1, [r3, #0]
 800abc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800abc6:	2202      	movs	r2, #2
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f002 fb7c 	bl	800d2c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800abce:	4b51      	ldr	r3, [pc, #324]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	f003 020f 	and.w	r2, r3, #15
 800abd6:	6879      	ldr	r1, [r7, #4]
 800abd8:	4613      	mov	r3, r2
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	4413      	add	r3, r2
 800abde:	009b      	lsls	r3, r3, #2
 800abe0:	440b      	add	r3, r1
 800abe2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800abe6:	2201      	movs	r2, #1
 800abe8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800abea:	4b4b      	ldr	r3, [pc, #300]	@ (800ad18 <USBD_CDC_Init+0x1ec>)
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	f003 020f 	and.w	r2, r3, #15
 800abf2:	6879      	ldr	r1, [r7, #4]
 800abf4:	4613      	mov	r3, r2
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	440b      	add	r3, r1
 800abfe:	331c      	adds	r3, #28
 800ac00:	2210      	movs	r2, #16
 800ac02:	601a      	str	r2, [r3, #0]
 800ac04:	e035      	b.n	800ac72 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ac06:	4b42      	ldr	r3, [pc, #264]	@ (800ad10 <USBD_CDC_Init+0x1e4>)
 800ac08:	7819      	ldrb	r1, [r3, #0]
 800ac0a:	2340      	movs	r3, #64	@ 0x40
 800ac0c:	2202      	movs	r2, #2
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f002 fb59 	bl	800d2c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ac14:	4b3e      	ldr	r3, [pc, #248]	@ (800ad10 <USBD_CDC_Init+0x1e4>)
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	f003 020f 	and.w	r2, r3, #15
 800ac1c:	6879      	ldr	r1, [r7, #4]
 800ac1e:	4613      	mov	r3, r2
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	440b      	add	r3, r1
 800ac28:	3323      	adds	r3, #35	@ 0x23
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ac2e:	4b39      	ldr	r3, [pc, #228]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800ac30:	7819      	ldrb	r1, [r3, #0]
 800ac32:	2340      	movs	r3, #64	@ 0x40
 800ac34:	2202      	movs	r2, #2
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f002 fb45 	bl	800d2c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ac3c:	4b35      	ldr	r3, [pc, #212]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	f003 020f 	and.w	r2, r3, #15
 800ac44:	6879      	ldr	r1, [r7, #4]
 800ac46:	4613      	mov	r3, r2
 800ac48:	009b      	lsls	r3, r3, #2
 800ac4a:	4413      	add	r3, r2
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	440b      	add	r3, r1
 800ac50:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ac54:	2201      	movs	r2, #1
 800ac56:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ac58:	4b2f      	ldr	r3, [pc, #188]	@ (800ad18 <USBD_CDC_Init+0x1ec>)
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	f003 020f 	and.w	r2, r3, #15
 800ac60:	6879      	ldr	r1, [r7, #4]
 800ac62:	4613      	mov	r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	4413      	add	r3, r2
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	440b      	add	r3, r1
 800ac6c:	331c      	adds	r3, #28
 800ac6e:	2210      	movs	r2, #16
 800ac70:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ac72:	4b29      	ldr	r3, [pc, #164]	@ (800ad18 <USBD_CDC_Init+0x1ec>)
 800ac74:	7819      	ldrb	r1, [r3, #0]
 800ac76:	2308      	movs	r3, #8
 800ac78:	2203      	movs	r2, #3
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f002 fb23 	bl	800d2c6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ac80:	4b25      	ldr	r3, [pc, #148]	@ (800ad18 <USBD_CDC_Init+0x1ec>)
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	f003 020f 	and.w	r2, r3, #15
 800ac88:	6879      	ldr	r1, [r7, #4]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	4413      	add	r3, r2
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	440b      	add	r3, r1
 800ac94:	3323      	adds	r3, #35	@ 0x23
 800ac96:	2201      	movs	r2, #1
 800ac98:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	33b0      	adds	r3, #176	@ 0xb0
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	4413      	add	r3, r2
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800acd0:	2302      	movs	r3, #2
 800acd2:	e018      	b.n	800ad06 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	7c1b      	ldrb	r3, [r3, #16]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d10a      	bne.n	800acf2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800acdc:	4b0d      	ldr	r3, [pc, #52]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800acde:	7819      	ldrb	r1, [r3, #0]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ace6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f002 fbda 	bl	800d4a4 <USBD_LL_PrepareReceive>
 800acf0:	e008      	b.n	800ad04 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800acf2:	4b08      	ldr	r3, [pc, #32]	@ (800ad14 <USBD_CDC_Init+0x1e8>)
 800acf4:	7819      	ldrb	r1, [r3, #0]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800acfc:	2340      	movs	r3, #64	@ 0x40
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f002 fbd0 	bl	800d4a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3710      	adds	r7, #16
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	200000ab 	.word	0x200000ab
 800ad14:	200000ac 	.word	0x200000ac
 800ad18:	200000ad 	.word	0x200000ad

0800ad1c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	460b      	mov	r3, r1
 800ad26:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ad28:	4b3a      	ldr	r3, [pc, #232]	@ (800ae14 <USBD_CDC_DeInit+0xf8>)
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f002 faef 	bl	800d312 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ad34:	4b37      	ldr	r3, [pc, #220]	@ (800ae14 <USBD_CDC_DeInit+0xf8>)
 800ad36:	781b      	ldrb	r3, [r3, #0]
 800ad38:	f003 020f 	and.w	r2, r3, #15
 800ad3c:	6879      	ldr	r1, [r7, #4]
 800ad3e:	4613      	mov	r3, r2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	440b      	add	r3, r1
 800ad48:	3323      	adds	r3, #35	@ 0x23
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ad4e:	4b32      	ldr	r3, [pc, #200]	@ (800ae18 <USBD_CDC_DeInit+0xfc>)
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f002 fadc 	bl	800d312 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ad5a:	4b2f      	ldr	r3, [pc, #188]	@ (800ae18 <USBD_CDC_DeInit+0xfc>)
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	f003 020f 	and.w	r2, r3, #15
 800ad62:	6879      	ldr	r1, [r7, #4]
 800ad64:	4613      	mov	r3, r2
 800ad66:	009b      	lsls	r3, r3, #2
 800ad68:	4413      	add	r3, r2
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	440b      	add	r3, r1
 800ad6e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ad72:	2200      	movs	r2, #0
 800ad74:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ad76:	4b29      	ldr	r3, [pc, #164]	@ (800ae1c <USBD_CDC_DeInit+0x100>)
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f002 fac8 	bl	800d312 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ad82:	4b26      	ldr	r3, [pc, #152]	@ (800ae1c <USBD_CDC_DeInit+0x100>)
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	f003 020f 	and.w	r2, r3, #15
 800ad8a:	6879      	ldr	r1, [r7, #4]
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	4413      	add	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	440b      	add	r3, r1
 800ad96:	3323      	adds	r3, #35	@ 0x23
 800ad98:	2200      	movs	r2, #0
 800ad9a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ad9c:	4b1f      	ldr	r3, [pc, #124]	@ (800ae1c <USBD_CDC_DeInit+0x100>)
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	f003 020f 	and.w	r2, r3, #15
 800ada4:	6879      	ldr	r1, [r7, #4]
 800ada6:	4613      	mov	r3, r2
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	4413      	add	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	440b      	add	r3, r1
 800adb0:	331c      	adds	r3, #28
 800adb2:	2200      	movs	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	32b0      	adds	r2, #176	@ 0xb0
 800adc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d01f      	beq.n	800ae08 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	33b0      	adds	r3, #176	@ 0xb0
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	4413      	add	r3, r2
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	685b      	ldr	r3, [r3, #4]
 800adda:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	32b0      	adds	r2, #176	@ 0xb0
 800ade6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adea:	4618      	mov	r0, r3
 800adec:	f002 fb9c 	bl	800d528 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	32b0      	adds	r2, #176	@ 0xb0
 800adfa:	2100      	movs	r1, #0
 800adfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3708      	adds	r7, #8
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
 800ae12:	bf00      	nop
 800ae14:	200000ab 	.word	0x200000ab
 800ae18:	200000ac 	.word	0x200000ac
 800ae1c:	200000ad 	.word	0x200000ad

0800ae20 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b086      	sub	sp, #24
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	32b0      	adds	r2, #176	@ 0xb0
 800ae34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae38:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae42:	2300      	movs	r3, #0
 800ae44:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d101      	bne.n	800ae50 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ae4c:	2303      	movs	r3, #3
 800ae4e:	e0bf      	b.n	800afd0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d050      	beq.n	800aefe <USBD_CDC_Setup+0xde>
 800ae5c:	2b20      	cmp	r3, #32
 800ae5e:	f040 80af 	bne.w	800afc0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	88db      	ldrh	r3, [r3, #6]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d03a      	beq.n	800aee0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	b25b      	sxtb	r3, r3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	da1b      	bge.n	800aeac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ae7a:	687a      	ldr	r2, [r7, #4]
 800ae7c:	33b0      	adds	r3, #176	@ 0xb0
 800ae7e:	009b      	lsls	r3, r3, #2
 800ae80:	4413      	add	r3, r2
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	683a      	ldr	r2, [r7, #0]
 800ae88:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ae8a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae8c:	683a      	ldr	r2, [r7, #0]
 800ae8e:	88d2      	ldrh	r2, [r2, #6]
 800ae90:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	88db      	ldrh	r3, [r3, #6]
 800ae96:	2b07      	cmp	r3, #7
 800ae98:	bf28      	it	cs
 800ae9a:	2307      	movcs	r3, #7
 800ae9c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	89fa      	ldrh	r2, [r7, #14]
 800aea2:	4619      	mov	r1, r3
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f001 fd69 	bl	800c97c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aeaa:	e090      	b.n	800afce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	785a      	ldrb	r2, [r3, #1]
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	88db      	ldrh	r3, [r3, #6]
 800aeba:	2b3f      	cmp	r3, #63	@ 0x3f
 800aebc:	d803      	bhi.n	800aec6 <USBD_CDC_Setup+0xa6>
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	88db      	ldrh	r3, [r3, #6]
 800aec2:	b2da      	uxtb	r2, r3
 800aec4:	e000      	b.n	800aec8 <USBD_CDC_Setup+0xa8>
 800aec6:	2240      	movs	r2, #64	@ 0x40
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aece:	6939      	ldr	r1, [r7, #16]
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800aed6:	461a      	mov	r2, r3
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f001 fd7e 	bl	800c9da <USBD_CtlPrepareRx>
      break;
 800aede:	e076      	b.n	800afce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	33b0      	adds	r3, #176	@ 0xb0
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	4413      	add	r3, r2
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	7850      	ldrb	r0, [r2, #1]
 800aef6:	2200      	movs	r2, #0
 800aef8:	6839      	ldr	r1, [r7, #0]
 800aefa:	4798      	blx	r3
      break;
 800aefc:	e067      	b.n	800afce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	785b      	ldrb	r3, [r3, #1]
 800af02:	2b0b      	cmp	r3, #11
 800af04:	d851      	bhi.n	800afaa <USBD_CDC_Setup+0x18a>
 800af06:	a201      	add	r2, pc, #4	@ (adr r2, 800af0c <USBD_CDC_Setup+0xec>)
 800af08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af0c:	0800af3d 	.word	0x0800af3d
 800af10:	0800afb9 	.word	0x0800afb9
 800af14:	0800afab 	.word	0x0800afab
 800af18:	0800afab 	.word	0x0800afab
 800af1c:	0800afab 	.word	0x0800afab
 800af20:	0800afab 	.word	0x0800afab
 800af24:	0800afab 	.word	0x0800afab
 800af28:	0800afab 	.word	0x0800afab
 800af2c:	0800afab 	.word	0x0800afab
 800af30:	0800afab 	.word	0x0800afab
 800af34:	0800af67 	.word	0x0800af67
 800af38:	0800af91 	.word	0x0800af91
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af42:	b2db      	uxtb	r3, r3
 800af44:	2b03      	cmp	r3, #3
 800af46:	d107      	bne.n	800af58 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800af48:	f107 030a 	add.w	r3, r7, #10
 800af4c:	2202      	movs	r2, #2
 800af4e:	4619      	mov	r1, r3
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f001 fd13 	bl	800c97c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800af56:	e032      	b.n	800afbe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800af58:	6839      	ldr	r1, [r7, #0]
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f001 fc91 	bl	800c882 <USBD_CtlError>
            ret = USBD_FAIL;
 800af60:	2303      	movs	r3, #3
 800af62:	75fb      	strb	r3, [r7, #23]
          break;
 800af64:	e02b      	b.n	800afbe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b03      	cmp	r3, #3
 800af70:	d107      	bne.n	800af82 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800af72:	f107 030d 	add.w	r3, r7, #13
 800af76:	2201      	movs	r2, #1
 800af78:	4619      	mov	r1, r3
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f001 fcfe 	bl	800c97c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800af80:	e01d      	b.n	800afbe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800af82:	6839      	ldr	r1, [r7, #0]
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f001 fc7c 	bl	800c882 <USBD_CtlError>
            ret = USBD_FAIL;
 800af8a:	2303      	movs	r3, #3
 800af8c:	75fb      	strb	r3, [r7, #23]
          break;
 800af8e:	e016      	b.n	800afbe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af96:	b2db      	uxtb	r3, r3
 800af98:	2b03      	cmp	r3, #3
 800af9a:	d00f      	beq.n	800afbc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800af9c:	6839      	ldr	r1, [r7, #0]
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f001 fc6f 	bl	800c882 <USBD_CtlError>
            ret = USBD_FAIL;
 800afa4:	2303      	movs	r3, #3
 800afa6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800afa8:	e008      	b.n	800afbc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800afaa:	6839      	ldr	r1, [r7, #0]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f001 fc68 	bl	800c882 <USBD_CtlError>
          ret = USBD_FAIL;
 800afb2:	2303      	movs	r3, #3
 800afb4:	75fb      	strb	r3, [r7, #23]
          break;
 800afb6:	e002      	b.n	800afbe <USBD_CDC_Setup+0x19e>
          break;
 800afb8:	bf00      	nop
 800afba:	e008      	b.n	800afce <USBD_CDC_Setup+0x1ae>
          break;
 800afbc:	bf00      	nop
      }
      break;
 800afbe:	e006      	b.n	800afce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800afc0:	6839      	ldr	r1, [r7, #0]
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f001 fc5d 	bl	800c882 <USBD_CtlError>
      ret = USBD_FAIL;
 800afc8:	2303      	movs	r3, #3
 800afca:	75fb      	strb	r3, [r7, #23]
      break;
 800afcc:	bf00      	nop
  }

  return (uint8_t)ret;
 800afce:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3718      	adds	r7, #24
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}

0800afd8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	460b      	mov	r3, r1
 800afe2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	32b0      	adds	r2, #176	@ 0xb0
 800aff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d101      	bne.n	800b002 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800affe:	2303      	movs	r3, #3
 800b000:	e065      	b.n	800b0ce <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	32b0      	adds	r2, #176	@ 0xb0
 800b00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b010:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b012:	78fb      	ldrb	r3, [r7, #3]
 800b014:	f003 020f 	and.w	r2, r3, #15
 800b018:	6879      	ldr	r1, [r7, #4]
 800b01a:	4613      	mov	r3, r2
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4413      	add	r3, r2
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	440b      	add	r3, r1
 800b024:	3314      	adds	r3, #20
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d02f      	beq.n	800b08c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b02c:	78fb      	ldrb	r3, [r7, #3]
 800b02e:	f003 020f 	and.w	r2, r3, #15
 800b032:	6879      	ldr	r1, [r7, #4]
 800b034:	4613      	mov	r3, r2
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	4413      	add	r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	440b      	add	r3, r1
 800b03e:	3314      	adds	r3, #20
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	78fb      	ldrb	r3, [r7, #3]
 800b044:	f003 010f 	and.w	r1, r3, #15
 800b048:	68f8      	ldr	r0, [r7, #12]
 800b04a:	460b      	mov	r3, r1
 800b04c:	00db      	lsls	r3, r3, #3
 800b04e:	440b      	add	r3, r1
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	4403      	add	r3, r0
 800b054:	331c      	adds	r3, #28
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	fbb2 f1f3 	udiv	r1, r2, r3
 800b05c:	fb01 f303 	mul.w	r3, r1, r3
 800b060:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b062:	2b00      	cmp	r3, #0
 800b064:	d112      	bne.n	800b08c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b066:	78fb      	ldrb	r3, [r7, #3]
 800b068:	f003 020f 	and.w	r2, r3, #15
 800b06c:	6879      	ldr	r1, [r7, #4]
 800b06e:	4613      	mov	r3, r2
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	4413      	add	r3, r2
 800b074:	009b      	lsls	r3, r3, #2
 800b076:	440b      	add	r3, r1
 800b078:	3314      	adds	r3, #20
 800b07a:	2200      	movs	r2, #0
 800b07c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b07e:	78f9      	ldrb	r1, [r7, #3]
 800b080:	2300      	movs	r3, #0
 800b082:	2200      	movs	r2, #0
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f002 f9ec 	bl	800d462 <USBD_LL_Transmit>
 800b08a:	e01f      	b.n	800b0cc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	2200      	movs	r2, #0
 800b090:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	33b0      	adds	r3, #176	@ 0xb0
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	4413      	add	r3, r2
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	691b      	ldr	r3, [r3, #16]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d010      	beq.n	800b0cc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0b0:	687a      	ldr	r2, [r7, #4]
 800b0b2:	33b0      	adds	r3, #176	@ 0xb0
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	691b      	ldr	r3, [r3, #16]
 800b0bc:	68ba      	ldr	r2, [r7, #8]
 800b0be:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b0c8:	78fa      	ldrb	r2, [r7, #3]
 800b0ca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b084      	sub	sp, #16
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	6078      	str	r0, [r7, #4]
 800b0de:	460b      	mov	r3, r1
 800b0e0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	32b0      	adds	r2, #176	@ 0xb0
 800b0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	32b0      	adds	r2, #176	@ 0xb0
 800b0fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d101      	bne.n	800b108 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b104:	2303      	movs	r3, #3
 800b106:	e01a      	b.n	800b13e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b108:	78fb      	ldrb	r3, [r7, #3]
 800b10a:	4619      	mov	r1, r3
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f002 f9ea 	bl	800d4e6 <USBD_LL_GetRxDataSize>
 800b112:	4602      	mov	r2, r0
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	33b0      	adds	r3, #176	@ 0xb0
 800b124:	009b      	lsls	r3, r3, #2
 800b126:	4413      	add	r3, r2
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	68fa      	ldr	r2, [r7, #12]
 800b12e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b132:	68fa      	ldr	r2, [r7, #12]
 800b134:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b138:	4611      	mov	r1, r2
 800b13a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b13c:	2300      	movs	r3, #0
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3710      	adds	r7, #16
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}

0800b146 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b146:	b580      	push	{r7, lr}
 800b148:	b084      	sub	sp, #16
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	32b0      	adds	r2, #176	@ 0xb0
 800b158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b15c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d101      	bne.n	800b168 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b164:	2303      	movs	r3, #3
 800b166:	e024      	b.n	800b1b2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	33b0      	adds	r3, #176	@ 0xb0
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	4413      	add	r3, r2
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d019      	beq.n	800b1b0 <USBD_CDC_EP0_RxReady+0x6a>
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b182:	2bff      	cmp	r3, #255	@ 0xff
 800b184:	d014      	beq.n	800b1b0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	33b0      	adds	r3, #176	@ 0xb0
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	4413      	add	r3, r2
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b19e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b1a6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	22ff      	movs	r2, #255	@ 0xff
 800b1ac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
	...

0800b1bc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b086      	sub	sp, #24
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b1c4:	2182      	movs	r1, #130	@ 0x82
 800b1c6:	4818      	ldr	r0, [pc, #96]	@ (800b228 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b1c8:	f000 fd22 	bl	800bc10 <USBD_GetEpDesc>
 800b1cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b1ce:	2101      	movs	r1, #1
 800b1d0:	4815      	ldr	r0, [pc, #84]	@ (800b228 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b1d2:	f000 fd1d 	bl	800bc10 <USBD_GetEpDesc>
 800b1d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b1d8:	2181      	movs	r1, #129	@ 0x81
 800b1da:	4813      	ldr	r0, [pc, #76]	@ (800b228 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b1dc:	f000 fd18 	bl	800bc10 <USBD_GetEpDesc>
 800b1e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d002      	beq.n	800b1ee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	2210      	movs	r2, #16
 800b1ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d006      	beq.n	800b202 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1fc:	711a      	strb	r2, [r3, #4]
 800b1fe:	2200      	movs	r2, #0
 800b200:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d006      	beq.n	800b216 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b210:	711a      	strb	r2, [r3, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2243      	movs	r2, #67	@ 0x43
 800b21a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b21c:	4b02      	ldr	r3, [pc, #8]	@ (800b228 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3718      	adds	r7, #24
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	bf00      	nop
 800b228:	20000068 	.word	0x20000068

0800b22c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b234:	2182      	movs	r1, #130	@ 0x82
 800b236:	4818      	ldr	r0, [pc, #96]	@ (800b298 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b238:	f000 fcea 	bl	800bc10 <USBD_GetEpDesc>
 800b23c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b23e:	2101      	movs	r1, #1
 800b240:	4815      	ldr	r0, [pc, #84]	@ (800b298 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b242:	f000 fce5 	bl	800bc10 <USBD_GetEpDesc>
 800b246:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b248:	2181      	movs	r1, #129	@ 0x81
 800b24a:	4813      	ldr	r0, [pc, #76]	@ (800b298 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b24c:	f000 fce0 	bl	800bc10 <USBD_GetEpDesc>
 800b250:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d002      	beq.n	800b25e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	2210      	movs	r2, #16
 800b25c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d006      	beq.n	800b272 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	2200      	movs	r2, #0
 800b268:	711a      	strb	r2, [r3, #4]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f042 0202 	orr.w	r2, r2, #2
 800b270:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d006      	beq.n	800b286 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	711a      	strb	r2, [r3, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	f042 0202 	orr.w	r2, r2, #2
 800b284:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2243      	movs	r2, #67	@ 0x43
 800b28a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b28c:	4b02      	ldr	r3, [pc, #8]	@ (800b298 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3718      	adds	r7, #24
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}
 800b296:	bf00      	nop
 800b298:	20000068 	.word	0x20000068

0800b29c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b086      	sub	sp, #24
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b2a4:	2182      	movs	r1, #130	@ 0x82
 800b2a6:	4818      	ldr	r0, [pc, #96]	@ (800b308 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b2a8:	f000 fcb2 	bl	800bc10 <USBD_GetEpDesc>
 800b2ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b2ae:	2101      	movs	r1, #1
 800b2b0:	4815      	ldr	r0, [pc, #84]	@ (800b308 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b2b2:	f000 fcad 	bl	800bc10 <USBD_GetEpDesc>
 800b2b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b2b8:	2181      	movs	r1, #129	@ 0x81
 800b2ba:	4813      	ldr	r0, [pc, #76]	@ (800b308 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b2bc:	f000 fca8 	bl	800bc10 <USBD_GetEpDesc>
 800b2c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	2210      	movs	r2, #16
 800b2cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d006      	beq.n	800b2e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b2dc:	711a      	strb	r2, [r3, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d006      	beq.n	800b2f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b2f0:	711a      	strb	r2, [r3, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2243      	movs	r2, #67	@ 0x43
 800b2fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b2fc:	4b02      	ldr	r3, [pc, #8]	@ (800b308 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3718      	adds	r7, #24
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	20000068 	.word	0x20000068

0800b30c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	220a      	movs	r2, #10
 800b318:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b31a:	4b03      	ldr	r3, [pc, #12]	@ (800b328 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	370c      	adds	r7, #12
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr
 800b328:	20000024 	.word	0x20000024

0800b32c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b083      	sub	sp, #12
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d101      	bne.n	800b340 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b33c:	2303      	movs	r3, #3
 800b33e:	e009      	b.n	800b354 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	33b0      	adds	r3, #176	@ 0xb0
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	4413      	add	r3, r2
 800b34e:	683a      	ldr	r2, [r7, #0]
 800b350:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	370c      	adds	r7, #12
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b360:	b480      	push	{r7}
 800b362:	b087      	sub	sp, #28
 800b364:	af00      	add	r7, sp, #0
 800b366:	60f8      	str	r0, [r7, #12]
 800b368:	60b9      	str	r1, [r7, #8]
 800b36a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	32b0      	adds	r2, #176	@ 0xb0
 800b376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b37a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d101      	bne.n	800b386 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b382:	2303      	movs	r3, #3
 800b384:	e008      	b.n	800b398 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b396:	2300      	movs	r3, #0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	371c      	adds	r7, #28
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr

0800b3a4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	32b0      	adds	r2, #176	@ 0xb0
 800b3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d101      	bne.n	800b3c8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b3c4:	2303      	movs	r3, #3
 800b3c6:	e004      	b.n	800b3d2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	683a      	ldr	r2, [r7, #0]
 800b3cc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b3d0:	2300      	movs	r3, #0
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3714      	adds	r7, #20
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr
	...

0800b3e0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	32b0      	adds	r2, #176	@ 0xb0
 800b3f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3f6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	32b0      	adds	r2, #176	@ 0xb0
 800b402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b40a:	2303      	movs	r3, #3
 800b40c:	e018      	b.n	800b440 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	7c1b      	ldrb	r3, [r3, #16]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d10a      	bne.n	800b42c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b416:	4b0c      	ldr	r3, [pc, #48]	@ (800b448 <USBD_CDC_ReceivePacket+0x68>)
 800b418:	7819      	ldrb	r1, [r3, #0]
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b420:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f002 f83d 	bl	800d4a4 <USBD_LL_PrepareReceive>
 800b42a:	e008      	b.n	800b43e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b42c:	4b06      	ldr	r3, [pc, #24]	@ (800b448 <USBD_CDC_ReceivePacket+0x68>)
 800b42e:	7819      	ldrb	r1, [r3, #0]
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b436:	2340      	movs	r3, #64	@ 0x40
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f002 f833 	bl	800d4a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b43e:	2300      	movs	r3, #0
}
 800b440:	4618      	mov	r0, r3
 800b442:	3710      	adds	r7, #16
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	200000ac 	.word	0x200000ac

0800b44c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b086      	sub	sp, #24
 800b450:	af00      	add	r7, sp, #0
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	4613      	mov	r3, r2
 800b458:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d101      	bne.n	800b464 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b460:	2303      	movs	r3, #3
 800b462:	e01f      	b.n	800b4a4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2200      	movs	r2, #0
 800b468:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2200      	movs	r2, #0
 800b470:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2200      	movs	r2, #0
 800b478:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d003      	beq.n	800b48a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	68ba      	ldr	r2, [r7, #8]
 800b486:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	79fa      	ldrb	r2, [r7, #7]
 800b496:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	f001 fead 	bl	800d1f8 <USBD_LL_Init>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b4a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3718      	adds	r7, #24
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d101      	bne.n	800b4c4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b4c0:	2303      	movs	r3, #3
 800b4c2:	e025      	b.n	800b510 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	683a      	ldr	r2, [r7, #0]
 800b4c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	32ae      	adds	r2, #174	@ 0xae
 800b4d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00f      	beq.n	800b500 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	32ae      	adds	r2, #174	@ 0xae
 800b4ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4f0:	f107 020e 	add.w	r2, r7, #14
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	4798      	blx	r3
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b506:	1c5a      	adds	r2, r3, #1
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b50e:	2300      	movs	r3, #0
}
 800b510:	4618      	mov	r0, r3
 800b512:	3710      	adds	r7, #16
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}

0800b518 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f001 feb5 	bl	800d290 <USBD_LL_Start>
 800b526:	4603      	mov	r3, r0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b530:	b480      	push	{r7}
 800b532:	b083      	sub	sp, #12
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b538:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	370c      	adds	r7, #12
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr

0800b546 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b084      	sub	sp, #16
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
 800b54e:	460b      	mov	r3, r1
 800b550:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b552:	2300      	movs	r3, #0
 800b554:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d009      	beq.n	800b574 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	78fa      	ldrb	r2, [r7, #3]
 800b56a:	4611      	mov	r1, r2
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	4798      	blx	r3
 800b570:	4603      	mov	r3, r0
 800b572:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b574:	7bfb      	ldrb	r3, [r7, #15]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b57e:	b580      	push	{r7, lr}
 800b580:	b084      	sub	sp, #16
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
 800b586:	460b      	mov	r3, r1
 800b588:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b58a:	2300      	movs	r3, #0
 800b58c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	78fa      	ldrb	r2, [r7, #3]
 800b598:	4611      	mov	r1, r2
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	4798      	blx	r3
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d001      	beq.n	800b5a8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b5a4:	2303      	movs	r3, #3
 800b5a6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b084      	sub	sp, #16
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
 800b5ba:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5c2:	6839      	ldr	r1, [r7, #0]
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f001 f922 	bl	800c80e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b5d8:	461a      	mov	r2, r3
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b5e6:	f003 031f 	and.w	r3, r3, #31
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d01a      	beq.n	800b624 <USBD_LL_SetupStage+0x72>
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d822      	bhi.n	800b638 <USBD_LL_SetupStage+0x86>
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d002      	beq.n	800b5fc <USBD_LL_SetupStage+0x4a>
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d00a      	beq.n	800b610 <USBD_LL_SetupStage+0x5e>
 800b5fa:	e01d      	b.n	800b638 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b602:	4619      	mov	r1, r3
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 fb77 	bl	800bcf8 <USBD_StdDevReq>
 800b60a:	4603      	mov	r3, r0
 800b60c:	73fb      	strb	r3, [r7, #15]
      break;
 800b60e:	e020      	b.n	800b652 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b616:	4619      	mov	r1, r3
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f000 fbdf 	bl	800bddc <USBD_StdItfReq>
 800b61e:	4603      	mov	r3, r0
 800b620:	73fb      	strb	r3, [r7, #15]
      break;
 800b622:	e016      	b.n	800b652 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b62a:	4619      	mov	r1, r3
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fc41 	bl	800beb4 <USBD_StdEPReq>
 800b632:	4603      	mov	r3, r0
 800b634:	73fb      	strb	r3, [r7, #15]
      break;
 800b636:	e00c      	b.n	800b652 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b63e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b642:	b2db      	uxtb	r3, r3
 800b644:	4619      	mov	r1, r3
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f001 fe82 	bl	800d350 <USBD_LL_StallEP>
 800b64c:	4603      	mov	r3, r0
 800b64e:	73fb      	strb	r3, [r7, #15]
      break;
 800b650:	bf00      	nop
  }

  return ret;
 800b652:	7bfb      	ldrb	r3, [r7, #15]
}
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b086      	sub	sp, #24
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	460b      	mov	r3, r1
 800b666:	607a      	str	r2, [r7, #4]
 800b668:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b66a:	2300      	movs	r3, #0
 800b66c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b66e:	7afb      	ldrb	r3, [r7, #11]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d177      	bne.n	800b764 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b67a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b682:	2b03      	cmp	r3, #3
 800b684:	f040 80a1 	bne.w	800b7ca <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	693a      	ldr	r2, [r7, #16]
 800b68e:	8992      	ldrh	r2, [r2, #12]
 800b690:	4293      	cmp	r3, r2
 800b692:	d91c      	bls.n	800b6ce <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	693a      	ldr	r2, [r7, #16]
 800b69a:	8992      	ldrh	r2, [r2, #12]
 800b69c:	1a9a      	subs	r2, r3, r2
 800b69e:	693b      	ldr	r3, [r7, #16]
 800b6a0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	691b      	ldr	r3, [r3, #16]
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	8992      	ldrh	r2, [r2, #12]
 800b6aa:	441a      	add	r2, r3
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	6919      	ldr	r1, [r3, #16]
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	899b      	ldrh	r3, [r3, #12]
 800b6b8:	461a      	mov	r2, r3
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	bf38      	it	cc
 800b6c2:	4613      	movcc	r3, r2
 800b6c4:	461a      	mov	r2, r3
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f001 f9a8 	bl	800ca1c <USBD_CtlContinueRx>
 800b6cc:	e07d      	b.n	800b7ca <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b6d4:	f003 031f 	and.w	r3, r3, #31
 800b6d8:	2b02      	cmp	r3, #2
 800b6da:	d014      	beq.n	800b706 <USBD_LL_DataOutStage+0xaa>
 800b6dc:	2b02      	cmp	r3, #2
 800b6de:	d81d      	bhi.n	800b71c <USBD_LL_DataOutStage+0xc0>
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d002      	beq.n	800b6ea <USBD_LL_DataOutStage+0x8e>
 800b6e4:	2b01      	cmp	r3, #1
 800b6e6:	d003      	beq.n	800b6f0 <USBD_LL_DataOutStage+0x94>
 800b6e8:	e018      	b.n	800b71c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	75bb      	strb	r3, [r7, #22]
            break;
 800b6ee:	e018      	b.n	800b722 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	4619      	mov	r1, r3
 800b6fa:	68f8      	ldr	r0, [r7, #12]
 800b6fc:	f000 fa6e 	bl	800bbdc <USBD_CoreFindIF>
 800b700:	4603      	mov	r3, r0
 800b702:	75bb      	strb	r3, [r7, #22]
            break;
 800b704:	e00d      	b.n	800b722 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	4619      	mov	r1, r3
 800b710:	68f8      	ldr	r0, [r7, #12]
 800b712:	f000 fa70 	bl	800bbf6 <USBD_CoreFindEP>
 800b716:	4603      	mov	r3, r0
 800b718:	75bb      	strb	r3, [r7, #22]
            break;
 800b71a:	e002      	b.n	800b722 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b71c:	2300      	movs	r3, #0
 800b71e:	75bb      	strb	r3, [r7, #22]
            break;
 800b720:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b722:	7dbb      	ldrb	r3, [r7, #22]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d119      	bne.n	800b75c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	2b03      	cmp	r3, #3
 800b732:	d113      	bne.n	800b75c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b734:	7dba      	ldrb	r2, [r7, #22]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	32ae      	adds	r2, #174	@ 0xae
 800b73a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b73e:	691b      	ldr	r3, [r3, #16]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d00b      	beq.n	800b75c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b744:	7dba      	ldrb	r2, [r7, #22]
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b74c:	7dba      	ldrb	r2, [r7, #22]
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	32ae      	adds	r2, #174	@ 0xae
 800b752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b756:	691b      	ldr	r3, [r3, #16]
 800b758:	68f8      	ldr	r0, [r7, #12]
 800b75a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f001 f96e 	bl	800ca3e <USBD_CtlSendStatus>
 800b762:	e032      	b.n	800b7ca <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b764:	7afb      	ldrb	r3, [r7, #11]
 800b766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	4619      	mov	r1, r3
 800b76e:	68f8      	ldr	r0, [r7, #12]
 800b770:	f000 fa41 	bl	800bbf6 <USBD_CoreFindEP>
 800b774:	4603      	mov	r3, r0
 800b776:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b778:	7dbb      	ldrb	r3, [r7, #22]
 800b77a:	2bff      	cmp	r3, #255	@ 0xff
 800b77c:	d025      	beq.n	800b7ca <USBD_LL_DataOutStage+0x16e>
 800b77e:	7dbb      	ldrb	r3, [r7, #22]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d122      	bne.n	800b7ca <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	2b03      	cmp	r3, #3
 800b78e:	d117      	bne.n	800b7c0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b790:	7dba      	ldrb	r2, [r7, #22]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	32ae      	adds	r2, #174	@ 0xae
 800b796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d00f      	beq.n	800b7c0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800b7a0:	7dba      	ldrb	r2, [r7, #22]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b7a8:	7dba      	ldrb	r2, [r7, #22]
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	32ae      	adds	r2, #174	@ 0xae
 800b7ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	7afa      	ldrb	r2, [r7, #11]
 800b7b6:	4611      	mov	r1, r2
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	4798      	blx	r3
 800b7bc:	4603      	mov	r3, r0
 800b7be:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b7c0:	7dfb      	ldrb	r3, [r7, #23]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d001      	beq.n	800b7ca <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800b7c6:	7dfb      	ldrb	r3, [r7, #23]
 800b7c8:	e000      	b.n	800b7cc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800b7ca:	2300      	movs	r3, #0
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3718      	adds	r7, #24
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b086      	sub	sp, #24
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	460b      	mov	r3, r1
 800b7de:	607a      	str	r2, [r7, #4]
 800b7e0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b7e2:	7afb      	ldrb	r3, [r7, #11]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d178      	bne.n	800b8da <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	3314      	adds	r3, #20
 800b7ec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b7f4:	2b02      	cmp	r3, #2
 800b7f6:	d163      	bne.n	800b8c0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	8992      	ldrh	r2, [r2, #12]
 800b800:	4293      	cmp	r3, r2
 800b802:	d91c      	bls.n	800b83e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	685b      	ldr	r3, [r3, #4]
 800b808:	693a      	ldr	r2, [r7, #16]
 800b80a:	8992      	ldrh	r2, [r2, #12]
 800b80c:	1a9a      	subs	r2, r3, r2
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	691b      	ldr	r3, [r3, #16]
 800b816:	693a      	ldr	r2, [r7, #16]
 800b818:	8992      	ldrh	r2, [r2, #12]
 800b81a:	441a      	add	r2, r3
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	6919      	ldr	r1, [r3, #16]
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	461a      	mov	r2, r3
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f001 f8c4 	bl	800c9b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b830:	2300      	movs	r3, #0
 800b832:	2200      	movs	r2, #0
 800b834:	2100      	movs	r1, #0
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f001 fe34 	bl	800d4a4 <USBD_LL_PrepareReceive>
 800b83c:	e040      	b.n	800b8c0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	899b      	ldrh	r3, [r3, #12]
 800b842:	461a      	mov	r2, r3
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	429a      	cmp	r2, r3
 800b84a:	d11c      	bne.n	800b886 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	693a      	ldr	r2, [r7, #16]
 800b852:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b854:	4293      	cmp	r3, r2
 800b856:	d316      	bcc.n	800b886 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	681a      	ldr	r2, [r3, #0]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b862:	429a      	cmp	r2, r3
 800b864:	d20f      	bcs.n	800b886 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b866:	2200      	movs	r2, #0
 800b868:	2100      	movs	r1, #0
 800b86a:	68f8      	ldr	r0, [r7, #12]
 800b86c:	f001 f8a4 	bl	800c9b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2200      	movs	r2, #0
 800b874:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b878:	2300      	movs	r3, #0
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	68f8      	ldr	r0, [r7, #12]
 800b880:	f001 fe10 	bl	800d4a4 <USBD_LL_PrepareReceive>
 800b884:	e01c      	b.n	800b8c0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	2b03      	cmp	r3, #3
 800b890:	d10f      	bne.n	800b8b2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d009      	beq.n	800b8b2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8ac:	68db      	ldr	r3, [r3, #12]
 800b8ae:	68f8      	ldr	r0, [r7, #12]
 800b8b0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8b2:	2180      	movs	r1, #128	@ 0x80
 800b8b4:	68f8      	ldr	r0, [r7, #12]
 800b8b6:	f001 fd4b 	bl	800d350 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b8ba:	68f8      	ldr	r0, [r7, #12]
 800b8bc:	f001 f8d2 	bl	800ca64 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d03a      	beq.n	800b940 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b8ca:	68f8      	ldr	r0, [r7, #12]
 800b8cc:	f7ff fe30 	bl	800b530 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b8d8:	e032      	b.n	800b940 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b8da:	7afb      	ldrb	r3, [r7, #11]
 800b8dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b8e0:	b2db      	uxtb	r3, r3
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f000 f986 	bl	800bbf6 <USBD_CoreFindEP>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b8ee:	7dfb      	ldrb	r3, [r7, #23]
 800b8f0:	2bff      	cmp	r3, #255	@ 0xff
 800b8f2:	d025      	beq.n	800b940 <USBD_LL_DataInStage+0x16c>
 800b8f4:	7dfb      	ldrb	r3, [r7, #23]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d122      	bne.n	800b940 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b900:	b2db      	uxtb	r3, r3
 800b902:	2b03      	cmp	r3, #3
 800b904:	d11c      	bne.n	800b940 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b906:	7dfa      	ldrb	r2, [r7, #23]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	32ae      	adds	r2, #174	@ 0xae
 800b90c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b910:	695b      	ldr	r3, [r3, #20]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d014      	beq.n	800b940 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b916:	7dfa      	ldrb	r2, [r7, #23]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b91e:	7dfa      	ldrb	r2, [r7, #23]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	32ae      	adds	r2, #174	@ 0xae
 800b924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b928:	695b      	ldr	r3, [r3, #20]
 800b92a:	7afa      	ldrb	r2, [r7, #11]
 800b92c:	4611      	mov	r1, r2
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	4798      	blx	r3
 800b932:	4603      	mov	r3, r0
 800b934:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b936:	7dbb      	ldrb	r3, [r7, #22]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d001      	beq.n	800b940 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b93c:	7dbb      	ldrb	r3, [r7, #22]
 800b93e:	e000      	b.n	800b942 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3718      	adds	r7, #24
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}

0800b94a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b94a:	b580      	push	{r7, lr}
 800b94c:	b084      	sub	sp, #16
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b952:	2300      	movs	r3, #0
 800b954:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2201      	movs	r2, #1
 800b95a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2200      	movs	r2, #0
 800b978:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b982:	2b00      	cmp	r3, #0
 800b984:	d014      	beq.n	800b9b0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d00e      	beq.n	800b9b0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	6852      	ldr	r2, [r2, #4]
 800b99e:	b2d2      	uxtb	r2, r2
 800b9a0:	4611      	mov	r1, r2
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	4798      	blx	r3
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d001      	beq.n	800b9b0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b9ac:	2303      	movs	r3, #3
 800b9ae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9b0:	2340      	movs	r3, #64	@ 0x40
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	2100      	movs	r1, #0
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f001 fc85 	bl	800d2c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2240      	movs	r2, #64	@ 0x40
 800b9c8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9cc:	2340      	movs	r3, #64	@ 0x40
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	2180      	movs	r1, #128	@ 0x80
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f001 fc77 	bl	800d2c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2240      	movs	r2, #64	@ 0x40
 800b9e4:	841a      	strh	r2, [r3, #32]

  return ret;
 800b9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3710      	adds	r7, #16
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	78fa      	ldrb	r2, [r7, #3]
 800ba00:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b083      	sub	sp, #12
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b04      	cmp	r3, #4
 800ba22:	d006      	beq.n	800ba32 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba2a:	b2da      	uxtb	r2, r3
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2204      	movs	r2, #4
 800ba36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ba3a:	2300      	movs	r3, #0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	2b04      	cmp	r3, #4
 800ba5a:	d106      	bne.n	800ba6a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ba62:	b2da      	uxtb	r2, r3
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ba6a:	2300      	movs	r3, #0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	370c      	adds	r7, #12
 800ba70:	46bd      	mov	sp, r7
 800ba72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba76:	4770      	bx	lr

0800ba78 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b082      	sub	sp, #8
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	2b03      	cmp	r3, #3
 800ba8a:	d110      	bne.n	800baae <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d00b      	beq.n	800baae <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba9c:	69db      	ldr	r3, [r3, #28]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d005      	beq.n	800baae <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baa8:	69db      	ldr	r3, [r3, #28]
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800baae:	2300      	movs	r3, #0
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3708      	adds	r7, #8
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b082      	sub	sp, #8
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	460b      	mov	r3, r1
 800bac2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	32ae      	adds	r2, #174	@ 0xae
 800bace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d101      	bne.n	800bada <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bad6:	2303      	movs	r3, #3
 800bad8:	e01c      	b.n	800bb14 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	2b03      	cmp	r3, #3
 800bae4:	d115      	bne.n	800bb12 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	32ae      	adds	r2, #174	@ 0xae
 800baf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baf4:	6a1b      	ldr	r3, [r3, #32]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d00b      	beq.n	800bb12 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	32ae      	adds	r2, #174	@ 0xae
 800bb04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb08:	6a1b      	ldr	r3, [r3, #32]
 800bb0a:	78fa      	ldrb	r2, [r7, #3]
 800bb0c:	4611      	mov	r1, r2
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb12:	2300      	movs	r3, #0
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3708      	adds	r7, #8
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b082      	sub	sp, #8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	460b      	mov	r3, r1
 800bb26:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	32ae      	adds	r2, #174	@ 0xae
 800bb32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d101      	bne.n	800bb3e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bb3a:	2303      	movs	r3, #3
 800bb3c:	e01c      	b.n	800bb78 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb44:	b2db      	uxtb	r3, r3
 800bb46:	2b03      	cmp	r3, #3
 800bb48:	d115      	bne.n	800bb76 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	32ae      	adds	r2, #174	@ 0xae
 800bb54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00b      	beq.n	800bb76 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	32ae      	adds	r2, #174	@ 0xae
 800bb68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb6e:	78fa      	ldrb	r2, [r7, #3]
 800bb70:	4611      	mov	r1, r2
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb76:	2300      	movs	r3, #0
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3708      	adds	r7, #8
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b083      	sub	sp, #12
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bb88:	2300      	movs	r3, #0
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	370c      	adds	r7, #12
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb94:	4770      	bx	lr

0800bb96 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b084      	sub	sp, #16
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2201      	movs	r2, #1
 800bba6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00e      	beq.n	800bbd2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bbba:	685b      	ldr	r3, [r3, #4]
 800bbbc:	687a      	ldr	r2, [r7, #4]
 800bbbe:	6852      	ldr	r2, [r2, #4]
 800bbc0:	b2d2      	uxtb	r2, r2
 800bbc2:	4611      	mov	r1, r2
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	4798      	blx	r3
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bbce:	2303      	movs	r3, #3
 800bbd0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bbd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	3710      	adds	r7, #16
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}

0800bbdc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b083      	sub	sp, #12
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bbe8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	370c      	adds	r7, #12
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf4:	4770      	bx	lr

0800bbf6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bbf6:	b480      	push	{r7}
 800bbf8:	b083      	sub	sp, #12
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
 800bbfe:	460b      	mov	r3, r1
 800bc00:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bc02:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	370c      	adds	r7, #12
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b086      	sub	sp, #24
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bc24:	2300      	movs	r3, #0
 800bc26:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	885b      	ldrh	r3, [r3, #2]
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	68fa      	ldr	r2, [r7, #12]
 800bc30:	7812      	ldrb	r2, [r2, #0]
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d91f      	bls.n	800bc76 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bc3c:	e013      	b.n	800bc66 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bc3e:	f107 030a 	add.w	r3, r7, #10
 800bc42:	4619      	mov	r1, r3
 800bc44:	6978      	ldr	r0, [r7, #20]
 800bc46:	f000 f81b 	bl	800bc80 <USBD_GetNextDesc>
 800bc4a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	785b      	ldrb	r3, [r3, #1]
 800bc50:	2b05      	cmp	r3, #5
 800bc52:	d108      	bne.n	800bc66 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	789b      	ldrb	r3, [r3, #2]
 800bc5c:	78fa      	ldrb	r2, [r7, #3]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d008      	beq.n	800bc74 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bc62:	2300      	movs	r3, #0
 800bc64:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	885b      	ldrh	r3, [r3, #2]
 800bc6a:	b29a      	uxth	r2, r3
 800bc6c:	897b      	ldrh	r3, [r7, #10]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d8e5      	bhi.n	800bc3e <USBD_GetEpDesc+0x2e>
 800bc72:	e000      	b.n	800bc76 <USBD_GetEpDesc+0x66>
          break;
 800bc74:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bc76:	693b      	ldr	r3, [r7, #16]
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3718      	adds	r7, #24
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}

0800bc80 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bc80:	b480      	push	{r7}
 800bc82:	b085      	sub	sp, #20
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	881b      	ldrh	r3, [r3, #0]
 800bc92:	68fa      	ldr	r2, [r7, #12]
 800bc94:	7812      	ldrb	r2, [r2, #0]
 800bc96:	4413      	add	r3, r2
 800bc98:	b29a      	uxth	r2, r3
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	461a      	mov	r2, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4413      	add	r3, r2
 800bca8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b087      	sub	sp, #28
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	781b      	ldrb	r3, [r3, #0]
 800bcc8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	3301      	adds	r3, #1
 800bcce:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	781b      	ldrb	r3, [r3, #0]
 800bcd4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bcd6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bcda:	021b      	lsls	r3, r3, #8
 800bcdc:	b21a      	sxth	r2, r3
 800bcde:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bce2:	4313      	orrs	r3, r2
 800bce4:	b21b      	sxth	r3, r3
 800bce6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bce8:	89fb      	ldrh	r3, [r7, #14]
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	371c      	adds	r7, #28
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr
	...

0800bcf8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b084      	sub	sp, #16
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
 800bd00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd02:	2300      	movs	r3, #0
 800bd04:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd0e:	2b40      	cmp	r3, #64	@ 0x40
 800bd10:	d005      	beq.n	800bd1e <USBD_StdDevReq+0x26>
 800bd12:	2b40      	cmp	r3, #64	@ 0x40
 800bd14:	d857      	bhi.n	800bdc6 <USBD_StdDevReq+0xce>
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d00f      	beq.n	800bd3a <USBD_StdDevReq+0x42>
 800bd1a:	2b20      	cmp	r3, #32
 800bd1c:	d153      	bne.n	800bdc6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	32ae      	adds	r2, #174	@ 0xae
 800bd28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd2c:	689b      	ldr	r3, [r3, #8]
 800bd2e:	6839      	ldr	r1, [r7, #0]
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	4798      	blx	r3
 800bd34:	4603      	mov	r3, r0
 800bd36:	73fb      	strb	r3, [r7, #15]
      break;
 800bd38:	e04a      	b.n	800bdd0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	785b      	ldrb	r3, [r3, #1]
 800bd3e:	2b09      	cmp	r3, #9
 800bd40:	d83b      	bhi.n	800bdba <USBD_StdDevReq+0xc2>
 800bd42:	a201      	add	r2, pc, #4	@ (adr r2, 800bd48 <USBD_StdDevReq+0x50>)
 800bd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd48:	0800bd9d 	.word	0x0800bd9d
 800bd4c:	0800bdb1 	.word	0x0800bdb1
 800bd50:	0800bdbb 	.word	0x0800bdbb
 800bd54:	0800bda7 	.word	0x0800bda7
 800bd58:	0800bdbb 	.word	0x0800bdbb
 800bd5c:	0800bd7b 	.word	0x0800bd7b
 800bd60:	0800bd71 	.word	0x0800bd71
 800bd64:	0800bdbb 	.word	0x0800bdbb
 800bd68:	0800bd93 	.word	0x0800bd93
 800bd6c:	0800bd85 	.word	0x0800bd85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bd70:	6839      	ldr	r1, [r7, #0]
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 fa3e 	bl	800c1f4 <USBD_GetDescriptor>
          break;
 800bd78:	e024      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bd7a:	6839      	ldr	r1, [r7, #0]
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f000 fba3 	bl	800c4c8 <USBD_SetAddress>
          break;
 800bd82:	e01f      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bd84:	6839      	ldr	r1, [r7, #0]
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 fbe2 	bl	800c550 <USBD_SetConfig>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	73fb      	strb	r3, [r7, #15]
          break;
 800bd90:	e018      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bd92:	6839      	ldr	r1, [r7, #0]
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 fc85 	bl	800c6a4 <USBD_GetConfig>
          break;
 800bd9a:	e013      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bd9c:	6839      	ldr	r1, [r7, #0]
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f000 fcb6 	bl	800c710 <USBD_GetStatus>
          break;
 800bda4:	e00e      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bda6:	6839      	ldr	r1, [r7, #0]
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 fce5 	bl	800c778 <USBD_SetFeature>
          break;
 800bdae:	e009      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bdb0:	6839      	ldr	r1, [r7, #0]
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fd09 	bl	800c7ca <USBD_ClrFeature>
          break;
 800bdb8:	e004      	b.n	800bdc4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bdba:	6839      	ldr	r1, [r7, #0]
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f000 fd60 	bl	800c882 <USBD_CtlError>
          break;
 800bdc2:	bf00      	nop
      }
      break;
 800bdc4:	e004      	b.n	800bdd0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bdc6:	6839      	ldr	r1, [r7, #0]
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f000 fd5a 	bl	800c882 <USBD_CtlError>
      break;
 800bdce:	bf00      	nop
  }

  return ret;
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop

0800bddc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bde6:	2300      	movs	r3, #0
 800bde8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bdf2:	2b40      	cmp	r3, #64	@ 0x40
 800bdf4:	d005      	beq.n	800be02 <USBD_StdItfReq+0x26>
 800bdf6:	2b40      	cmp	r3, #64	@ 0x40
 800bdf8:	d852      	bhi.n	800bea0 <USBD_StdItfReq+0xc4>
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d001      	beq.n	800be02 <USBD_StdItfReq+0x26>
 800bdfe:	2b20      	cmp	r3, #32
 800be00:	d14e      	bne.n	800bea0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be08:	b2db      	uxtb	r3, r3
 800be0a:	3b01      	subs	r3, #1
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d840      	bhi.n	800be92 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	889b      	ldrh	r3, [r3, #4]
 800be14:	b2db      	uxtb	r3, r3
 800be16:	2b01      	cmp	r3, #1
 800be18:	d836      	bhi.n	800be88 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	889b      	ldrh	r3, [r3, #4]
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	4619      	mov	r1, r3
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f7ff feda 	bl	800bbdc <USBD_CoreFindIF>
 800be28:	4603      	mov	r3, r0
 800be2a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be2c:	7bbb      	ldrb	r3, [r7, #14]
 800be2e:	2bff      	cmp	r3, #255	@ 0xff
 800be30:	d01d      	beq.n	800be6e <USBD_StdItfReq+0x92>
 800be32:	7bbb      	ldrb	r3, [r7, #14]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d11a      	bne.n	800be6e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800be38:	7bba      	ldrb	r2, [r7, #14]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	32ae      	adds	r2, #174	@ 0xae
 800be3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be42:	689b      	ldr	r3, [r3, #8]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d00f      	beq.n	800be68 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800be48:	7bba      	ldrb	r2, [r7, #14]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800be50:	7bba      	ldrb	r2, [r7, #14]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	32ae      	adds	r2, #174	@ 0xae
 800be56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	6839      	ldr	r1, [r7, #0]
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	4798      	blx	r3
 800be62:	4603      	mov	r3, r0
 800be64:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be66:	e004      	b.n	800be72 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800be68:	2303      	movs	r3, #3
 800be6a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be6c:	e001      	b.n	800be72 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800be6e:	2303      	movs	r3, #3
 800be70:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	88db      	ldrh	r3, [r3, #6]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d110      	bne.n	800be9c <USBD_StdItfReq+0xc0>
 800be7a:	7bfb      	ldrb	r3, [r7, #15]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d10d      	bne.n	800be9c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f000 fddc 	bl	800ca3e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800be86:	e009      	b.n	800be9c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800be88:	6839      	ldr	r1, [r7, #0]
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 fcf9 	bl	800c882 <USBD_CtlError>
          break;
 800be90:	e004      	b.n	800be9c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800be92:	6839      	ldr	r1, [r7, #0]
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 fcf4 	bl	800c882 <USBD_CtlError>
          break;
 800be9a:	e000      	b.n	800be9e <USBD_StdItfReq+0xc2>
          break;
 800be9c:	bf00      	nop
      }
      break;
 800be9e:	e004      	b.n	800beaa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bea0:	6839      	ldr	r1, [r7, #0]
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f000 fced 	bl	800c882 <USBD_CtlError>
      break;
 800bea8:	bf00      	nop
  }

  return ret;
 800beaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800beac:	4618      	mov	r0, r3
 800beae:	3710      	adds	r7, #16
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b084      	sub	sp, #16
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bebe:	2300      	movs	r3, #0
 800bec0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	889b      	ldrh	r3, [r3, #4]
 800bec6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bed0:	2b40      	cmp	r3, #64	@ 0x40
 800bed2:	d007      	beq.n	800bee4 <USBD_StdEPReq+0x30>
 800bed4:	2b40      	cmp	r3, #64	@ 0x40
 800bed6:	f200 8181 	bhi.w	800c1dc <USBD_StdEPReq+0x328>
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d02a      	beq.n	800bf34 <USBD_StdEPReq+0x80>
 800bede:	2b20      	cmp	r3, #32
 800bee0:	f040 817c 	bne.w	800c1dc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bee4:	7bbb      	ldrb	r3, [r7, #14]
 800bee6:	4619      	mov	r1, r3
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f7ff fe84 	bl	800bbf6 <USBD_CoreFindEP>
 800beee:	4603      	mov	r3, r0
 800bef0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bef2:	7b7b      	ldrb	r3, [r7, #13]
 800bef4:	2bff      	cmp	r3, #255	@ 0xff
 800bef6:	f000 8176 	beq.w	800c1e6 <USBD_StdEPReq+0x332>
 800befa:	7b7b      	ldrb	r3, [r7, #13]
 800befc:	2b00      	cmp	r3, #0
 800befe:	f040 8172 	bne.w	800c1e6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800bf02:	7b7a      	ldrb	r2, [r7, #13]
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bf0a:	7b7a      	ldrb	r2, [r7, #13]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	32ae      	adds	r2, #174	@ 0xae
 800bf10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf14:	689b      	ldr	r3, [r3, #8]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	f000 8165 	beq.w	800c1e6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bf1c:	7b7a      	ldrb	r2, [r7, #13]
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	32ae      	adds	r2, #174	@ 0xae
 800bf22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	6839      	ldr	r1, [r7, #0]
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	4798      	blx	r3
 800bf2e:	4603      	mov	r3, r0
 800bf30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bf32:	e158      	b.n	800c1e6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	785b      	ldrb	r3, [r3, #1]
 800bf38:	2b03      	cmp	r3, #3
 800bf3a:	d008      	beq.n	800bf4e <USBD_StdEPReq+0x9a>
 800bf3c:	2b03      	cmp	r3, #3
 800bf3e:	f300 8147 	bgt.w	800c1d0 <USBD_StdEPReq+0x31c>
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	f000 809b 	beq.w	800c07e <USBD_StdEPReq+0x1ca>
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d03c      	beq.n	800bfc6 <USBD_StdEPReq+0x112>
 800bf4c:	e140      	b.n	800c1d0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf54:	b2db      	uxtb	r3, r3
 800bf56:	2b02      	cmp	r3, #2
 800bf58:	d002      	beq.n	800bf60 <USBD_StdEPReq+0xac>
 800bf5a:	2b03      	cmp	r3, #3
 800bf5c:	d016      	beq.n	800bf8c <USBD_StdEPReq+0xd8>
 800bf5e:	e02c      	b.n	800bfba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf60:	7bbb      	ldrb	r3, [r7, #14]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d00d      	beq.n	800bf82 <USBD_StdEPReq+0xce>
 800bf66:	7bbb      	ldrb	r3, [r7, #14]
 800bf68:	2b80      	cmp	r3, #128	@ 0x80
 800bf6a:	d00a      	beq.n	800bf82 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf6c:	7bbb      	ldrb	r3, [r7, #14]
 800bf6e:	4619      	mov	r1, r3
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f001 f9ed 	bl	800d350 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf76:	2180      	movs	r1, #128	@ 0x80
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f001 f9e9 	bl	800d350 <USBD_LL_StallEP>
 800bf7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf80:	e020      	b.n	800bfc4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bf82:	6839      	ldr	r1, [r7, #0]
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f000 fc7c 	bl	800c882 <USBD_CtlError>
              break;
 800bf8a:	e01b      	b.n	800bfc4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	885b      	ldrh	r3, [r3, #2]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10e      	bne.n	800bfb2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00b      	beq.n	800bfb2 <USBD_StdEPReq+0xfe>
 800bf9a:	7bbb      	ldrb	r3, [r7, #14]
 800bf9c:	2b80      	cmp	r3, #128	@ 0x80
 800bf9e:	d008      	beq.n	800bfb2 <USBD_StdEPReq+0xfe>
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	88db      	ldrh	r3, [r3, #6]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d104      	bne.n	800bfb2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bfa8:	7bbb      	ldrb	r3, [r7, #14]
 800bfaa:	4619      	mov	r1, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f001 f9cf 	bl	800d350 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 fd43 	bl	800ca3e <USBD_CtlSendStatus>

              break;
 800bfb8:	e004      	b.n	800bfc4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bfba:	6839      	ldr	r1, [r7, #0]
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f000 fc60 	bl	800c882 <USBD_CtlError>
              break;
 800bfc2:	bf00      	nop
          }
          break;
 800bfc4:	e109      	b.n	800c1da <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	2b02      	cmp	r3, #2
 800bfd0:	d002      	beq.n	800bfd8 <USBD_StdEPReq+0x124>
 800bfd2:	2b03      	cmp	r3, #3
 800bfd4:	d016      	beq.n	800c004 <USBD_StdEPReq+0x150>
 800bfd6:	e04b      	b.n	800c070 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bfd8:	7bbb      	ldrb	r3, [r7, #14]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00d      	beq.n	800bffa <USBD_StdEPReq+0x146>
 800bfde:	7bbb      	ldrb	r3, [r7, #14]
 800bfe0:	2b80      	cmp	r3, #128	@ 0x80
 800bfe2:	d00a      	beq.n	800bffa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bfe4:	7bbb      	ldrb	r3, [r7, #14]
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f001 f9b1 	bl	800d350 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfee:	2180      	movs	r1, #128	@ 0x80
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f001 f9ad 	bl	800d350 <USBD_LL_StallEP>
 800bff6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bff8:	e040      	b.n	800c07c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bffa:	6839      	ldr	r1, [r7, #0]
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 fc40 	bl	800c882 <USBD_CtlError>
              break;
 800c002:	e03b      	b.n	800c07c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	885b      	ldrh	r3, [r3, #2]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d136      	bne.n	800c07a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c00c:	7bbb      	ldrb	r3, [r7, #14]
 800c00e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c012:	2b00      	cmp	r3, #0
 800c014:	d004      	beq.n	800c020 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c016:	7bbb      	ldrb	r3, [r7, #14]
 800c018:	4619      	mov	r1, r3
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f001 f9b7 	bl	800d38e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 fd0c 	bl	800ca3e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c026:	7bbb      	ldrb	r3, [r7, #14]
 800c028:	4619      	mov	r1, r3
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f7ff fde3 	bl	800bbf6 <USBD_CoreFindEP>
 800c030:	4603      	mov	r3, r0
 800c032:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c034:	7b7b      	ldrb	r3, [r7, #13]
 800c036:	2bff      	cmp	r3, #255	@ 0xff
 800c038:	d01f      	beq.n	800c07a <USBD_StdEPReq+0x1c6>
 800c03a:	7b7b      	ldrb	r3, [r7, #13]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d11c      	bne.n	800c07a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c040:	7b7a      	ldrb	r2, [r7, #13]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c048:	7b7a      	ldrb	r2, [r7, #13]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	32ae      	adds	r2, #174	@ 0xae
 800c04e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c052:	689b      	ldr	r3, [r3, #8]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d010      	beq.n	800c07a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c058:	7b7a      	ldrb	r2, [r7, #13]
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	32ae      	adds	r2, #174	@ 0xae
 800c05e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	6839      	ldr	r1, [r7, #0]
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	4798      	blx	r3
 800c06a:	4603      	mov	r3, r0
 800c06c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c06e:	e004      	b.n	800c07a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c070:	6839      	ldr	r1, [r7, #0]
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 fc05 	bl	800c882 <USBD_CtlError>
              break;
 800c078:	e000      	b.n	800c07c <USBD_StdEPReq+0x1c8>
              break;
 800c07a:	bf00      	nop
          }
          break;
 800c07c:	e0ad      	b.n	800c1da <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c084:	b2db      	uxtb	r3, r3
 800c086:	2b02      	cmp	r3, #2
 800c088:	d002      	beq.n	800c090 <USBD_StdEPReq+0x1dc>
 800c08a:	2b03      	cmp	r3, #3
 800c08c:	d033      	beq.n	800c0f6 <USBD_StdEPReq+0x242>
 800c08e:	e099      	b.n	800c1c4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c090:	7bbb      	ldrb	r3, [r7, #14]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d007      	beq.n	800c0a6 <USBD_StdEPReq+0x1f2>
 800c096:	7bbb      	ldrb	r3, [r7, #14]
 800c098:	2b80      	cmp	r3, #128	@ 0x80
 800c09a:	d004      	beq.n	800c0a6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c09c:	6839      	ldr	r1, [r7, #0]
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f000 fbef 	bl	800c882 <USBD_CtlError>
                break;
 800c0a4:	e093      	b.n	800c1ce <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	da0b      	bge.n	800c0c6 <USBD_StdEPReq+0x212>
 800c0ae:	7bbb      	ldrb	r3, [r7, #14]
 800c0b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0b4:	4613      	mov	r3, r2
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	4413      	add	r3, r2
 800c0ba:	009b      	lsls	r3, r3, #2
 800c0bc:	3310      	adds	r3, #16
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	3304      	adds	r3, #4
 800c0c4:	e00b      	b.n	800c0de <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0c6:	7bbb      	ldrb	r3, [r7, #14]
 800c0c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0cc:	4613      	mov	r3, r2
 800c0ce:	009b      	lsls	r3, r3, #2
 800c0d0:	4413      	add	r3, r2
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	4413      	add	r3, r2
 800c0dc:	3304      	adds	r3, #4
 800c0de:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	330e      	adds	r3, #14
 800c0ea:	2202      	movs	r2, #2
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f000 fc44 	bl	800c97c <USBD_CtlSendData>
              break;
 800c0f4:	e06b      	b.n	800c1ce <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c0f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	da11      	bge.n	800c122 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c0fe:	7bbb      	ldrb	r3, [r7, #14]
 800c100:	f003 020f 	and.w	r2, r3, #15
 800c104:	6879      	ldr	r1, [r7, #4]
 800c106:	4613      	mov	r3, r2
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	4413      	add	r3, r2
 800c10c:	009b      	lsls	r3, r3, #2
 800c10e:	440b      	add	r3, r1
 800c110:	3323      	adds	r3, #35	@ 0x23
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d117      	bne.n	800c148 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c118:	6839      	ldr	r1, [r7, #0]
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f000 fbb1 	bl	800c882 <USBD_CtlError>
                  break;
 800c120:	e055      	b.n	800c1ce <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c122:	7bbb      	ldrb	r3, [r7, #14]
 800c124:	f003 020f 	and.w	r2, r3, #15
 800c128:	6879      	ldr	r1, [r7, #4]
 800c12a:	4613      	mov	r3, r2
 800c12c:	009b      	lsls	r3, r3, #2
 800c12e:	4413      	add	r3, r2
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	440b      	add	r3, r1
 800c134:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d104      	bne.n	800c148 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c13e:	6839      	ldr	r1, [r7, #0]
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f000 fb9e 	bl	800c882 <USBD_CtlError>
                  break;
 800c146:	e042      	b.n	800c1ce <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c148:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	da0b      	bge.n	800c168 <USBD_StdEPReq+0x2b4>
 800c150:	7bbb      	ldrb	r3, [r7, #14]
 800c152:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c156:	4613      	mov	r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	4413      	add	r3, r2
 800c15c:	009b      	lsls	r3, r3, #2
 800c15e:	3310      	adds	r3, #16
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	4413      	add	r3, r2
 800c164:	3304      	adds	r3, #4
 800c166:	e00b      	b.n	800c180 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c168:	7bbb      	ldrb	r3, [r7, #14]
 800c16a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c16e:	4613      	mov	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4413      	add	r3, r2
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c17a:	687a      	ldr	r2, [r7, #4]
 800c17c:	4413      	add	r3, r2
 800c17e:	3304      	adds	r3, #4
 800c180:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c182:	7bbb      	ldrb	r3, [r7, #14]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d002      	beq.n	800c18e <USBD_StdEPReq+0x2da>
 800c188:	7bbb      	ldrb	r3, [r7, #14]
 800c18a:	2b80      	cmp	r3, #128	@ 0x80
 800c18c:	d103      	bne.n	800c196 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	2200      	movs	r2, #0
 800c192:	739a      	strb	r2, [r3, #14]
 800c194:	e00e      	b.n	800c1b4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c196:	7bbb      	ldrb	r3, [r7, #14]
 800c198:	4619      	mov	r1, r3
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f001 f916 	bl	800d3cc <USBD_LL_IsStallEP>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d003      	beq.n	800c1ae <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	739a      	strb	r2, [r3, #14]
 800c1ac:	e002      	b.n	800c1b4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	330e      	adds	r3, #14
 800c1b8:	2202      	movs	r2, #2
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	f000 fbdd 	bl	800c97c <USBD_CtlSendData>
              break;
 800c1c2:	e004      	b.n	800c1ce <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c1c4:	6839      	ldr	r1, [r7, #0]
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f000 fb5b 	bl	800c882 <USBD_CtlError>
              break;
 800c1cc:	bf00      	nop
          }
          break;
 800c1ce:	e004      	b.n	800c1da <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f000 fb55 	bl	800c882 <USBD_CtlError>
          break;
 800c1d8:	bf00      	nop
      }
      break;
 800c1da:	e005      	b.n	800c1e8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c1dc:	6839      	ldr	r1, [r7, #0]
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 fb4f 	bl	800c882 <USBD_CtlError>
      break;
 800c1e4:	e000      	b.n	800c1e8 <USBD_StdEPReq+0x334>
      break;
 800c1e6:	bf00      	nop
  }

  return ret;
 800c1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3710      	adds	r7, #16
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
	...

0800c1f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
 800c1fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c1fe:	2300      	movs	r3, #0
 800c200:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c202:	2300      	movs	r3, #0
 800c204:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c206:	2300      	movs	r3, #0
 800c208:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	885b      	ldrh	r3, [r3, #2]
 800c20e:	0a1b      	lsrs	r3, r3, #8
 800c210:	b29b      	uxth	r3, r3
 800c212:	3b01      	subs	r3, #1
 800c214:	2b06      	cmp	r3, #6
 800c216:	f200 8128 	bhi.w	800c46a <USBD_GetDescriptor+0x276>
 800c21a:	a201      	add	r2, pc, #4	@ (adr r2, 800c220 <USBD_GetDescriptor+0x2c>)
 800c21c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c220:	0800c23d 	.word	0x0800c23d
 800c224:	0800c255 	.word	0x0800c255
 800c228:	0800c295 	.word	0x0800c295
 800c22c:	0800c46b 	.word	0x0800c46b
 800c230:	0800c46b 	.word	0x0800c46b
 800c234:	0800c40b 	.word	0x0800c40b
 800c238:	0800c437 	.word	0x0800c437
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	7c12      	ldrb	r2, [r2, #16]
 800c248:	f107 0108 	add.w	r1, r7, #8
 800c24c:	4610      	mov	r0, r2
 800c24e:	4798      	blx	r3
 800c250:	60f8      	str	r0, [r7, #12]
      break;
 800c252:	e112      	b.n	800c47a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	7c1b      	ldrb	r3, [r3, #16]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d10d      	bne.n	800c278 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c264:	f107 0208 	add.w	r2, r7, #8
 800c268:	4610      	mov	r0, r2
 800c26a:	4798      	blx	r3
 800c26c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	3301      	adds	r3, #1
 800c272:	2202      	movs	r2, #2
 800c274:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c276:	e100      	b.n	800c47a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c280:	f107 0208 	add.w	r2, r7, #8
 800c284:	4610      	mov	r0, r2
 800c286:	4798      	blx	r3
 800c288:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	3301      	adds	r3, #1
 800c28e:	2202      	movs	r2, #2
 800c290:	701a      	strb	r2, [r3, #0]
      break;
 800c292:	e0f2      	b.n	800c47a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	885b      	ldrh	r3, [r3, #2]
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	2b05      	cmp	r3, #5
 800c29c:	f200 80ac 	bhi.w	800c3f8 <USBD_GetDescriptor+0x204>
 800c2a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c2a8 <USBD_GetDescriptor+0xb4>)
 800c2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2a6:	bf00      	nop
 800c2a8:	0800c2c1 	.word	0x0800c2c1
 800c2ac:	0800c2f5 	.word	0x0800c2f5
 800c2b0:	0800c329 	.word	0x0800c329
 800c2b4:	0800c35d 	.word	0x0800c35d
 800c2b8:	0800c391 	.word	0x0800c391
 800c2bc:	0800c3c5 	.word	0x0800c3c5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2c6:	685b      	ldr	r3, [r3, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d00b      	beq.n	800c2e4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	7c12      	ldrb	r2, [r2, #16]
 800c2d8:	f107 0108 	add.w	r1, r7, #8
 800c2dc:	4610      	mov	r0, r2
 800c2de:	4798      	blx	r3
 800c2e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2e2:	e091      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2e4:	6839      	ldr	r1, [r7, #0]
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 facb 	bl	800c882 <USBD_CtlError>
            err++;
 800c2ec:	7afb      	ldrb	r3, [r7, #11]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	72fb      	strb	r3, [r7, #11]
          break;
 800c2f2:	e089      	b.n	800c408 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00b      	beq.n	800c318 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	687a      	ldr	r2, [r7, #4]
 800c30a:	7c12      	ldrb	r2, [r2, #16]
 800c30c:	f107 0108 	add.w	r1, r7, #8
 800c310:	4610      	mov	r0, r2
 800c312:	4798      	blx	r3
 800c314:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c316:	e077      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c318:	6839      	ldr	r1, [r7, #0]
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 fab1 	bl	800c882 <USBD_CtlError>
            err++;
 800c320:	7afb      	ldrb	r3, [r7, #11]
 800c322:	3301      	adds	r3, #1
 800c324:	72fb      	strb	r3, [r7, #11]
          break;
 800c326:	e06f      	b.n	800c408 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c32e:	68db      	ldr	r3, [r3, #12]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d00b      	beq.n	800c34c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c33a:	68db      	ldr	r3, [r3, #12]
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	7c12      	ldrb	r2, [r2, #16]
 800c340:	f107 0108 	add.w	r1, r7, #8
 800c344:	4610      	mov	r0, r2
 800c346:	4798      	blx	r3
 800c348:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c34a:	e05d      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c34c:	6839      	ldr	r1, [r7, #0]
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f000 fa97 	bl	800c882 <USBD_CtlError>
            err++;
 800c354:	7afb      	ldrb	r3, [r7, #11]
 800c356:	3301      	adds	r3, #1
 800c358:	72fb      	strb	r3, [r7, #11]
          break;
 800c35a:	e055      	b.n	800c408 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d00b      	beq.n	800c380 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c36e:	691b      	ldr	r3, [r3, #16]
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	7c12      	ldrb	r2, [r2, #16]
 800c374:	f107 0108 	add.w	r1, r7, #8
 800c378:	4610      	mov	r0, r2
 800c37a:	4798      	blx	r3
 800c37c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c37e:	e043      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 fa7d 	bl	800c882 <USBD_CtlError>
            err++;
 800c388:	7afb      	ldrb	r3, [r7, #11]
 800c38a:	3301      	adds	r3, #1
 800c38c:	72fb      	strb	r3, [r7, #11]
          break;
 800c38e:	e03b      	b.n	800c408 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c396:	695b      	ldr	r3, [r3, #20]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d00b      	beq.n	800c3b4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c3a2:	695b      	ldr	r3, [r3, #20]
 800c3a4:	687a      	ldr	r2, [r7, #4]
 800c3a6:	7c12      	ldrb	r2, [r2, #16]
 800c3a8:	f107 0108 	add.w	r1, r7, #8
 800c3ac:	4610      	mov	r0, r2
 800c3ae:	4798      	blx	r3
 800c3b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3b2:	e029      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c3b4:	6839      	ldr	r1, [r7, #0]
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f000 fa63 	bl	800c882 <USBD_CtlError>
            err++;
 800c3bc:	7afb      	ldrb	r3, [r7, #11]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	72fb      	strb	r3, [r7, #11]
          break;
 800c3c2:	e021      	b.n	800c408 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c3ca:	699b      	ldr	r3, [r3, #24]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d00b      	beq.n	800c3e8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c3d6:	699b      	ldr	r3, [r3, #24]
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	7c12      	ldrb	r2, [r2, #16]
 800c3dc:	f107 0108 	add.w	r1, r7, #8
 800c3e0:	4610      	mov	r0, r2
 800c3e2:	4798      	blx	r3
 800c3e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3e6:	e00f      	b.n	800c408 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c3e8:	6839      	ldr	r1, [r7, #0]
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f000 fa49 	bl	800c882 <USBD_CtlError>
            err++;
 800c3f0:	7afb      	ldrb	r3, [r7, #11]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	72fb      	strb	r3, [r7, #11]
          break;
 800c3f6:	e007      	b.n	800c408 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c3f8:	6839      	ldr	r1, [r7, #0]
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f000 fa41 	bl	800c882 <USBD_CtlError>
          err++;
 800c400:	7afb      	ldrb	r3, [r7, #11]
 800c402:	3301      	adds	r3, #1
 800c404:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c406:	bf00      	nop
      }
      break;
 800c408:	e037      	b.n	800c47a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	7c1b      	ldrb	r3, [r3, #16]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d109      	bne.n	800c426 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c41a:	f107 0208 	add.w	r2, r7, #8
 800c41e:	4610      	mov	r0, r2
 800c420:	4798      	blx	r3
 800c422:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c424:	e029      	b.n	800c47a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c426:	6839      	ldr	r1, [r7, #0]
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f000 fa2a 	bl	800c882 <USBD_CtlError>
        err++;
 800c42e:	7afb      	ldrb	r3, [r7, #11]
 800c430:	3301      	adds	r3, #1
 800c432:	72fb      	strb	r3, [r7, #11]
      break;
 800c434:	e021      	b.n	800c47a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	7c1b      	ldrb	r3, [r3, #16]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d10d      	bne.n	800c45a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c446:	f107 0208 	add.w	r2, r7, #8
 800c44a:	4610      	mov	r0, r2
 800c44c:	4798      	blx	r3
 800c44e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	3301      	adds	r3, #1
 800c454:	2207      	movs	r2, #7
 800c456:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c458:	e00f      	b.n	800c47a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c45a:	6839      	ldr	r1, [r7, #0]
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 fa10 	bl	800c882 <USBD_CtlError>
        err++;
 800c462:	7afb      	ldrb	r3, [r7, #11]
 800c464:	3301      	adds	r3, #1
 800c466:	72fb      	strb	r3, [r7, #11]
      break;
 800c468:	e007      	b.n	800c47a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c46a:	6839      	ldr	r1, [r7, #0]
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f000 fa08 	bl	800c882 <USBD_CtlError>
      err++;
 800c472:	7afb      	ldrb	r3, [r7, #11]
 800c474:	3301      	adds	r3, #1
 800c476:	72fb      	strb	r3, [r7, #11]
      break;
 800c478:	bf00      	nop
  }

  if (err != 0U)
 800c47a:	7afb      	ldrb	r3, [r7, #11]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d11e      	bne.n	800c4be <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	88db      	ldrh	r3, [r3, #6]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d016      	beq.n	800c4b6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c488:	893b      	ldrh	r3, [r7, #8]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d00e      	beq.n	800c4ac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	88da      	ldrh	r2, [r3, #6]
 800c492:	893b      	ldrh	r3, [r7, #8]
 800c494:	4293      	cmp	r3, r2
 800c496:	bf28      	it	cs
 800c498:	4613      	movcs	r3, r2
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c49e:	893b      	ldrh	r3, [r7, #8]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	68f9      	ldr	r1, [r7, #12]
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f000 fa69 	bl	800c97c <USBD_CtlSendData>
 800c4aa:	e009      	b.n	800c4c0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c4ac:	6839      	ldr	r1, [r7, #0]
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 f9e7 	bl	800c882 <USBD_CtlError>
 800c4b4:	e004      	b.n	800c4c0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 fac1 	bl	800ca3e <USBD_CtlSendStatus>
 800c4bc:	e000      	b.n	800c4c0 <USBD_GetDescriptor+0x2cc>
    return;
 800c4be:	bf00      	nop
  }
}
 800c4c0:	3710      	adds	r7, #16
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop

0800c4c8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
 800c4d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	889b      	ldrh	r3, [r3, #4]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d131      	bne.n	800c53e <USBD_SetAddress+0x76>
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	88db      	ldrh	r3, [r3, #6]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d12d      	bne.n	800c53e <USBD_SetAddress+0x76>
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	885b      	ldrh	r3, [r3, #2]
 800c4e6:	2b7f      	cmp	r3, #127	@ 0x7f
 800c4e8:	d829      	bhi.n	800c53e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	885b      	ldrh	r3, [r3, #2]
 800c4ee:	b2db      	uxtb	r3, r3
 800c4f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	2b03      	cmp	r3, #3
 800c500:	d104      	bne.n	800c50c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c502:	6839      	ldr	r1, [r7, #0]
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f000 f9bc 	bl	800c882 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c50a:	e01d      	b.n	800c548 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	7bfa      	ldrb	r2, [r7, #15]
 800c510:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c514:	7bfb      	ldrb	r3, [r7, #15]
 800c516:	4619      	mov	r1, r3
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	f000 ff83 	bl	800d424 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f000 fa8d 	bl	800ca3e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c524:	7bfb      	ldrb	r3, [r7, #15]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d004      	beq.n	800c534 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2202      	movs	r2, #2
 800c52e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c532:	e009      	b.n	800c548 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2201      	movs	r2, #1
 800c538:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c53c:	e004      	b.n	800c548 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c53e:	6839      	ldr	r1, [r7, #0]
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f000 f99e 	bl	800c882 <USBD_CtlError>
  }
}
 800c546:	bf00      	nop
 800c548:	bf00      	nop
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b084      	sub	sp, #16
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c55a:	2300      	movs	r3, #0
 800c55c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	885b      	ldrh	r3, [r3, #2]
 800c562:	b2da      	uxtb	r2, r3
 800c564:	4b4e      	ldr	r3, [pc, #312]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c566:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c568:	4b4d      	ldr	r3, [pc, #308]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c56a:	781b      	ldrb	r3, [r3, #0]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d905      	bls.n	800c57c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c570:	6839      	ldr	r1, [r7, #0]
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f000 f985 	bl	800c882 <USBD_CtlError>
    return USBD_FAIL;
 800c578:	2303      	movs	r3, #3
 800c57a:	e08c      	b.n	800c696 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c582:	b2db      	uxtb	r3, r3
 800c584:	2b02      	cmp	r3, #2
 800c586:	d002      	beq.n	800c58e <USBD_SetConfig+0x3e>
 800c588:	2b03      	cmp	r3, #3
 800c58a:	d029      	beq.n	800c5e0 <USBD_SetConfig+0x90>
 800c58c:	e075      	b.n	800c67a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c58e:	4b44      	ldr	r3, [pc, #272]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d020      	beq.n	800c5d8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c596:	4b42      	ldr	r3, [pc, #264]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	461a      	mov	r2, r3
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c5a0:	4b3f      	ldr	r3, [pc, #252]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c5a2:	781b      	ldrb	r3, [r3, #0]
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f7fe ffcd 	bl	800b546 <USBD_SetClassConfig>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c5b0:	7bfb      	ldrb	r3, [r7, #15]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d008      	beq.n	800c5c8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c5b6:	6839      	ldr	r1, [r7, #0]
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f000 f962 	bl	800c882 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2202      	movs	r2, #2
 800c5c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c5c6:	e065      	b.n	800c694 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f000 fa38 	bl	800ca3e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2203      	movs	r2, #3
 800c5d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c5d6:	e05d      	b.n	800c694 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f000 fa30 	bl	800ca3e <USBD_CtlSendStatus>
      break;
 800c5de:	e059      	b.n	800c694 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c5e0:	4b2f      	ldr	r3, [pc, #188]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d112      	bne.n	800c60e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2202      	movs	r2, #2
 800c5ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c5f0:	4b2b      	ldr	r3, [pc, #172]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	461a      	mov	r2, r3
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c5fa:	4b29      	ldr	r3, [pc, #164]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c5fc:	781b      	ldrb	r3, [r3, #0]
 800c5fe:	4619      	mov	r1, r3
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f7fe ffbc 	bl	800b57e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 fa19 	bl	800ca3e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c60c:	e042      	b.n	800c694 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c60e:	4b24      	ldr	r3, [pc, #144]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	461a      	mov	r2, r3
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	429a      	cmp	r2, r3
 800c61a:	d02a      	beq.n	800c672 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	b2db      	uxtb	r3, r3
 800c622:	4619      	mov	r1, r3
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f7fe ffaa 	bl	800b57e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c62a:	4b1d      	ldr	r3, [pc, #116]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c62c:	781b      	ldrb	r3, [r3, #0]
 800c62e:	461a      	mov	r2, r3
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c634:	4b1a      	ldr	r3, [pc, #104]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	4619      	mov	r1, r3
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f7fe ff83 	bl	800b546 <USBD_SetClassConfig>
 800c640:	4603      	mov	r3, r0
 800c642:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c644:	7bfb      	ldrb	r3, [r7, #15]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d00f      	beq.n	800c66a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c64a:	6839      	ldr	r1, [r7, #0]
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f000 f918 	bl	800c882 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	b2db      	uxtb	r3, r3
 800c658:	4619      	mov	r1, r3
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7fe ff8f 	bl	800b57e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2202      	movs	r2, #2
 800c664:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c668:	e014      	b.n	800c694 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 f9e7 	bl	800ca3e <USBD_CtlSendStatus>
      break;
 800c670:	e010      	b.n	800c694 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f000 f9e3 	bl	800ca3e <USBD_CtlSendStatus>
      break;
 800c678:	e00c      	b.n	800c694 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c67a:	6839      	ldr	r1, [r7, #0]
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 f900 	bl	800c882 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c682:	4b07      	ldr	r3, [pc, #28]	@ (800c6a0 <USBD_SetConfig+0x150>)
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	4619      	mov	r1, r3
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f7fe ff78 	bl	800b57e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c68e:	2303      	movs	r3, #3
 800c690:	73fb      	strb	r3, [r7, #15]
      break;
 800c692:	bf00      	nop
  }

  return ret;
 800c694:	7bfb      	ldrb	r3, [r7, #15]
}
 800c696:	4618      	mov	r0, r3
 800c698:	3710      	adds	r7, #16
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	20000b24 	.word	0x20000b24

0800c6a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
 800c6ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	88db      	ldrh	r3, [r3, #6]
 800c6b2:	2b01      	cmp	r3, #1
 800c6b4:	d004      	beq.n	800c6c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c6b6:	6839      	ldr	r1, [r7, #0]
 800c6b8:	6878      	ldr	r0, [r7, #4]
 800c6ba:	f000 f8e2 	bl	800c882 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c6be:	e023      	b.n	800c708 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	2b02      	cmp	r3, #2
 800c6ca:	dc02      	bgt.n	800c6d2 <USBD_GetConfig+0x2e>
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	dc03      	bgt.n	800c6d8 <USBD_GetConfig+0x34>
 800c6d0:	e015      	b.n	800c6fe <USBD_GetConfig+0x5a>
 800c6d2:	2b03      	cmp	r3, #3
 800c6d4:	d00b      	beq.n	800c6ee <USBD_GetConfig+0x4a>
 800c6d6:	e012      	b.n	800c6fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	3308      	adds	r3, #8
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 f948 	bl	800c97c <USBD_CtlSendData>
        break;
 800c6ec:	e00c      	b.n	800c708 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	3304      	adds	r3, #4
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 f940 	bl	800c97c <USBD_CtlSendData>
        break;
 800c6fc:	e004      	b.n	800c708 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c6fe:	6839      	ldr	r1, [r7, #0]
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 f8be 	bl	800c882 <USBD_CtlError>
        break;
 800c706:	bf00      	nop
}
 800c708:	bf00      	nop
 800c70a:	3708      	adds	r7, #8
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}

0800c710 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b082      	sub	sp, #8
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c720:	b2db      	uxtb	r3, r3
 800c722:	3b01      	subs	r3, #1
 800c724:	2b02      	cmp	r3, #2
 800c726:	d81e      	bhi.n	800c766 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	88db      	ldrh	r3, [r3, #6]
 800c72c:	2b02      	cmp	r3, #2
 800c72e:	d004      	beq.n	800c73a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c730:	6839      	ldr	r1, [r7, #0]
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f000 f8a5 	bl	800c882 <USBD_CtlError>
        break;
 800c738:	e01a      	b.n	800c770 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2201      	movs	r2, #1
 800c73e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c746:	2b00      	cmp	r3, #0
 800c748:	d005      	beq.n	800c756 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	68db      	ldr	r3, [r3, #12]
 800c74e:	f043 0202 	orr.w	r2, r3, #2
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	330c      	adds	r3, #12
 800c75a:	2202      	movs	r2, #2
 800c75c:	4619      	mov	r1, r3
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f000 f90c 	bl	800c97c <USBD_CtlSendData>
      break;
 800c764:	e004      	b.n	800c770 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c766:	6839      	ldr	r1, [r7, #0]
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f000 f88a 	bl	800c882 <USBD_CtlError>
      break;
 800c76e:	bf00      	nop
  }
}
 800c770:	bf00      	nop
 800c772:	3708      	adds	r7, #8
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}

0800c778 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b082      	sub	sp, #8
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	885b      	ldrh	r3, [r3, #2]
 800c786:	2b01      	cmp	r3, #1
 800c788:	d107      	bne.n	800c79a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2201      	movs	r2, #1
 800c78e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f000 f953 	bl	800ca3e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c798:	e013      	b.n	800c7c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	885b      	ldrh	r3, [r3, #2]
 800c79e:	2b02      	cmp	r3, #2
 800c7a0:	d10b      	bne.n	800c7ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	889b      	ldrh	r3, [r3, #4]
 800c7a6:	0a1b      	lsrs	r3, r3, #8
 800c7a8:	b29b      	uxth	r3, r3
 800c7aa:	b2da      	uxtb	r2, r3
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c7b2:	6878      	ldr	r0, [r7, #4]
 800c7b4:	f000 f943 	bl	800ca3e <USBD_CtlSendStatus>
}
 800c7b8:	e003      	b.n	800c7c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c7ba:	6839      	ldr	r1, [r7, #0]
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f000 f860 	bl	800c882 <USBD_CtlError>
}
 800c7c2:	bf00      	nop
 800c7c4:	3708      	adds	r7, #8
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}

0800c7ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7ca:	b580      	push	{r7, lr}
 800c7cc:	b082      	sub	sp, #8
 800c7ce:	af00      	add	r7, sp, #0
 800c7d0:	6078      	str	r0, [r7, #4]
 800c7d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	3b01      	subs	r3, #1
 800c7de:	2b02      	cmp	r3, #2
 800c7e0:	d80b      	bhi.n	800c7fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	885b      	ldrh	r3, [r3, #2]
 800c7e6:	2b01      	cmp	r3, #1
 800c7e8:	d10c      	bne.n	800c804 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f000 f923 	bl	800ca3e <USBD_CtlSendStatus>
      }
      break;
 800c7f8:	e004      	b.n	800c804 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c7fa:	6839      	ldr	r1, [r7, #0]
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 f840 	bl	800c882 <USBD_CtlError>
      break;
 800c802:	e000      	b.n	800c806 <USBD_ClrFeature+0x3c>
      break;
 800c804:	bf00      	nop
  }
}
 800c806:	bf00      	nop
 800c808:	3708      	adds	r7, #8
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}

0800c80e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b084      	sub	sp, #16
 800c812:	af00      	add	r7, sp, #0
 800c814:	6078      	str	r0, [r7, #4]
 800c816:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	781a      	ldrb	r2, [r3, #0]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	3301      	adds	r3, #1
 800c828:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	781a      	ldrb	r2, [r3, #0]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	3301      	adds	r3, #1
 800c836:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c838:	68f8      	ldr	r0, [r7, #12]
 800c83a:	f7ff fa3d 	bl	800bcb8 <SWAPBYTE>
 800c83e:	4603      	mov	r3, r0
 800c840:	461a      	mov	r2, r3
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	3301      	adds	r3, #1
 800c84a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	3301      	adds	r3, #1
 800c850:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c852:	68f8      	ldr	r0, [r7, #12]
 800c854:	f7ff fa30 	bl	800bcb8 <SWAPBYTE>
 800c858:	4603      	mov	r3, r0
 800c85a:	461a      	mov	r2, r3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3301      	adds	r3, #1
 800c864:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	3301      	adds	r3, #1
 800c86a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f7ff fa23 	bl	800bcb8 <SWAPBYTE>
 800c872:	4603      	mov	r3, r0
 800c874:	461a      	mov	r2, r3
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	80da      	strh	r2, [r3, #6]
}
 800c87a:	bf00      	nop
 800c87c:	3710      	adds	r7, #16
 800c87e:	46bd      	mov	sp, r7
 800c880:	bd80      	pop	{r7, pc}

0800c882 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c882:	b580      	push	{r7, lr}
 800c884:	b082      	sub	sp, #8
 800c886:	af00      	add	r7, sp, #0
 800c888:	6078      	str	r0, [r7, #4]
 800c88a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c88c:	2180      	movs	r1, #128	@ 0x80
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f000 fd5e 	bl	800d350 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c894:	2100      	movs	r1, #0
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f000 fd5a 	bl	800d350 <USBD_LL_StallEP>
}
 800c89c:	bf00      	nop
 800c89e:	3708      	adds	r7, #8
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	bd80      	pop	{r7, pc}

0800c8a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b086      	sub	sp, #24
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	60f8      	str	r0, [r7, #12]
 800c8ac:	60b9      	str	r1, [r7, #8]
 800c8ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d042      	beq.n	800c940 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c8be:	6938      	ldr	r0, [r7, #16]
 800c8c0:	f000 f842 	bl	800c948 <USBD_GetLen>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	005b      	lsls	r3, r3, #1
 800c8ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c8ce:	d808      	bhi.n	800c8e2 <USBD_GetString+0x3e>
 800c8d0:	6938      	ldr	r0, [r7, #16]
 800c8d2:	f000 f839 	bl	800c948 <USBD_GetLen>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	3301      	adds	r3, #1
 800c8da:	b29b      	uxth	r3, r3
 800c8dc:	005b      	lsls	r3, r3, #1
 800c8de:	b29a      	uxth	r2, r3
 800c8e0:	e001      	b.n	800c8e6 <USBD_GetString+0x42>
 800c8e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
 800c8ec:	68ba      	ldr	r2, [r7, #8]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	7812      	ldrb	r2, [r2, #0]
 800c8f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800c8f6:	7dfb      	ldrb	r3, [r7, #23]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c8fc:	7dfb      	ldrb	r3, [r7, #23]
 800c8fe:	68ba      	ldr	r2, [r7, #8]
 800c900:	4413      	add	r3, r2
 800c902:	2203      	movs	r2, #3
 800c904:	701a      	strb	r2, [r3, #0]
  idx++;
 800c906:	7dfb      	ldrb	r3, [r7, #23]
 800c908:	3301      	adds	r3, #1
 800c90a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c90c:	e013      	b.n	800c936 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c90e:	7dfb      	ldrb	r3, [r7, #23]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	4413      	add	r3, r2
 800c914:	693a      	ldr	r2, [r7, #16]
 800c916:	7812      	ldrb	r2, [r2, #0]
 800c918:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	3301      	adds	r3, #1
 800c91e:	613b      	str	r3, [r7, #16]
    idx++;
 800c920:	7dfb      	ldrb	r3, [r7, #23]
 800c922:	3301      	adds	r3, #1
 800c924:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c926:	7dfb      	ldrb	r3, [r7, #23]
 800c928:	68ba      	ldr	r2, [r7, #8]
 800c92a:	4413      	add	r3, r2
 800c92c:	2200      	movs	r2, #0
 800c92e:	701a      	strb	r2, [r3, #0]
    idx++;
 800c930:	7dfb      	ldrb	r3, [r7, #23]
 800c932:	3301      	adds	r3, #1
 800c934:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d1e7      	bne.n	800c90e <USBD_GetString+0x6a>
 800c93e:	e000      	b.n	800c942 <USBD_GetString+0x9e>
    return;
 800c940:	bf00      	nop
  }
}
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c948:	b480      	push	{r7}
 800c94a:	b085      	sub	sp, #20
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c950:	2300      	movs	r3, #0
 800c952:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c958:	e005      	b.n	800c966 <USBD_GetLen+0x1e>
  {
    len++;
 800c95a:	7bfb      	ldrb	r3, [r7, #15]
 800c95c:	3301      	adds	r3, #1
 800c95e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	3301      	adds	r3, #1
 800c964:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	781b      	ldrb	r3, [r3, #0]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d1f5      	bne.n	800c95a <USBD_GetLen+0x12>
  }

  return len;
 800c96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3714      	adds	r7, #20
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2202      	movs	r2, #2
 800c98c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	68ba      	ldr	r2, [r7, #8]
 800c99a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	68ba      	ldr	r2, [r7, #8]
 800c9a6:	2100      	movs	r1, #0
 800c9a8:	68f8      	ldr	r0, [r7, #12]
 800c9aa:	f000 fd5a 	bl	800d462 <USBD_LL_Transmit>

  return USBD_OK;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	3710      	adds	r7, #16
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}

0800c9b8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b084      	sub	sp, #16
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	60b9      	str	r1, [r7, #8]
 800c9c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	68ba      	ldr	r2, [r7, #8]
 800c9c8:	2100      	movs	r1, #0
 800c9ca:	68f8      	ldr	r0, [r7, #12]
 800c9cc:	f000 fd49 	bl	800d462 <USBD_LL_Transmit>

  return USBD_OK;
 800c9d0:	2300      	movs	r3, #0
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3710      	adds	r7, #16
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}

0800c9da <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c9da:	b580      	push	{r7, lr}
 800c9dc:	b084      	sub	sp, #16
 800c9de:	af00      	add	r7, sp, #0
 800c9e0:	60f8      	str	r0, [r7, #12]
 800c9e2:	60b9      	str	r1, [r7, #8]
 800c9e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	2203      	movs	r2, #3
 800c9ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	687a      	ldr	r2, [r7, #4]
 800c9f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	68ba      	ldr	r2, [r7, #8]
 800c9fa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	687a      	ldr	r2, [r7, #4]
 800ca02:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	68ba      	ldr	r2, [r7, #8]
 800ca0a:	2100      	movs	r1, #0
 800ca0c:	68f8      	ldr	r0, [r7, #12]
 800ca0e:	f000 fd49 	bl	800d4a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca12:	2300      	movs	r3, #0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b084      	sub	sp, #16
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	60b9      	str	r1, [r7, #8]
 800ca26:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	68ba      	ldr	r2, [r7, #8]
 800ca2c:	2100      	movs	r1, #0
 800ca2e:	68f8      	ldr	r0, [r7, #12]
 800ca30:	f000 fd38 	bl	800d4a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3710      	adds	r7, #16
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}

0800ca3e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ca3e:	b580      	push	{r7, lr}
 800ca40:	b082      	sub	sp, #8
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2204      	movs	r2, #4
 800ca4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ca4e:	2300      	movs	r3, #0
 800ca50:	2200      	movs	r2, #0
 800ca52:	2100      	movs	r1, #0
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f000 fd04 	bl	800d462 <USBD_LL_Transmit>

  return USBD_OK;
 800ca5a:	2300      	movs	r3, #0
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	3708      	adds	r7, #8
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}

0800ca64 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b082      	sub	sp, #8
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2205      	movs	r2, #5
 800ca70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca74:	2300      	movs	r3, #0
 800ca76:	2200      	movs	r2, #0
 800ca78:	2100      	movs	r1, #0
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f000 fd12 	bl	800d4a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
	...

0800ca8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ca90:	2200      	movs	r2, #0
 800ca92:	4912      	ldr	r1, [pc, #72]	@ (800cadc <MX_USB_DEVICE_Init+0x50>)
 800ca94:	4812      	ldr	r0, [pc, #72]	@ (800cae0 <MX_USB_DEVICE_Init+0x54>)
 800ca96:	f7fe fcd9 	bl	800b44c <USBD_Init>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d001      	beq.n	800caa4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800caa0:	f7f5 fa12 	bl	8001ec8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800caa4:	490f      	ldr	r1, [pc, #60]	@ (800cae4 <MX_USB_DEVICE_Init+0x58>)
 800caa6:	480e      	ldr	r0, [pc, #56]	@ (800cae0 <MX_USB_DEVICE_Init+0x54>)
 800caa8:	f7fe fd00 	bl	800b4ac <USBD_RegisterClass>
 800caac:	4603      	mov	r3, r0
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d001      	beq.n	800cab6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cab2:	f7f5 fa09 	bl	8001ec8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cab6:	490c      	ldr	r1, [pc, #48]	@ (800cae8 <MX_USB_DEVICE_Init+0x5c>)
 800cab8:	4809      	ldr	r0, [pc, #36]	@ (800cae0 <MX_USB_DEVICE_Init+0x54>)
 800caba:	f7fe fc37 	bl	800b32c <USBD_CDC_RegisterInterface>
 800cabe:	4603      	mov	r3, r0
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d001      	beq.n	800cac8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cac4:	f7f5 fa00 	bl	8001ec8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cac8:	4805      	ldr	r0, [pc, #20]	@ (800cae0 <MX_USB_DEVICE_Init+0x54>)
 800caca:	f7fe fd25 	bl	800b518 <USBD_Start>
 800cace:	4603      	mov	r3, r0
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d001      	beq.n	800cad8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cad4:	f7f5 f9f8 	bl	8001ec8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cad8:	bf00      	nop
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	200000c4 	.word	0x200000c4
 800cae0:	20000b28 	.word	0x20000b28
 800cae4:	20000030 	.word	0x20000030
 800cae8:	200000b0 	.word	0x200000b0

0800caec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800caec:	b580      	push	{r7, lr}
 800caee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800caf0:	2200      	movs	r2, #0
 800caf2:	4905      	ldr	r1, [pc, #20]	@ (800cb08 <CDC_Init_FS+0x1c>)
 800caf4:	4805      	ldr	r0, [pc, #20]	@ (800cb0c <CDC_Init_FS+0x20>)
 800caf6:	f7fe fc33 	bl	800b360 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cafa:	4905      	ldr	r1, [pc, #20]	@ (800cb10 <CDC_Init_FS+0x24>)
 800cafc:	4803      	ldr	r0, [pc, #12]	@ (800cb0c <CDC_Init_FS+0x20>)
 800cafe:	f7fe fc51 	bl	800b3a4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cb02:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	20001604 	.word	0x20001604
 800cb0c:	20000b28 	.word	0x20000b28
 800cb10:	20000e04 	.word	0x20000e04

0800cb14 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cb14:	b480      	push	{r7}
 800cb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cb18:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cb24:	b480      	push	{r7}
 800cb26:	b083      	sub	sp, #12
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	6039      	str	r1, [r7, #0]
 800cb2e:	71fb      	strb	r3, [r7, #7]
 800cb30:	4613      	mov	r3, r2
 800cb32:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cb34:	79fb      	ldrb	r3, [r7, #7]
 800cb36:	2b23      	cmp	r3, #35	@ 0x23
 800cb38:	d84a      	bhi.n	800cbd0 <CDC_Control_FS+0xac>
 800cb3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb40 <CDC_Control_FS+0x1c>)
 800cb3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb40:	0800cbd1 	.word	0x0800cbd1
 800cb44:	0800cbd1 	.word	0x0800cbd1
 800cb48:	0800cbd1 	.word	0x0800cbd1
 800cb4c:	0800cbd1 	.word	0x0800cbd1
 800cb50:	0800cbd1 	.word	0x0800cbd1
 800cb54:	0800cbd1 	.word	0x0800cbd1
 800cb58:	0800cbd1 	.word	0x0800cbd1
 800cb5c:	0800cbd1 	.word	0x0800cbd1
 800cb60:	0800cbd1 	.word	0x0800cbd1
 800cb64:	0800cbd1 	.word	0x0800cbd1
 800cb68:	0800cbd1 	.word	0x0800cbd1
 800cb6c:	0800cbd1 	.word	0x0800cbd1
 800cb70:	0800cbd1 	.word	0x0800cbd1
 800cb74:	0800cbd1 	.word	0x0800cbd1
 800cb78:	0800cbd1 	.word	0x0800cbd1
 800cb7c:	0800cbd1 	.word	0x0800cbd1
 800cb80:	0800cbd1 	.word	0x0800cbd1
 800cb84:	0800cbd1 	.word	0x0800cbd1
 800cb88:	0800cbd1 	.word	0x0800cbd1
 800cb8c:	0800cbd1 	.word	0x0800cbd1
 800cb90:	0800cbd1 	.word	0x0800cbd1
 800cb94:	0800cbd1 	.word	0x0800cbd1
 800cb98:	0800cbd1 	.word	0x0800cbd1
 800cb9c:	0800cbd1 	.word	0x0800cbd1
 800cba0:	0800cbd1 	.word	0x0800cbd1
 800cba4:	0800cbd1 	.word	0x0800cbd1
 800cba8:	0800cbd1 	.word	0x0800cbd1
 800cbac:	0800cbd1 	.word	0x0800cbd1
 800cbb0:	0800cbd1 	.word	0x0800cbd1
 800cbb4:	0800cbd1 	.word	0x0800cbd1
 800cbb8:	0800cbd1 	.word	0x0800cbd1
 800cbbc:	0800cbd1 	.word	0x0800cbd1
 800cbc0:	0800cbd1 	.word	0x0800cbd1
 800cbc4:	0800cbd1 	.word	0x0800cbd1
 800cbc8:	0800cbd1 	.word	0x0800cbd1
 800cbcc:	0800cbd1 	.word	0x0800cbd1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cbd0:	bf00      	nop
  }

  return (USBD_OK);
 800cbd2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	370c      	adds	r7, #12
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b084      	sub	sp, #16
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for (uint32_t i = 0; i < *Len; i++) {
 800cbea:	2300      	movs	r3, #0
 800cbec:	60fb      	str	r3, [r7, #12]
 800cbee:	e06f      	b.n	800ccd0 <CDC_Receive_FS+0xf0>
	      if (Buf[i] == '\n' || Buf[i] == '\r') {
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	4413      	add	r3, r2
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	2b0a      	cmp	r3, #10
 800cbfa:	d005      	beq.n	800cc08 <CDC_Receive_FS+0x28>
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	4413      	add	r3, r2
 800cc02:	781b      	ldrb	r3, [r3, #0]
 800cc04:	2b0d      	cmp	r3, #13
 800cc06:	d14f      	bne.n	800cca8 <CDC_Receive_FS+0xc8>
	          rx_buffer[rx_index] = '\0';
 800cc08:	4b3a      	ldr	r3, [pc, #232]	@ (800ccf4 <CDC_Receive_FS+0x114>)
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	4b3a      	ldr	r3, [pc, #232]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc10:	2100      	movs	r1, #0
 800cc12:	5499      	strb	r1, [r3, r2]

	          // Procesar Comandos
	          if (rx_buffer[0] == 'P') Kp = atof(&rx_buffer[1]);
 800cc14:	4b38      	ldr	r3, [pc, #224]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	2b50      	cmp	r3, #80	@ 0x50
 800cc1a:	d10b      	bne.n	800cc34 <CDC_Receive_FS+0x54>
 800cc1c:	4837      	ldr	r0, [pc, #220]	@ (800ccfc <CDC_Receive_FS+0x11c>)
 800cc1e:	f000 fcb9 	bl	800d594 <atof>
 800cc22:	ec53 2b10 	vmov	r2, r3, d0
 800cc26:	4610      	mov	r0, r2
 800cc28:	4619      	mov	r1, r3
 800cc2a:	f7f3 ff9f 	bl	8000b6c <__aeabi_d2f>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	4a33      	ldr	r2, [pc, #204]	@ (800cd00 <CDC_Receive_FS+0x120>)
 800cc32:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'D') Kd = atof(&rx_buffer[1]);
 800cc34:	4b30      	ldr	r3, [pc, #192]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b44      	cmp	r3, #68	@ 0x44
 800cc3a:	d10b      	bne.n	800cc54 <CDC_Receive_FS+0x74>
 800cc3c:	482f      	ldr	r0, [pc, #188]	@ (800ccfc <CDC_Receive_FS+0x11c>)
 800cc3e:	f000 fca9 	bl	800d594 <atof>
 800cc42:	ec53 2b10 	vmov	r2, r3, d0
 800cc46:	4610      	mov	r0, r2
 800cc48:	4619      	mov	r1, r3
 800cc4a:	f7f3 ff8f 	bl	8000b6c <__aeabi_d2f>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	4a2c      	ldr	r2, [pc, #176]	@ (800cd04 <CDC_Receive_FS+0x124>)
 800cc52:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'I') Ki = atof(&rx_buffer[1]);
 800cc54:	4b28      	ldr	r3, [pc, #160]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	2b49      	cmp	r3, #73	@ 0x49
 800cc5a:	d10b      	bne.n	800cc74 <CDC_Receive_FS+0x94>
 800cc5c:	4827      	ldr	r0, [pc, #156]	@ (800ccfc <CDC_Receive_FS+0x11c>)
 800cc5e:	f000 fc99 	bl	800d594 <atof>
 800cc62:	ec53 2b10 	vmov	r2, r3, d0
 800cc66:	4610      	mov	r0, r2
 800cc68:	4619      	mov	r1, r3
 800cc6a:	f7f3 ff7f 	bl	8000b6c <__aeabi_d2f>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	4a25      	ldr	r2, [pc, #148]	@ (800cd08 <CDC_Receive_FS+0x128>)
 800cc72:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'L') deadband_L = atoi(&rx_buffer[1]);
 800cc74:	4b20      	ldr	r3, [pc, #128]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2b4c      	cmp	r3, #76	@ 0x4c
 800cc7a:	d106      	bne.n	800cc8a <CDC_Receive_FS+0xaa>
 800cc7c:	481f      	ldr	r0, [pc, #124]	@ (800ccfc <CDC_Receive_FS+0x11c>)
 800cc7e:	f000 fc8c 	bl	800d59a <atoi>
 800cc82:	4603      	mov	r3, r0
 800cc84:	b21a      	sxth	r2, r3
 800cc86:	4b21      	ldr	r3, [pc, #132]	@ (800cd0c <CDC_Receive_FS+0x12c>)
 800cc88:	801a      	strh	r2, [r3, #0]
	          if (rx_buffer[0] == 'R') deadband_R = atoi(&rx_buffer[1]);
 800cc8a:	4b1b      	ldr	r3, [pc, #108]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b52      	cmp	r3, #82	@ 0x52
 800cc90:	d106      	bne.n	800cca0 <CDC_Receive_FS+0xc0>
 800cc92:	481a      	ldr	r0, [pc, #104]	@ (800ccfc <CDC_Receive_FS+0x11c>)
 800cc94:	f000 fc81 	bl	800d59a <atoi>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	b21a      	sxth	r2, r3
 800cc9c:	4b1c      	ldr	r3, [pc, #112]	@ (800cd10 <CDC_Receive_FS+0x130>)
 800cc9e:	801a      	strh	r2, [r3, #0]

	          rx_index = 0;
 800cca0:	4b14      	ldr	r3, [pc, #80]	@ (800ccf4 <CDC_Receive_FS+0x114>)
 800cca2:	2200      	movs	r2, #0
 800cca4:	701a      	strb	r2, [r3, #0]
 800cca6:	e010      	b.n	800ccca <CDC_Receive_FS+0xea>
	      } else {
	          if (rx_index < 19) rx_buffer[rx_index++] = Buf[i];
 800cca8:	4b12      	ldr	r3, [pc, #72]	@ (800ccf4 <CDC_Receive_FS+0x114>)
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	2b12      	cmp	r3, #18
 800ccae:	d80c      	bhi.n	800ccca <CDC_Receive_FS+0xea>
 800ccb0:	687a      	ldr	r2, [r7, #4]
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	441a      	add	r2, r3
 800ccb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ccf4 <CDC_Receive_FS+0x114>)
 800ccb8:	781b      	ldrb	r3, [r3, #0]
 800ccba:	1c59      	adds	r1, r3, #1
 800ccbc:	b2c8      	uxtb	r0, r1
 800ccbe:	490d      	ldr	r1, [pc, #52]	@ (800ccf4 <CDC_Receive_FS+0x114>)
 800ccc0:	7008      	strb	r0, [r1, #0]
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	7812      	ldrb	r2, [r2, #0]
 800ccc6:	4b0c      	ldr	r3, [pc, #48]	@ (800ccf8 <CDC_Receive_FS+0x118>)
 800ccc8:	545a      	strb	r2, [r3, r1]
	for (uint32_t i = 0; i < *Len; i++) {
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	3301      	adds	r3, #1
 800ccce:	60fb      	str	r3, [r7, #12]
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d38a      	bcc.n	800cbf0 <CDC_Receive_FS+0x10>
	      }
	  }

	  // No olvides esta lnea para rearmar la recepcin
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ccda:	6879      	ldr	r1, [r7, #4]
 800ccdc:	480d      	ldr	r0, [pc, #52]	@ (800cd14 <CDC_Receive_FS+0x134>)
 800ccde:	f7fe fb61 	bl	800b3a4 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cce2:	480c      	ldr	r0, [pc, #48]	@ (800cd14 <CDC_Receive_FS+0x134>)
 800cce4:	f7fe fb7c 	bl	800b3e0 <USBD_CDC_ReceivePacket>

	  return (USBD_OK);
 800cce8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3710      	adds	r7, #16
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
 800ccf2:	bf00      	nop
 800ccf4:	20000314 	.word	0x20000314
 800ccf8:	20000300 	.word	0x20000300
 800ccfc:	20000301 	.word	0x20000301
 800cd00:	20000004 	.word	0x20000004
 800cd04:	2000000c 	.word	0x2000000c
 800cd08:	20000008 	.word	0x20000008
 800cd0c:	20000000 	.word	0x20000000
 800cd10:	20000002 	.word	0x20000002
 800cd14:	20000b28 	.word	0x20000b28

0800cd18 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b086      	sub	sp, #24
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	60f8      	str	r0, [r7, #12]
 800cd20:	60b9      	str	r1, [r7, #8]
 800cd22:	4613      	mov	r3, r2
 800cd24:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cd26:	2300      	movs	r3, #0
 800cd28:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  // --- AGREGADO: REENVIAR LO QUE LLEGA POR USB AL ESP8266 ---
    HAL_UART_Transmit_DMA(&huart1, Buf, *Len);
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	b29b      	uxth	r3, r3
 800cd30:	461a      	mov	r2, r3
 800cd32:	68f9      	ldr	r1, [r7, #12]
 800cd34:	4807      	ldr	r0, [pc, #28]	@ (800cd54 <CDC_TransmitCplt_FS+0x3c>)
 800cd36:	f7fb f9cd 	bl	80080d4 <HAL_UART_Transmit_DMA>
    // ----------------------------------------------------------

    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
 800cd3a:	4907      	ldr	r1, [pc, #28]	@ (800cd58 <CDC_TransmitCplt_FS+0x40>)
 800cd3c:	4807      	ldr	r0, [pc, #28]	@ (800cd5c <CDC_TransmitCplt_FS+0x44>)
 800cd3e:	f7fe fb31 	bl	800b3a4 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cd42:	4806      	ldr	r0, [pc, #24]	@ (800cd5c <CDC_TransmitCplt_FS+0x44>)
 800cd44:	f7fe fb4c 	bl	800b3e0 <USBD_CDC_ReceivePacket>
    return (USBD_OK);
 800cd48:	2300      	movs	r3, #0
  /* USER CODE END 13 */
  return result;
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3718      	adds	r7, #24
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}
 800cd52:	bf00      	nop
 800cd54:	2000060c 	.word	0x2000060c
 800cd58:	20000e04 	.word	0x20000e04
 800cd5c:	20000b28 	.word	0x20000b28

0800cd60 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	4603      	mov	r3, r0
 800cd68:	6039      	str	r1, [r7, #0]
 800cd6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	2212      	movs	r2, #18
 800cd70:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cd72:	4b03      	ldr	r3, [pc, #12]	@ (800cd80 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr
 800cd80:	200000e0 	.word	0x200000e0

0800cd84 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b083      	sub	sp, #12
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	6039      	str	r1, [r7, #0]
 800cd8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	2204      	movs	r2, #4
 800cd94:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cd96:	4b03      	ldr	r3, [pc, #12]	@ (800cda4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	370c      	adds	r7, #12
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	200000f4 	.word	0x200000f4

0800cda8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	4603      	mov	r3, r0
 800cdb0:	6039      	str	r1, [r7, #0]
 800cdb2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cdb4:	79fb      	ldrb	r3, [r7, #7]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d105      	bne.n	800cdc6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cdba:	683a      	ldr	r2, [r7, #0]
 800cdbc:	4907      	ldr	r1, [pc, #28]	@ (800cddc <USBD_FS_ProductStrDescriptor+0x34>)
 800cdbe:	4808      	ldr	r0, [pc, #32]	@ (800cde0 <USBD_FS_ProductStrDescriptor+0x38>)
 800cdc0:	f7ff fd70 	bl	800c8a4 <USBD_GetString>
 800cdc4:	e004      	b.n	800cdd0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cdc6:	683a      	ldr	r2, [r7, #0]
 800cdc8:	4904      	ldr	r1, [pc, #16]	@ (800cddc <USBD_FS_ProductStrDescriptor+0x34>)
 800cdca:	4805      	ldr	r0, [pc, #20]	@ (800cde0 <USBD_FS_ProductStrDescriptor+0x38>)
 800cdcc:	f7ff fd6a 	bl	800c8a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cdd0:	4b02      	ldr	r3, [pc, #8]	@ (800cddc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3708      	adds	r7, #8
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}
 800cdda:	bf00      	nop
 800cddc:	20001e04 	.word	0x20001e04
 800cde0:	080105a8 	.word	0x080105a8

0800cde4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b082      	sub	sp, #8
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	4603      	mov	r3, r0
 800cdec:	6039      	str	r1, [r7, #0]
 800cdee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cdf0:	683a      	ldr	r2, [r7, #0]
 800cdf2:	4904      	ldr	r1, [pc, #16]	@ (800ce04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cdf4:	4804      	ldr	r0, [pc, #16]	@ (800ce08 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cdf6:	f7ff fd55 	bl	800c8a4 <USBD_GetString>
  return USBD_StrDesc;
 800cdfa:	4b02      	ldr	r3, [pc, #8]	@ (800ce04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	3708      	adds	r7, #8
 800ce00:	46bd      	mov	sp, r7
 800ce02:	bd80      	pop	{r7, pc}
 800ce04:	20001e04 	.word	0x20001e04
 800ce08:	080105c0 	.word	0x080105c0

0800ce0c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b082      	sub	sp, #8
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	4603      	mov	r3, r0
 800ce14:	6039      	str	r1, [r7, #0]
 800ce16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	221a      	movs	r2, #26
 800ce1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ce1e:	f000 f843 	bl	800cea8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ce22:	4b02      	ldr	r3, [pc, #8]	@ (800ce2c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3708      	adds	r7, #8
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}
 800ce2c:	200000f8 	.word	0x200000f8

0800ce30 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	4603      	mov	r3, r0
 800ce38:	6039      	str	r1, [r7, #0]
 800ce3a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ce3c:	79fb      	ldrb	r3, [r7, #7]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d105      	bne.n	800ce4e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce42:	683a      	ldr	r2, [r7, #0]
 800ce44:	4907      	ldr	r1, [pc, #28]	@ (800ce64 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce46:	4808      	ldr	r0, [pc, #32]	@ (800ce68 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce48:	f7ff fd2c 	bl	800c8a4 <USBD_GetString>
 800ce4c:	e004      	b.n	800ce58 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce4e:	683a      	ldr	r2, [r7, #0]
 800ce50:	4904      	ldr	r1, [pc, #16]	@ (800ce64 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce52:	4805      	ldr	r0, [pc, #20]	@ (800ce68 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce54:	f7ff fd26 	bl	800c8a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce58:	4b02      	ldr	r3, [pc, #8]	@ (800ce64 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3708      	adds	r7, #8
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	20001e04 	.word	0x20001e04
 800ce68:	080105d4 	.word	0x080105d4

0800ce6c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b082      	sub	sp, #8
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	4603      	mov	r3, r0
 800ce74:	6039      	str	r1, [r7, #0]
 800ce76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ce78:	79fb      	ldrb	r3, [r7, #7]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d105      	bne.n	800ce8a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce7e:	683a      	ldr	r2, [r7, #0]
 800ce80:	4907      	ldr	r1, [pc, #28]	@ (800cea0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce82:	4808      	ldr	r0, [pc, #32]	@ (800cea4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce84:	f7ff fd0e 	bl	800c8a4 <USBD_GetString>
 800ce88:	e004      	b.n	800ce94 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce8a:	683a      	ldr	r2, [r7, #0]
 800ce8c:	4904      	ldr	r1, [pc, #16]	@ (800cea0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce8e:	4805      	ldr	r0, [pc, #20]	@ (800cea4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce90:	f7ff fd08 	bl	800c8a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce94:	4b02      	ldr	r3, [pc, #8]	@ (800cea0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3708      	adds	r7, #8
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	20001e04 	.word	0x20001e04
 800cea4:	080105e0 	.word	0x080105e0

0800cea8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b084      	sub	sp, #16
 800ceac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ceae:	4b0f      	ldr	r3, [pc, #60]	@ (800ceec <Get_SerialNum+0x44>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ceb4:	4b0e      	ldr	r3, [pc, #56]	@ (800cef0 <Get_SerialNum+0x48>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ceba:	4b0e      	ldr	r3, [pc, #56]	@ (800cef4 <Get_SerialNum+0x4c>)
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cec0:	68fa      	ldr	r2, [r7, #12]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	4413      	add	r3, r2
 800cec6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d009      	beq.n	800cee2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cece:	2208      	movs	r2, #8
 800ced0:	4909      	ldr	r1, [pc, #36]	@ (800cef8 <Get_SerialNum+0x50>)
 800ced2:	68f8      	ldr	r0, [r7, #12]
 800ced4:	f000 f814 	bl	800cf00 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ced8:	2204      	movs	r2, #4
 800ceda:	4908      	ldr	r1, [pc, #32]	@ (800cefc <Get_SerialNum+0x54>)
 800cedc:	68b8      	ldr	r0, [r7, #8]
 800cede:	f000 f80f 	bl	800cf00 <IntToUnicode>
  }
}
 800cee2:	bf00      	nop
 800cee4:	3710      	adds	r7, #16
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	1fff7a10 	.word	0x1fff7a10
 800cef0:	1fff7a14 	.word	0x1fff7a14
 800cef4:	1fff7a18 	.word	0x1fff7a18
 800cef8:	200000fa 	.word	0x200000fa
 800cefc:	2000010a 	.word	0x2000010a

0800cf00 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b087      	sub	sp, #28
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	4613      	mov	r3, r2
 800cf0c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cf12:	2300      	movs	r3, #0
 800cf14:	75fb      	strb	r3, [r7, #23]
 800cf16:	e027      	b.n	800cf68 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	0f1b      	lsrs	r3, r3, #28
 800cf1c:	2b09      	cmp	r3, #9
 800cf1e:	d80b      	bhi.n	800cf38 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	0f1b      	lsrs	r3, r3, #28
 800cf24:	b2da      	uxtb	r2, r3
 800cf26:	7dfb      	ldrb	r3, [r7, #23]
 800cf28:	005b      	lsls	r3, r3, #1
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	440b      	add	r3, r1
 800cf30:	3230      	adds	r2, #48	@ 0x30
 800cf32:	b2d2      	uxtb	r2, r2
 800cf34:	701a      	strb	r2, [r3, #0]
 800cf36:	e00a      	b.n	800cf4e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	0f1b      	lsrs	r3, r3, #28
 800cf3c:	b2da      	uxtb	r2, r3
 800cf3e:	7dfb      	ldrb	r3, [r7, #23]
 800cf40:	005b      	lsls	r3, r3, #1
 800cf42:	4619      	mov	r1, r3
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	440b      	add	r3, r1
 800cf48:	3237      	adds	r2, #55	@ 0x37
 800cf4a:	b2d2      	uxtb	r2, r2
 800cf4c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	011b      	lsls	r3, r3, #4
 800cf52:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cf54:	7dfb      	ldrb	r3, [r7, #23]
 800cf56:	005b      	lsls	r3, r3, #1
 800cf58:	3301      	adds	r3, #1
 800cf5a:	68ba      	ldr	r2, [r7, #8]
 800cf5c:	4413      	add	r3, r2
 800cf5e:	2200      	movs	r2, #0
 800cf60:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cf62:	7dfb      	ldrb	r3, [r7, #23]
 800cf64:	3301      	adds	r3, #1
 800cf66:	75fb      	strb	r3, [r7, #23]
 800cf68:	7dfa      	ldrb	r2, [r7, #23]
 800cf6a:	79fb      	ldrb	r3, [r7, #7]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d3d3      	bcc.n	800cf18 <IntToUnicode+0x18>
  }
}
 800cf70:	bf00      	nop
 800cf72:	bf00      	nop
 800cf74:	371c      	adds	r7, #28
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
	...

0800cf80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b08a      	sub	sp, #40	@ 0x28
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf88:	f107 0314 	add.w	r3, r7, #20
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	601a      	str	r2, [r3, #0]
 800cf90:	605a      	str	r2, [r3, #4]
 800cf92:	609a      	str	r2, [r3, #8]
 800cf94:	60da      	str	r2, [r3, #12]
 800cf96:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cfa0:	d13a      	bne.n	800d018 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	613b      	str	r3, [r7, #16]
 800cfa6:	4b1e      	ldr	r3, [pc, #120]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cfa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfaa:	4a1d      	ldr	r2, [pc, #116]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cfac:	f043 0301 	orr.w	r3, r3, #1
 800cfb0:	6313      	str	r3, [r2, #48]	@ 0x30
 800cfb2:	4b1b      	ldr	r3, [pc, #108]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cfb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfb6:	f003 0301 	and.w	r3, r3, #1
 800cfba:	613b      	str	r3, [r7, #16]
 800cfbc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cfbe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cfc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cfc4:	2302      	movs	r3, #2
 800cfc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cfcc:	2303      	movs	r3, #3
 800cfce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cfd0:	230a      	movs	r3, #10
 800cfd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cfd4:	f107 0314 	add.w	r3, r7, #20
 800cfd8:	4619      	mov	r1, r3
 800cfda:	4812      	ldr	r0, [pc, #72]	@ (800d024 <HAL_PCD_MspInit+0xa4>)
 800cfdc:	f7f6 fa7a 	bl	80034d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cfe0:	4b0f      	ldr	r3, [pc, #60]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cfe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cfe4:	4a0e      	ldr	r2, [pc, #56]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cfe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfea:	6353      	str	r3, [r2, #52]	@ 0x34
 800cfec:	2300      	movs	r3, #0
 800cfee:	60fb      	str	r3, [r7, #12]
 800cff0:	4b0b      	ldr	r3, [pc, #44]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cff4:	4a0a      	ldr	r2, [pc, #40]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cffa:	6453      	str	r3, [r2, #68]	@ 0x44
 800cffc:	4b08      	ldr	r3, [pc, #32]	@ (800d020 <HAL_PCD_MspInit+0xa0>)
 800cffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d004:	60fb      	str	r3, [r7, #12]
 800d006:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d008:	2200      	movs	r2, #0
 800d00a:	2100      	movs	r1, #0
 800d00c:	2043      	movs	r0, #67	@ 0x43
 800d00e:	f7f5 fe1c 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d012:	2043      	movs	r0, #67	@ 0x43
 800d014:	f7f5 fe35 	bl	8002c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d018:	bf00      	nop
 800d01a:	3728      	adds	r7, #40	@ 0x28
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}
 800d020:	40023800 	.word	0x40023800
 800d024:	40020000 	.word	0x40020000

0800d028 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b082      	sub	sp, #8
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d03c:	4619      	mov	r1, r3
 800d03e:	4610      	mov	r0, r2
 800d040:	f7fe fab7 	bl	800b5b2 <USBD_LL_SetupStage>
}
 800d044:	bf00      	nop
 800d046:	3708      	adds	r7, #8
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}

0800d04c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	460b      	mov	r3, r1
 800d056:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d05e:	78fa      	ldrb	r2, [r7, #3]
 800d060:	6879      	ldr	r1, [r7, #4]
 800d062:	4613      	mov	r3, r2
 800d064:	00db      	lsls	r3, r3, #3
 800d066:	4413      	add	r3, r2
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	440b      	add	r3, r1
 800d06c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d070:	681a      	ldr	r2, [r3, #0]
 800d072:	78fb      	ldrb	r3, [r7, #3]
 800d074:	4619      	mov	r1, r3
 800d076:	f7fe faf1 	bl	800b65c <USBD_LL_DataOutStage>
}
 800d07a:	bf00      	nop
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}

0800d082 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d082:	b580      	push	{r7, lr}
 800d084:	b082      	sub	sp, #8
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]
 800d08a:	460b      	mov	r3, r1
 800d08c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d094:	78fa      	ldrb	r2, [r7, #3]
 800d096:	6879      	ldr	r1, [r7, #4]
 800d098:	4613      	mov	r3, r2
 800d09a:	00db      	lsls	r3, r3, #3
 800d09c:	4413      	add	r3, r2
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	440b      	add	r3, r1
 800d0a2:	3320      	adds	r3, #32
 800d0a4:	681a      	ldr	r2, [r3, #0]
 800d0a6:	78fb      	ldrb	r3, [r7, #3]
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	f7fe fb93 	bl	800b7d4 <USBD_LL_DataInStage>
}
 800d0ae:	bf00      	nop
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}

0800d0b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0b6:	b580      	push	{r7, lr}
 800d0b8:	b082      	sub	sp, #8
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f7fe fcd7 	bl	800ba78 <USBD_LL_SOF>
}
 800d0ca:	bf00      	nop
 800d0cc:	3708      	adds	r7, #8
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}

0800d0d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0d2:	b580      	push	{r7, lr}
 800d0d4:	b084      	sub	sp, #16
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	79db      	ldrb	r3, [r3, #7]
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	d001      	beq.n	800d0ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d0e6:	f7f4 feef 	bl	8001ec8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0f0:	7bfa      	ldrb	r2, [r7, #15]
 800d0f2:	4611      	mov	r1, r2
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f7fe fc7b 	bl	800b9f0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d100:	4618      	mov	r0, r3
 800d102:	f7fe fc22 	bl	800b94a <USBD_LL_Reset>
}
 800d106:	bf00      	nop
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
	...

0800d110 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d11e:	4618      	mov	r0, r3
 800d120:	f7fe fc76 	bl	800ba10 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	687a      	ldr	r2, [r7, #4]
 800d130:	6812      	ldr	r2, [r2, #0]
 800d132:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d136:	f043 0301 	orr.w	r3, r3, #1
 800d13a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	7adb      	ldrb	r3, [r3, #11]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d005      	beq.n	800d150 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d144:	4b04      	ldr	r3, [pc, #16]	@ (800d158 <HAL_PCD_SuspendCallback+0x48>)
 800d146:	691b      	ldr	r3, [r3, #16]
 800d148:	4a03      	ldr	r2, [pc, #12]	@ (800d158 <HAL_PCD_SuspendCallback+0x48>)
 800d14a:	f043 0306 	orr.w	r3, r3, #6
 800d14e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d150:	bf00      	nop
 800d152:	3708      	adds	r7, #8
 800d154:	46bd      	mov	sp, r7
 800d156:	bd80      	pop	{r7, pc}
 800d158:	e000ed00 	.word	0xe000ed00

0800d15c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b082      	sub	sp, #8
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7fe fc6c 	bl	800ba48 <USBD_LL_Resume>
}
 800d170:	bf00      	nop
 800d172:	3708      	adds	r7, #8
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b082      	sub	sp, #8
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	460b      	mov	r3, r1
 800d182:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d18a:	78fa      	ldrb	r2, [r7, #3]
 800d18c:	4611      	mov	r1, r2
 800d18e:	4618      	mov	r0, r3
 800d190:	f7fe fcc4 	bl	800bb1c <USBD_LL_IsoOUTIncomplete>
}
 800d194:	bf00      	nop
 800d196:	3708      	adds	r7, #8
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b082      	sub	sp, #8
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1ae:	78fa      	ldrb	r2, [r7, #3]
 800d1b0:	4611      	mov	r1, r2
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f7fe fc80 	bl	800bab8 <USBD_LL_IsoINIncomplete>
}
 800d1b8:	bf00      	nop
 800d1ba:	3708      	adds	r7, #8
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	bd80      	pop	{r7, pc}

0800d1c0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b082      	sub	sp, #8
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fe fcd6 	bl	800bb80 <USBD_LL_DevConnected>
}
 800d1d4:	bf00      	nop
 800d1d6:	3708      	adds	r7, #8
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f7fe fcd3 	bl	800bb96 <USBD_LL_DevDisconnected>
}
 800d1f0:	bf00      	nop
 800d1f2:	3708      	adds	r7, #8
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b082      	sub	sp, #8
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d13c      	bne.n	800d282 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d208:	4a20      	ldr	r2, [pc, #128]	@ (800d28c <USBD_LL_Init+0x94>)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a1e      	ldr	r2, [pc, #120]	@ (800d28c <USBD_LL_Init+0x94>)
 800d214:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d218:	4b1c      	ldr	r3, [pc, #112]	@ (800d28c <USBD_LL_Init+0x94>)
 800d21a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d21e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d220:	4b1a      	ldr	r3, [pc, #104]	@ (800d28c <USBD_LL_Init+0x94>)
 800d222:	2204      	movs	r2, #4
 800d224:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d226:	4b19      	ldr	r3, [pc, #100]	@ (800d28c <USBD_LL_Init+0x94>)
 800d228:	2202      	movs	r2, #2
 800d22a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d22c:	4b17      	ldr	r3, [pc, #92]	@ (800d28c <USBD_LL_Init+0x94>)
 800d22e:	2200      	movs	r2, #0
 800d230:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d232:	4b16      	ldr	r3, [pc, #88]	@ (800d28c <USBD_LL_Init+0x94>)
 800d234:	2202      	movs	r2, #2
 800d236:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d238:	4b14      	ldr	r3, [pc, #80]	@ (800d28c <USBD_LL_Init+0x94>)
 800d23a:	2200      	movs	r2, #0
 800d23c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d23e:	4b13      	ldr	r3, [pc, #76]	@ (800d28c <USBD_LL_Init+0x94>)
 800d240:	2200      	movs	r2, #0
 800d242:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d244:	4b11      	ldr	r3, [pc, #68]	@ (800d28c <USBD_LL_Init+0x94>)
 800d246:	2200      	movs	r2, #0
 800d248:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d24a:	4b10      	ldr	r3, [pc, #64]	@ (800d28c <USBD_LL_Init+0x94>)
 800d24c:	2200      	movs	r2, #0
 800d24e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d250:	4b0e      	ldr	r3, [pc, #56]	@ (800d28c <USBD_LL_Init+0x94>)
 800d252:	2200      	movs	r2, #0
 800d254:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d256:	480d      	ldr	r0, [pc, #52]	@ (800d28c <USBD_LL_Init+0x94>)
 800d258:	f7f8 f89a 	bl	8005390 <HAL_PCD_Init>
 800d25c:	4603      	mov	r3, r0
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d001      	beq.n	800d266 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d262:	f7f4 fe31 	bl	8001ec8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d266:	2180      	movs	r1, #128	@ 0x80
 800d268:	4808      	ldr	r0, [pc, #32]	@ (800d28c <USBD_LL_Init+0x94>)
 800d26a:	f7f9 fac6 	bl	80067fa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d26e:	2240      	movs	r2, #64	@ 0x40
 800d270:	2100      	movs	r1, #0
 800d272:	4806      	ldr	r0, [pc, #24]	@ (800d28c <USBD_LL_Init+0x94>)
 800d274:	f7f9 fa7a 	bl	800676c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d278:	2280      	movs	r2, #128	@ 0x80
 800d27a:	2101      	movs	r1, #1
 800d27c:	4803      	ldr	r0, [pc, #12]	@ (800d28c <USBD_LL_Init+0x94>)
 800d27e:	f7f9 fa75 	bl	800676c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d282:	2300      	movs	r3, #0
}
 800d284:	4618      	mov	r0, r3
 800d286:	3708      	adds	r7, #8
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	20002004 	.word	0x20002004

0800d290 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d298:	2300      	movs	r3, #0
 800d29a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d29c:	2300      	movs	r3, #0
 800d29e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f7f8 f981 	bl	80055ae <HAL_PCD_Start>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2b0:	7bfb      	ldrb	r3, [r7, #15]
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f000 f942 	bl	800d53c <USBD_Get_USB_Status>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3710      	adds	r7, #16
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}

0800d2c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d2c6:	b580      	push	{r7, lr}
 800d2c8:	b084      	sub	sp, #16
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	6078      	str	r0, [r7, #4]
 800d2ce:	4608      	mov	r0, r1
 800d2d0:	4611      	mov	r1, r2
 800d2d2:	461a      	mov	r2, r3
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	70fb      	strb	r3, [r7, #3]
 800d2d8:	460b      	mov	r3, r1
 800d2da:	70bb      	strb	r3, [r7, #2]
 800d2dc:	4613      	mov	r3, r2
 800d2de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d2ee:	78bb      	ldrb	r3, [r7, #2]
 800d2f0:	883a      	ldrh	r2, [r7, #0]
 800d2f2:	78f9      	ldrb	r1, [r7, #3]
 800d2f4:	f7f8 fe55 	bl	8005fa2 <HAL_PCD_EP_Open>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2fc:	7bfb      	ldrb	r3, [r7, #15]
 800d2fe:	4618      	mov	r0, r3
 800d300:	f000 f91c 	bl	800d53c <USBD_Get_USB_Status>
 800d304:	4603      	mov	r3, r0
 800d306:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d308:	7bbb      	ldrb	r3, [r7, #14]
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3710      	adds	r7, #16
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}

0800d312 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d312:	b580      	push	{r7, lr}
 800d314:	b084      	sub	sp, #16
 800d316:	af00      	add	r7, sp, #0
 800d318:	6078      	str	r0, [r7, #4]
 800d31a:	460b      	mov	r3, r1
 800d31c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d31e:	2300      	movs	r3, #0
 800d320:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d322:	2300      	movs	r3, #0
 800d324:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d32c:	78fa      	ldrb	r2, [r7, #3]
 800d32e:	4611      	mov	r1, r2
 800d330:	4618      	mov	r0, r3
 800d332:	f7f8 fea0 	bl	8006076 <HAL_PCD_EP_Close>
 800d336:	4603      	mov	r3, r0
 800d338:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
 800d33c:	4618      	mov	r0, r3
 800d33e:	f000 f8fd 	bl	800d53c <USBD_Get_USB_Status>
 800d342:	4603      	mov	r3, r0
 800d344:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d346:	7bbb      	ldrb	r3, [r7, #14]
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3710      	adds	r7, #16
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}

0800d350 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b084      	sub	sp, #16
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
 800d358:	460b      	mov	r3, r1
 800d35a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d35c:	2300      	movs	r3, #0
 800d35e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d360:	2300      	movs	r3, #0
 800d362:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d36a:	78fa      	ldrb	r2, [r7, #3]
 800d36c:	4611      	mov	r1, r2
 800d36e:	4618      	mov	r0, r3
 800d370:	f7f8 ff58 	bl	8006224 <HAL_PCD_EP_SetStall>
 800d374:	4603      	mov	r3, r0
 800d376:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d378:	7bfb      	ldrb	r3, [r7, #15]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f000 f8de 	bl	800d53c <USBD_Get_USB_Status>
 800d380:	4603      	mov	r3, r0
 800d382:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d384:	7bbb      	ldrb	r3, [r7, #14]
}
 800d386:	4618      	mov	r0, r3
 800d388:	3710      	adds	r7, #16
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}

0800d38e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d38e:	b580      	push	{r7, lr}
 800d390:	b084      	sub	sp, #16
 800d392:	af00      	add	r7, sp, #0
 800d394:	6078      	str	r0, [r7, #4]
 800d396:	460b      	mov	r3, r1
 800d398:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d39a:	2300      	movs	r3, #0
 800d39c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3a8:	78fa      	ldrb	r2, [r7, #3]
 800d3aa:	4611      	mov	r1, r2
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	f7f8 ff9c 	bl	80062ea <HAL_PCD_EP_ClrStall>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3b6:	7bfb      	ldrb	r3, [r7, #15]
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f000 f8bf 	bl	800d53c <USBD_Get_USB_Status>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3710      	adds	r7, #16
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d3cc:	b480      	push	{r7}
 800d3ce:	b085      	sub	sp, #20
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3de:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d3e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	da0b      	bge.n	800d400 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d3e8:	78fb      	ldrb	r3, [r7, #3]
 800d3ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d3ee:	68f9      	ldr	r1, [r7, #12]
 800d3f0:	4613      	mov	r3, r2
 800d3f2:	00db      	lsls	r3, r3, #3
 800d3f4:	4413      	add	r3, r2
 800d3f6:	009b      	lsls	r3, r3, #2
 800d3f8:	440b      	add	r3, r1
 800d3fa:	3316      	adds	r3, #22
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	e00b      	b.n	800d418 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d400:	78fb      	ldrb	r3, [r7, #3]
 800d402:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d406:	68f9      	ldr	r1, [r7, #12]
 800d408:	4613      	mov	r3, r2
 800d40a:	00db      	lsls	r3, r3, #3
 800d40c:	4413      	add	r3, r2
 800d40e:	009b      	lsls	r3, r3, #2
 800d410:	440b      	add	r3, r1
 800d412:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d416:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3714      	adds	r7, #20
 800d41c:	46bd      	mov	sp, r7
 800d41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d422:	4770      	bx	lr

0800d424 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b084      	sub	sp, #16
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
 800d42c:	460b      	mov	r3, r1
 800d42e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d430:	2300      	movs	r3, #0
 800d432:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d434:	2300      	movs	r3, #0
 800d436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d43e:	78fa      	ldrb	r2, [r7, #3]
 800d440:	4611      	mov	r1, r2
 800d442:	4618      	mov	r0, r3
 800d444:	f7f8 fd89 	bl	8005f5a <HAL_PCD_SetAddress>
 800d448:	4603      	mov	r3, r0
 800d44a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
 800d44e:	4618      	mov	r0, r3
 800d450:	f000 f874 	bl	800d53c <USBD_Get_USB_Status>
 800d454:	4603      	mov	r3, r0
 800d456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d458:	7bbb      	ldrb	r3, [r7, #14]
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b086      	sub	sp, #24
 800d466:	af00      	add	r7, sp, #0
 800d468:	60f8      	str	r0, [r7, #12]
 800d46a:	607a      	str	r2, [r7, #4]
 800d46c:	603b      	str	r3, [r7, #0]
 800d46e:	460b      	mov	r3, r1
 800d470:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d472:	2300      	movs	r3, #0
 800d474:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d476:	2300      	movs	r3, #0
 800d478:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d480:	7af9      	ldrb	r1, [r7, #11]
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	687a      	ldr	r2, [r7, #4]
 800d486:	f7f8 fe93 	bl	80061b0 <HAL_PCD_EP_Transmit>
 800d48a:	4603      	mov	r3, r0
 800d48c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d48e:	7dfb      	ldrb	r3, [r7, #23]
 800d490:	4618      	mov	r0, r3
 800d492:	f000 f853 	bl	800d53c <USBD_Get_USB_Status>
 800d496:	4603      	mov	r3, r0
 800d498:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d49a:	7dbb      	ldrb	r3, [r7, #22]
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	3718      	adds	r7, #24
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	bd80      	pop	{r7, pc}

0800d4a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b086      	sub	sp, #24
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	607a      	str	r2, [r7, #4]
 800d4ae:	603b      	str	r3, [r7, #0]
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d4c2:	7af9      	ldrb	r1, [r7, #11]
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	687a      	ldr	r2, [r7, #4]
 800d4c8:	f7f8 fe1f 	bl	800610a <HAL_PCD_EP_Receive>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d4d0:	7dfb      	ldrb	r3, [r7, #23]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f000 f832 	bl	800d53c <USBD_Get_USB_Status>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d4dc:	7dbb      	ldrb	r3, [r7, #22]
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3718      	adds	r7, #24
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}

0800d4e6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d4e6:	b580      	push	{r7, lr}
 800d4e8:	b082      	sub	sp, #8
 800d4ea:	af00      	add	r7, sp, #0
 800d4ec:	6078      	str	r0, [r7, #4]
 800d4ee:	460b      	mov	r3, r1
 800d4f0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d4f8:	78fa      	ldrb	r2, [r7, #3]
 800d4fa:	4611      	mov	r1, r2
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7f8 fe3f 	bl	8006180 <HAL_PCD_EP_GetRxCount>
 800d502:	4603      	mov	r3, r0
}
 800d504:	4618      	mov	r0, r3
 800d506:	3708      	adds	r7, #8
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b083      	sub	sp, #12
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d514:	4b03      	ldr	r3, [pc, #12]	@ (800d524 <USBD_static_malloc+0x18>)
}
 800d516:	4618      	mov	r0, r3
 800d518:	370c      	adds	r7, #12
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	200024e8 	.word	0x200024e8

0800d528 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d528:	b480      	push	{r7}
 800d52a:	b083      	sub	sp, #12
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]

}
 800d530:	bf00      	nop
 800d532:	370c      	adds	r7, #12
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr

0800d53c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b085      	sub	sp, #20
 800d540:	af00      	add	r7, sp, #0
 800d542:	4603      	mov	r3, r0
 800d544:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d546:	2300      	movs	r3, #0
 800d548:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d54a:	79fb      	ldrb	r3, [r7, #7]
 800d54c:	2b03      	cmp	r3, #3
 800d54e:	d817      	bhi.n	800d580 <USBD_Get_USB_Status+0x44>
 800d550:	a201      	add	r2, pc, #4	@ (adr r2, 800d558 <USBD_Get_USB_Status+0x1c>)
 800d552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d556:	bf00      	nop
 800d558:	0800d569 	.word	0x0800d569
 800d55c:	0800d56f 	.word	0x0800d56f
 800d560:	0800d575 	.word	0x0800d575
 800d564:	0800d57b 	.word	0x0800d57b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d568:	2300      	movs	r3, #0
 800d56a:	73fb      	strb	r3, [r7, #15]
    break;
 800d56c:	e00b      	b.n	800d586 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d56e:	2303      	movs	r3, #3
 800d570:	73fb      	strb	r3, [r7, #15]
    break;
 800d572:	e008      	b.n	800d586 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d574:	2301      	movs	r3, #1
 800d576:	73fb      	strb	r3, [r7, #15]
    break;
 800d578:	e005      	b.n	800d586 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d57a:	2303      	movs	r3, #3
 800d57c:	73fb      	strb	r3, [r7, #15]
    break;
 800d57e:	e002      	b.n	800d586 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d580:	2303      	movs	r3, #3
 800d582:	73fb      	strb	r3, [r7, #15]
    break;
 800d584:	bf00      	nop
  }
  return usb_status;
 800d586:	7bfb      	ldrb	r3, [r7, #15]
}
 800d588:	4618      	mov	r0, r3
 800d58a:	3714      	adds	r7, #20
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr

0800d594 <atof>:
 800d594:	2100      	movs	r1, #0
 800d596:	f000 be07 	b.w	800e1a8 <strtod>

0800d59a <atoi>:
 800d59a:	220a      	movs	r2, #10
 800d59c:	2100      	movs	r1, #0
 800d59e:	f000 be89 	b.w	800e2b4 <strtol>

0800d5a2 <sulp>:
 800d5a2:	b570      	push	{r4, r5, r6, lr}
 800d5a4:	4604      	mov	r4, r0
 800d5a6:	460d      	mov	r5, r1
 800d5a8:	ec45 4b10 	vmov	d0, r4, r5
 800d5ac:	4616      	mov	r6, r2
 800d5ae:	f001 ffe7 	bl	800f580 <__ulp>
 800d5b2:	ec51 0b10 	vmov	r0, r1, d0
 800d5b6:	b17e      	cbz	r6, 800d5d8 <sulp+0x36>
 800d5b8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d5bc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	dd09      	ble.n	800d5d8 <sulp+0x36>
 800d5c4:	051b      	lsls	r3, r3, #20
 800d5c6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d5ca:	2400      	movs	r4, #0
 800d5cc:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d5d0:	4622      	mov	r2, r4
 800d5d2:	462b      	mov	r3, r5
 800d5d4:	f7f3 f810 	bl	80005f8 <__aeabi_dmul>
 800d5d8:	ec41 0b10 	vmov	d0, r0, r1
 800d5dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d5e0 <_strtod_l>:
 800d5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e4:	b09f      	sub	sp, #124	@ 0x7c
 800d5e6:	460c      	mov	r4, r1
 800d5e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	921a      	str	r2, [sp, #104]	@ 0x68
 800d5ee:	9005      	str	r0, [sp, #20]
 800d5f0:	f04f 0a00 	mov.w	sl, #0
 800d5f4:	f04f 0b00 	mov.w	fp, #0
 800d5f8:	460a      	mov	r2, r1
 800d5fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5fc:	7811      	ldrb	r1, [r2, #0]
 800d5fe:	292b      	cmp	r1, #43	@ 0x2b
 800d600:	d04a      	beq.n	800d698 <_strtod_l+0xb8>
 800d602:	d838      	bhi.n	800d676 <_strtod_l+0x96>
 800d604:	290d      	cmp	r1, #13
 800d606:	d832      	bhi.n	800d66e <_strtod_l+0x8e>
 800d608:	2908      	cmp	r1, #8
 800d60a:	d832      	bhi.n	800d672 <_strtod_l+0x92>
 800d60c:	2900      	cmp	r1, #0
 800d60e:	d03b      	beq.n	800d688 <_strtod_l+0xa8>
 800d610:	2200      	movs	r2, #0
 800d612:	920e      	str	r2, [sp, #56]	@ 0x38
 800d614:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d616:	782a      	ldrb	r2, [r5, #0]
 800d618:	2a30      	cmp	r2, #48	@ 0x30
 800d61a:	f040 80b2 	bne.w	800d782 <_strtod_l+0x1a2>
 800d61e:	786a      	ldrb	r2, [r5, #1]
 800d620:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d624:	2a58      	cmp	r2, #88	@ 0x58
 800d626:	d16e      	bne.n	800d706 <_strtod_l+0x126>
 800d628:	9302      	str	r3, [sp, #8]
 800d62a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d62c:	9301      	str	r3, [sp, #4]
 800d62e:	ab1a      	add	r3, sp, #104	@ 0x68
 800d630:	9300      	str	r3, [sp, #0]
 800d632:	4a8f      	ldr	r2, [pc, #572]	@ (800d870 <_strtod_l+0x290>)
 800d634:	9805      	ldr	r0, [sp, #20]
 800d636:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d638:	a919      	add	r1, sp, #100	@ 0x64
 800d63a:	f001 f8a3 	bl	800e784 <__gethex>
 800d63e:	f010 060f 	ands.w	r6, r0, #15
 800d642:	4604      	mov	r4, r0
 800d644:	d005      	beq.n	800d652 <_strtod_l+0x72>
 800d646:	2e06      	cmp	r6, #6
 800d648:	d128      	bne.n	800d69c <_strtod_l+0xbc>
 800d64a:	3501      	adds	r5, #1
 800d64c:	2300      	movs	r3, #0
 800d64e:	9519      	str	r5, [sp, #100]	@ 0x64
 800d650:	930e      	str	r3, [sp, #56]	@ 0x38
 800d652:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d654:	2b00      	cmp	r3, #0
 800d656:	f040 858e 	bne.w	800e176 <_strtod_l+0xb96>
 800d65a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d65c:	b1cb      	cbz	r3, 800d692 <_strtod_l+0xb2>
 800d65e:	4652      	mov	r2, sl
 800d660:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d664:	ec43 2b10 	vmov	d0, r2, r3
 800d668:	b01f      	add	sp, #124	@ 0x7c
 800d66a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66e:	2920      	cmp	r1, #32
 800d670:	d1ce      	bne.n	800d610 <_strtod_l+0x30>
 800d672:	3201      	adds	r2, #1
 800d674:	e7c1      	b.n	800d5fa <_strtod_l+0x1a>
 800d676:	292d      	cmp	r1, #45	@ 0x2d
 800d678:	d1ca      	bne.n	800d610 <_strtod_l+0x30>
 800d67a:	2101      	movs	r1, #1
 800d67c:	910e      	str	r1, [sp, #56]	@ 0x38
 800d67e:	1c51      	adds	r1, r2, #1
 800d680:	9119      	str	r1, [sp, #100]	@ 0x64
 800d682:	7852      	ldrb	r2, [r2, #1]
 800d684:	2a00      	cmp	r2, #0
 800d686:	d1c5      	bne.n	800d614 <_strtod_l+0x34>
 800d688:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d68a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	f040 8570 	bne.w	800e172 <_strtod_l+0xb92>
 800d692:	4652      	mov	r2, sl
 800d694:	465b      	mov	r3, fp
 800d696:	e7e5      	b.n	800d664 <_strtod_l+0x84>
 800d698:	2100      	movs	r1, #0
 800d69a:	e7ef      	b.n	800d67c <_strtod_l+0x9c>
 800d69c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d69e:	b13a      	cbz	r2, 800d6b0 <_strtod_l+0xd0>
 800d6a0:	2135      	movs	r1, #53	@ 0x35
 800d6a2:	a81c      	add	r0, sp, #112	@ 0x70
 800d6a4:	f002 f866 	bl	800f774 <__copybits>
 800d6a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d6aa:	9805      	ldr	r0, [sp, #20]
 800d6ac:	f001 fc3c 	bl	800ef28 <_Bfree>
 800d6b0:	3e01      	subs	r6, #1
 800d6b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d6b4:	2e04      	cmp	r6, #4
 800d6b6:	d806      	bhi.n	800d6c6 <_strtod_l+0xe6>
 800d6b8:	e8df f006 	tbb	[pc, r6]
 800d6bc:	201d0314 	.word	0x201d0314
 800d6c0:	14          	.byte	0x14
 800d6c1:	00          	.byte	0x00
 800d6c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d6c6:	05e1      	lsls	r1, r4, #23
 800d6c8:	bf48      	it	mi
 800d6ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d6ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d6d2:	0d1b      	lsrs	r3, r3, #20
 800d6d4:	051b      	lsls	r3, r3, #20
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d1bb      	bne.n	800d652 <_strtod_l+0x72>
 800d6da:	f000 ff5b 	bl	800e594 <__errno>
 800d6de:	2322      	movs	r3, #34	@ 0x22
 800d6e0:	6003      	str	r3, [r0, #0]
 800d6e2:	e7b6      	b.n	800d652 <_strtod_l+0x72>
 800d6e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d6e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d6ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d6f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d6f4:	e7e7      	b.n	800d6c6 <_strtod_l+0xe6>
 800d6f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d878 <_strtod_l+0x298>
 800d6fa:	e7e4      	b.n	800d6c6 <_strtod_l+0xe6>
 800d6fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d700:	f04f 3aff 	mov.w	sl, #4294967295
 800d704:	e7df      	b.n	800d6c6 <_strtod_l+0xe6>
 800d706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d708:	1c5a      	adds	r2, r3, #1
 800d70a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d70c:	785b      	ldrb	r3, [r3, #1]
 800d70e:	2b30      	cmp	r3, #48	@ 0x30
 800d710:	d0f9      	beq.n	800d706 <_strtod_l+0x126>
 800d712:	2b00      	cmp	r3, #0
 800d714:	d09d      	beq.n	800d652 <_strtod_l+0x72>
 800d716:	2301      	movs	r3, #1
 800d718:	2700      	movs	r7, #0
 800d71a:	9308      	str	r3, [sp, #32]
 800d71c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d71e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d720:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d722:	46b9      	mov	r9, r7
 800d724:	220a      	movs	r2, #10
 800d726:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d728:	7805      	ldrb	r5, [r0, #0]
 800d72a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d72e:	b2d9      	uxtb	r1, r3
 800d730:	2909      	cmp	r1, #9
 800d732:	d928      	bls.n	800d786 <_strtod_l+0x1a6>
 800d734:	494f      	ldr	r1, [pc, #316]	@ (800d874 <_strtod_l+0x294>)
 800d736:	2201      	movs	r2, #1
 800d738:	f000 fed3 	bl	800e4e2 <strncmp>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	d032      	beq.n	800d7a6 <_strtod_l+0x1c6>
 800d740:	2000      	movs	r0, #0
 800d742:	462a      	mov	r2, r5
 800d744:	900a      	str	r0, [sp, #40]	@ 0x28
 800d746:	464d      	mov	r5, r9
 800d748:	4603      	mov	r3, r0
 800d74a:	2a65      	cmp	r2, #101	@ 0x65
 800d74c:	d001      	beq.n	800d752 <_strtod_l+0x172>
 800d74e:	2a45      	cmp	r2, #69	@ 0x45
 800d750:	d114      	bne.n	800d77c <_strtod_l+0x19c>
 800d752:	b91d      	cbnz	r5, 800d75c <_strtod_l+0x17c>
 800d754:	9a08      	ldr	r2, [sp, #32]
 800d756:	4302      	orrs	r2, r0
 800d758:	d096      	beq.n	800d688 <_strtod_l+0xa8>
 800d75a:	2500      	movs	r5, #0
 800d75c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d75e:	1c62      	adds	r2, r4, #1
 800d760:	9219      	str	r2, [sp, #100]	@ 0x64
 800d762:	7862      	ldrb	r2, [r4, #1]
 800d764:	2a2b      	cmp	r2, #43	@ 0x2b
 800d766:	d07a      	beq.n	800d85e <_strtod_l+0x27e>
 800d768:	2a2d      	cmp	r2, #45	@ 0x2d
 800d76a:	d07e      	beq.n	800d86a <_strtod_l+0x28a>
 800d76c:	f04f 0c00 	mov.w	ip, #0
 800d770:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d774:	2909      	cmp	r1, #9
 800d776:	f240 8085 	bls.w	800d884 <_strtod_l+0x2a4>
 800d77a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d77c:	f04f 0800 	mov.w	r8, #0
 800d780:	e0a5      	b.n	800d8ce <_strtod_l+0x2ee>
 800d782:	2300      	movs	r3, #0
 800d784:	e7c8      	b.n	800d718 <_strtod_l+0x138>
 800d786:	f1b9 0f08 	cmp.w	r9, #8
 800d78a:	bfd8      	it	le
 800d78c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d78e:	f100 0001 	add.w	r0, r0, #1
 800d792:	bfda      	itte	le
 800d794:	fb02 3301 	mlale	r3, r2, r1, r3
 800d798:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d79a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d79e:	f109 0901 	add.w	r9, r9, #1
 800d7a2:	9019      	str	r0, [sp, #100]	@ 0x64
 800d7a4:	e7bf      	b.n	800d726 <_strtod_l+0x146>
 800d7a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7a8:	1c5a      	adds	r2, r3, #1
 800d7aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7ac:	785a      	ldrb	r2, [r3, #1]
 800d7ae:	f1b9 0f00 	cmp.w	r9, #0
 800d7b2:	d03b      	beq.n	800d82c <_strtod_l+0x24c>
 800d7b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800d7b6:	464d      	mov	r5, r9
 800d7b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d7bc:	2b09      	cmp	r3, #9
 800d7be:	d912      	bls.n	800d7e6 <_strtod_l+0x206>
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	e7c2      	b.n	800d74a <_strtod_l+0x16a>
 800d7c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7c6:	1c5a      	adds	r2, r3, #1
 800d7c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7ca:	785a      	ldrb	r2, [r3, #1]
 800d7cc:	3001      	adds	r0, #1
 800d7ce:	2a30      	cmp	r2, #48	@ 0x30
 800d7d0:	d0f8      	beq.n	800d7c4 <_strtod_l+0x1e4>
 800d7d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d7d6:	2b08      	cmp	r3, #8
 800d7d8:	f200 84d2 	bhi.w	800e180 <_strtod_l+0xba0>
 800d7dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7de:	900a      	str	r0, [sp, #40]	@ 0x28
 800d7e0:	2000      	movs	r0, #0
 800d7e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800d7e4:	4605      	mov	r5, r0
 800d7e6:	3a30      	subs	r2, #48	@ 0x30
 800d7e8:	f100 0301 	add.w	r3, r0, #1
 800d7ec:	d018      	beq.n	800d820 <_strtod_l+0x240>
 800d7ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7f0:	4419      	add	r1, r3
 800d7f2:	910a      	str	r1, [sp, #40]	@ 0x28
 800d7f4:	462e      	mov	r6, r5
 800d7f6:	f04f 0e0a 	mov.w	lr, #10
 800d7fa:	1c71      	adds	r1, r6, #1
 800d7fc:	eba1 0c05 	sub.w	ip, r1, r5
 800d800:	4563      	cmp	r3, ip
 800d802:	dc15      	bgt.n	800d830 <_strtod_l+0x250>
 800d804:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d808:	182b      	adds	r3, r5, r0
 800d80a:	2b08      	cmp	r3, #8
 800d80c:	f105 0501 	add.w	r5, r5, #1
 800d810:	4405      	add	r5, r0
 800d812:	dc1a      	bgt.n	800d84a <_strtod_l+0x26a>
 800d814:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d816:	230a      	movs	r3, #10
 800d818:	fb03 2301 	mla	r3, r3, r1, r2
 800d81c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d81e:	2300      	movs	r3, #0
 800d820:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d822:	1c51      	adds	r1, r2, #1
 800d824:	9119      	str	r1, [sp, #100]	@ 0x64
 800d826:	7852      	ldrb	r2, [r2, #1]
 800d828:	4618      	mov	r0, r3
 800d82a:	e7c5      	b.n	800d7b8 <_strtod_l+0x1d8>
 800d82c:	4648      	mov	r0, r9
 800d82e:	e7ce      	b.n	800d7ce <_strtod_l+0x1ee>
 800d830:	2e08      	cmp	r6, #8
 800d832:	dc05      	bgt.n	800d840 <_strtod_l+0x260>
 800d834:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d836:	fb0e f606 	mul.w	r6, lr, r6
 800d83a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d83c:	460e      	mov	r6, r1
 800d83e:	e7dc      	b.n	800d7fa <_strtod_l+0x21a>
 800d840:	2910      	cmp	r1, #16
 800d842:	bfd8      	it	le
 800d844:	fb0e f707 	mulle.w	r7, lr, r7
 800d848:	e7f8      	b.n	800d83c <_strtod_l+0x25c>
 800d84a:	2b0f      	cmp	r3, #15
 800d84c:	bfdc      	itt	le
 800d84e:	230a      	movle	r3, #10
 800d850:	fb03 2707 	mlale	r7, r3, r7, r2
 800d854:	e7e3      	b.n	800d81e <_strtod_l+0x23e>
 800d856:	2300      	movs	r3, #0
 800d858:	930a      	str	r3, [sp, #40]	@ 0x28
 800d85a:	2301      	movs	r3, #1
 800d85c:	e77a      	b.n	800d754 <_strtod_l+0x174>
 800d85e:	f04f 0c00 	mov.w	ip, #0
 800d862:	1ca2      	adds	r2, r4, #2
 800d864:	9219      	str	r2, [sp, #100]	@ 0x64
 800d866:	78a2      	ldrb	r2, [r4, #2]
 800d868:	e782      	b.n	800d770 <_strtod_l+0x190>
 800d86a:	f04f 0c01 	mov.w	ip, #1
 800d86e:	e7f8      	b.n	800d862 <_strtod_l+0x282>
 800d870:	0801078c 	.word	0x0801078c
 800d874:	08010610 	.word	0x08010610
 800d878:	7ff00000 	.word	0x7ff00000
 800d87c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d87e:	1c51      	adds	r1, r2, #1
 800d880:	9119      	str	r1, [sp, #100]	@ 0x64
 800d882:	7852      	ldrb	r2, [r2, #1]
 800d884:	2a30      	cmp	r2, #48	@ 0x30
 800d886:	d0f9      	beq.n	800d87c <_strtod_l+0x29c>
 800d888:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d88c:	2908      	cmp	r1, #8
 800d88e:	f63f af75 	bhi.w	800d77c <_strtod_l+0x19c>
 800d892:	3a30      	subs	r2, #48	@ 0x30
 800d894:	9209      	str	r2, [sp, #36]	@ 0x24
 800d896:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d898:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d89a:	f04f 080a 	mov.w	r8, #10
 800d89e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d8a0:	1c56      	adds	r6, r2, #1
 800d8a2:	9619      	str	r6, [sp, #100]	@ 0x64
 800d8a4:	7852      	ldrb	r2, [r2, #1]
 800d8a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d8aa:	f1be 0f09 	cmp.w	lr, #9
 800d8ae:	d939      	bls.n	800d924 <_strtod_l+0x344>
 800d8b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d8b2:	1a76      	subs	r6, r6, r1
 800d8b4:	2e08      	cmp	r6, #8
 800d8b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d8ba:	dc03      	bgt.n	800d8c4 <_strtod_l+0x2e4>
 800d8bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d8be:	4588      	cmp	r8, r1
 800d8c0:	bfa8      	it	ge
 800d8c2:	4688      	movge	r8, r1
 800d8c4:	f1bc 0f00 	cmp.w	ip, #0
 800d8c8:	d001      	beq.n	800d8ce <_strtod_l+0x2ee>
 800d8ca:	f1c8 0800 	rsb	r8, r8, #0
 800d8ce:	2d00      	cmp	r5, #0
 800d8d0:	d14e      	bne.n	800d970 <_strtod_l+0x390>
 800d8d2:	9908      	ldr	r1, [sp, #32]
 800d8d4:	4308      	orrs	r0, r1
 800d8d6:	f47f aebc 	bne.w	800d652 <_strtod_l+0x72>
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	f47f aed4 	bne.w	800d688 <_strtod_l+0xa8>
 800d8e0:	2a69      	cmp	r2, #105	@ 0x69
 800d8e2:	d028      	beq.n	800d936 <_strtod_l+0x356>
 800d8e4:	dc25      	bgt.n	800d932 <_strtod_l+0x352>
 800d8e6:	2a49      	cmp	r2, #73	@ 0x49
 800d8e8:	d025      	beq.n	800d936 <_strtod_l+0x356>
 800d8ea:	2a4e      	cmp	r2, #78	@ 0x4e
 800d8ec:	f47f aecc 	bne.w	800d688 <_strtod_l+0xa8>
 800d8f0:	499a      	ldr	r1, [pc, #616]	@ (800db5c <_strtod_l+0x57c>)
 800d8f2:	a819      	add	r0, sp, #100	@ 0x64
 800d8f4:	f001 f968 	bl	800ebc8 <__match>
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	f43f aec5 	beq.w	800d688 <_strtod_l+0xa8>
 800d8fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	2b28      	cmp	r3, #40	@ 0x28
 800d904:	d12e      	bne.n	800d964 <_strtod_l+0x384>
 800d906:	4996      	ldr	r1, [pc, #600]	@ (800db60 <_strtod_l+0x580>)
 800d908:	aa1c      	add	r2, sp, #112	@ 0x70
 800d90a:	a819      	add	r0, sp, #100	@ 0x64
 800d90c:	f001 f970 	bl	800ebf0 <__hexnan>
 800d910:	2805      	cmp	r0, #5
 800d912:	d127      	bne.n	800d964 <_strtod_l+0x384>
 800d914:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d916:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d91a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d91e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d922:	e696      	b.n	800d652 <_strtod_l+0x72>
 800d924:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d926:	fb08 2101 	mla	r1, r8, r1, r2
 800d92a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d92e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d930:	e7b5      	b.n	800d89e <_strtod_l+0x2be>
 800d932:	2a6e      	cmp	r2, #110	@ 0x6e
 800d934:	e7da      	b.n	800d8ec <_strtod_l+0x30c>
 800d936:	498b      	ldr	r1, [pc, #556]	@ (800db64 <_strtod_l+0x584>)
 800d938:	a819      	add	r0, sp, #100	@ 0x64
 800d93a:	f001 f945 	bl	800ebc8 <__match>
 800d93e:	2800      	cmp	r0, #0
 800d940:	f43f aea2 	beq.w	800d688 <_strtod_l+0xa8>
 800d944:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d946:	4988      	ldr	r1, [pc, #544]	@ (800db68 <_strtod_l+0x588>)
 800d948:	3b01      	subs	r3, #1
 800d94a:	a819      	add	r0, sp, #100	@ 0x64
 800d94c:	9319      	str	r3, [sp, #100]	@ 0x64
 800d94e:	f001 f93b 	bl	800ebc8 <__match>
 800d952:	b910      	cbnz	r0, 800d95a <_strtod_l+0x37a>
 800d954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d956:	3301      	adds	r3, #1
 800d958:	9319      	str	r3, [sp, #100]	@ 0x64
 800d95a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800db78 <_strtod_l+0x598>
 800d95e:	f04f 0a00 	mov.w	sl, #0
 800d962:	e676      	b.n	800d652 <_strtod_l+0x72>
 800d964:	4881      	ldr	r0, [pc, #516]	@ (800db6c <_strtod_l+0x58c>)
 800d966:	f000 fe53 	bl	800e610 <nan>
 800d96a:	ec5b ab10 	vmov	sl, fp, d0
 800d96e:	e670      	b.n	800d652 <_strtod_l+0x72>
 800d970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d972:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d974:	eba8 0303 	sub.w	r3, r8, r3
 800d978:	f1b9 0f00 	cmp.w	r9, #0
 800d97c:	bf08      	it	eq
 800d97e:	46a9      	moveq	r9, r5
 800d980:	2d10      	cmp	r5, #16
 800d982:	9309      	str	r3, [sp, #36]	@ 0x24
 800d984:	462c      	mov	r4, r5
 800d986:	bfa8      	it	ge
 800d988:	2410      	movge	r4, #16
 800d98a:	f7f2 fdbb 	bl	8000504 <__aeabi_ui2d>
 800d98e:	2d09      	cmp	r5, #9
 800d990:	4682      	mov	sl, r0
 800d992:	468b      	mov	fp, r1
 800d994:	dc13      	bgt.n	800d9be <_strtod_l+0x3de>
 800d996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d998:	2b00      	cmp	r3, #0
 800d99a:	f43f ae5a 	beq.w	800d652 <_strtod_l+0x72>
 800d99e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9a0:	dd78      	ble.n	800da94 <_strtod_l+0x4b4>
 800d9a2:	2b16      	cmp	r3, #22
 800d9a4:	dc5f      	bgt.n	800da66 <_strtod_l+0x486>
 800d9a6:	4972      	ldr	r1, [pc, #456]	@ (800db70 <_strtod_l+0x590>)
 800d9a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d9ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9b0:	4652      	mov	r2, sl
 800d9b2:	465b      	mov	r3, fp
 800d9b4:	f7f2 fe20 	bl	80005f8 <__aeabi_dmul>
 800d9b8:	4682      	mov	sl, r0
 800d9ba:	468b      	mov	fp, r1
 800d9bc:	e649      	b.n	800d652 <_strtod_l+0x72>
 800d9be:	4b6c      	ldr	r3, [pc, #432]	@ (800db70 <_strtod_l+0x590>)
 800d9c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d9c8:	f7f2 fe16 	bl	80005f8 <__aeabi_dmul>
 800d9cc:	4682      	mov	sl, r0
 800d9ce:	4638      	mov	r0, r7
 800d9d0:	468b      	mov	fp, r1
 800d9d2:	f7f2 fd97 	bl	8000504 <__aeabi_ui2d>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	460b      	mov	r3, r1
 800d9da:	4650      	mov	r0, sl
 800d9dc:	4659      	mov	r1, fp
 800d9de:	f7f2 fc55 	bl	800028c <__adddf3>
 800d9e2:	2d0f      	cmp	r5, #15
 800d9e4:	4682      	mov	sl, r0
 800d9e6:	468b      	mov	fp, r1
 800d9e8:	ddd5      	ble.n	800d996 <_strtod_l+0x3b6>
 800d9ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9ec:	1b2c      	subs	r4, r5, r4
 800d9ee:	441c      	add	r4, r3
 800d9f0:	2c00      	cmp	r4, #0
 800d9f2:	f340 8093 	ble.w	800db1c <_strtod_l+0x53c>
 800d9f6:	f014 030f 	ands.w	r3, r4, #15
 800d9fa:	d00a      	beq.n	800da12 <_strtod_l+0x432>
 800d9fc:	495c      	ldr	r1, [pc, #368]	@ (800db70 <_strtod_l+0x590>)
 800d9fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da02:	4652      	mov	r2, sl
 800da04:	465b      	mov	r3, fp
 800da06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da0a:	f7f2 fdf5 	bl	80005f8 <__aeabi_dmul>
 800da0e:	4682      	mov	sl, r0
 800da10:	468b      	mov	fp, r1
 800da12:	f034 040f 	bics.w	r4, r4, #15
 800da16:	d073      	beq.n	800db00 <_strtod_l+0x520>
 800da18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800da1c:	dd49      	ble.n	800dab2 <_strtod_l+0x4d2>
 800da1e:	2400      	movs	r4, #0
 800da20:	46a0      	mov	r8, r4
 800da22:	940b      	str	r4, [sp, #44]	@ 0x2c
 800da24:	46a1      	mov	r9, r4
 800da26:	9a05      	ldr	r2, [sp, #20]
 800da28:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800db78 <_strtod_l+0x598>
 800da2c:	2322      	movs	r3, #34	@ 0x22
 800da2e:	6013      	str	r3, [r2, #0]
 800da30:	f04f 0a00 	mov.w	sl, #0
 800da34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da36:	2b00      	cmp	r3, #0
 800da38:	f43f ae0b 	beq.w	800d652 <_strtod_l+0x72>
 800da3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da3e:	9805      	ldr	r0, [sp, #20]
 800da40:	f001 fa72 	bl	800ef28 <_Bfree>
 800da44:	9805      	ldr	r0, [sp, #20]
 800da46:	4649      	mov	r1, r9
 800da48:	f001 fa6e 	bl	800ef28 <_Bfree>
 800da4c:	9805      	ldr	r0, [sp, #20]
 800da4e:	4641      	mov	r1, r8
 800da50:	f001 fa6a 	bl	800ef28 <_Bfree>
 800da54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800da56:	9805      	ldr	r0, [sp, #20]
 800da58:	f001 fa66 	bl	800ef28 <_Bfree>
 800da5c:	9805      	ldr	r0, [sp, #20]
 800da5e:	4621      	mov	r1, r4
 800da60:	f001 fa62 	bl	800ef28 <_Bfree>
 800da64:	e5f5      	b.n	800d652 <_strtod_l+0x72>
 800da66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800da6c:	4293      	cmp	r3, r2
 800da6e:	dbbc      	blt.n	800d9ea <_strtod_l+0x40a>
 800da70:	4c3f      	ldr	r4, [pc, #252]	@ (800db70 <_strtod_l+0x590>)
 800da72:	f1c5 050f 	rsb	r5, r5, #15
 800da76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800da7a:	4652      	mov	r2, sl
 800da7c:	465b      	mov	r3, fp
 800da7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da82:	f7f2 fdb9 	bl	80005f8 <__aeabi_dmul>
 800da86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da88:	1b5d      	subs	r5, r3, r5
 800da8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800da8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800da92:	e78f      	b.n	800d9b4 <_strtod_l+0x3d4>
 800da94:	3316      	adds	r3, #22
 800da96:	dba8      	blt.n	800d9ea <_strtod_l+0x40a>
 800da98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da9a:	eba3 0808 	sub.w	r8, r3, r8
 800da9e:	4b34      	ldr	r3, [pc, #208]	@ (800db70 <_strtod_l+0x590>)
 800daa0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800daa4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800daa8:	4650      	mov	r0, sl
 800daaa:	4659      	mov	r1, fp
 800daac:	f7f2 fece 	bl	800084c <__aeabi_ddiv>
 800dab0:	e782      	b.n	800d9b8 <_strtod_l+0x3d8>
 800dab2:	2300      	movs	r3, #0
 800dab4:	4f2f      	ldr	r7, [pc, #188]	@ (800db74 <_strtod_l+0x594>)
 800dab6:	1124      	asrs	r4, r4, #4
 800dab8:	4650      	mov	r0, sl
 800daba:	4659      	mov	r1, fp
 800dabc:	461e      	mov	r6, r3
 800dabe:	2c01      	cmp	r4, #1
 800dac0:	dc21      	bgt.n	800db06 <_strtod_l+0x526>
 800dac2:	b10b      	cbz	r3, 800dac8 <_strtod_l+0x4e8>
 800dac4:	4682      	mov	sl, r0
 800dac6:	468b      	mov	fp, r1
 800dac8:	492a      	ldr	r1, [pc, #168]	@ (800db74 <_strtod_l+0x594>)
 800daca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dace:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dad2:	4652      	mov	r2, sl
 800dad4:	465b      	mov	r3, fp
 800dad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dada:	f7f2 fd8d 	bl	80005f8 <__aeabi_dmul>
 800dade:	4b26      	ldr	r3, [pc, #152]	@ (800db78 <_strtod_l+0x598>)
 800dae0:	460a      	mov	r2, r1
 800dae2:	400b      	ands	r3, r1
 800dae4:	4925      	ldr	r1, [pc, #148]	@ (800db7c <_strtod_l+0x59c>)
 800dae6:	428b      	cmp	r3, r1
 800dae8:	4682      	mov	sl, r0
 800daea:	d898      	bhi.n	800da1e <_strtod_l+0x43e>
 800daec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800daf0:	428b      	cmp	r3, r1
 800daf2:	bf86      	itte	hi
 800daf4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800db80 <_strtod_l+0x5a0>
 800daf8:	f04f 3aff 	movhi.w	sl, #4294967295
 800dafc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800db00:	2300      	movs	r3, #0
 800db02:	9308      	str	r3, [sp, #32]
 800db04:	e076      	b.n	800dbf4 <_strtod_l+0x614>
 800db06:	07e2      	lsls	r2, r4, #31
 800db08:	d504      	bpl.n	800db14 <_strtod_l+0x534>
 800db0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db0e:	f7f2 fd73 	bl	80005f8 <__aeabi_dmul>
 800db12:	2301      	movs	r3, #1
 800db14:	3601      	adds	r6, #1
 800db16:	1064      	asrs	r4, r4, #1
 800db18:	3708      	adds	r7, #8
 800db1a:	e7d0      	b.n	800dabe <_strtod_l+0x4de>
 800db1c:	d0f0      	beq.n	800db00 <_strtod_l+0x520>
 800db1e:	4264      	negs	r4, r4
 800db20:	f014 020f 	ands.w	r2, r4, #15
 800db24:	d00a      	beq.n	800db3c <_strtod_l+0x55c>
 800db26:	4b12      	ldr	r3, [pc, #72]	@ (800db70 <_strtod_l+0x590>)
 800db28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db2c:	4650      	mov	r0, sl
 800db2e:	4659      	mov	r1, fp
 800db30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db34:	f7f2 fe8a 	bl	800084c <__aeabi_ddiv>
 800db38:	4682      	mov	sl, r0
 800db3a:	468b      	mov	fp, r1
 800db3c:	1124      	asrs	r4, r4, #4
 800db3e:	d0df      	beq.n	800db00 <_strtod_l+0x520>
 800db40:	2c1f      	cmp	r4, #31
 800db42:	dd1f      	ble.n	800db84 <_strtod_l+0x5a4>
 800db44:	2400      	movs	r4, #0
 800db46:	46a0      	mov	r8, r4
 800db48:	940b      	str	r4, [sp, #44]	@ 0x2c
 800db4a:	46a1      	mov	r9, r4
 800db4c:	9a05      	ldr	r2, [sp, #20]
 800db4e:	2322      	movs	r3, #34	@ 0x22
 800db50:	f04f 0a00 	mov.w	sl, #0
 800db54:	f04f 0b00 	mov.w	fp, #0
 800db58:	6013      	str	r3, [r2, #0]
 800db5a:	e76b      	b.n	800da34 <_strtod_l+0x454>
 800db5c:	0801061b 	.word	0x0801061b
 800db60:	08010778 	.word	0x08010778
 800db64:	08010612 	.word	0x08010612
 800db68:	08010615 	.word	0x08010615
 800db6c:	08010742 	.word	0x08010742
 800db70:	08010900 	.word	0x08010900
 800db74:	080108d8 	.word	0x080108d8
 800db78:	7ff00000 	.word	0x7ff00000
 800db7c:	7ca00000 	.word	0x7ca00000
 800db80:	7fefffff 	.word	0x7fefffff
 800db84:	f014 0310 	ands.w	r3, r4, #16
 800db88:	bf18      	it	ne
 800db8a:	236a      	movne	r3, #106	@ 0x6a
 800db8c:	4ea9      	ldr	r6, [pc, #676]	@ (800de34 <_strtod_l+0x854>)
 800db8e:	9308      	str	r3, [sp, #32]
 800db90:	4650      	mov	r0, sl
 800db92:	4659      	mov	r1, fp
 800db94:	2300      	movs	r3, #0
 800db96:	07e7      	lsls	r7, r4, #31
 800db98:	d504      	bpl.n	800dba4 <_strtod_l+0x5c4>
 800db9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800db9e:	f7f2 fd2b 	bl	80005f8 <__aeabi_dmul>
 800dba2:	2301      	movs	r3, #1
 800dba4:	1064      	asrs	r4, r4, #1
 800dba6:	f106 0608 	add.w	r6, r6, #8
 800dbaa:	d1f4      	bne.n	800db96 <_strtod_l+0x5b6>
 800dbac:	b10b      	cbz	r3, 800dbb2 <_strtod_l+0x5d2>
 800dbae:	4682      	mov	sl, r0
 800dbb0:	468b      	mov	fp, r1
 800dbb2:	9b08      	ldr	r3, [sp, #32]
 800dbb4:	b1b3      	cbz	r3, 800dbe4 <_strtod_l+0x604>
 800dbb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dbba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	4659      	mov	r1, fp
 800dbc2:	dd0f      	ble.n	800dbe4 <_strtod_l+0x604>
 800dbc4:	2b1f      	cmp	r3, #31
 800dbc6:	dd56      	ble.n	800dc76 <_strtod_l+0x696>
 800dbc8:	2b34      	cmp	r3, #52	@ 0x34
 800dbca:	bfde      	ittt	le
 800dbcc:	f04f 33ff 	movle.w	r3, #4294967295
 800dbd0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dbd4:	4093      	lslle	r3, r2
 800dbd6:	f04f 0a00 	mov.w	sl, #0
 800dbda:	bfcc      	ite	gt
 800dbdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dbe0:	ea03 0b01 	andle.w	fp, r3, r1
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	4650      	mov	r0, sl
 800dbea:	4659      	mov	r1, fp
 800dbec:	f7f2 ff6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbf0:	2800      	cmp	r0, #0
 800dbf2:	d1a7      	bne.n	800db44 <_strtod_l+0x564>
 800dbf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbf6:	9300      	str	r3, [sp, #0]
 800dbf8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dbfa:	9805      	ldr	r0, [sp, #20]
 800dbfc:	462b      	mov	r3, r5
 800dbfe:	464a      	mov	r2, r9
 800dc00:	f001 f9fa 	bl	800eff8 <__s2b>
 800dc04:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dc06:	2800      	cmp	r0, #0
 800dc08:	f43f af09 	beq.w	800da1e <_strtod_l+0x43e>
 800dc0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc10:	2a00      	cmp	r2, #0
 800dc12:	eba3 0308 	sub.w	r3, r3, r8
 800dc16:	bfa8      	it	ge
 800dc18:	2300      	movge	r3, #0
 800dc1a:	9312      	str	r3, [sp, #72]	@ 0x48
 800dc1c:	2400      	movs	r4, #0
 800dc1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc22:	9316      	str	r3, [sp, #88]	@ 0x58
 800dc24:	46a0      	mov	r8, r4
 800dc26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc28:	9805      	ldr	r0, [sp, #20]
 800dc2a:	6859      	ldr	r1, [r3, #4]
 800dc2c:	f001 f93c 	bl	800eea8 <_Balloc>
 800dc30:	4681      	mov	r9, r0
 800dc32:	2800      	cmp	r0, #0
 800dc34:	f43f aef7 	beq.w	800da26 <_strtod_l+0x446>
 800dc38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc3a:	691a      	ldr	r2, [r3, #16]
 800dc3c:	3202      	adds	r2, #2
 800dc3e:	f103 010c 	add.w	r1, r3, #12
 800dc42:	0092      	lsls	r2, r2, #2
 800dc44:	300c      	adds	r0, #12
 800dc46:	f000 fcd2 	bl	800e5ee <memcpy>
 800dc4a:	ec4b ab10 	vmov	d0, sl, fp
 800dc4e:	9805      	ldr	r0, [sp, #20]
 800dc50:	aa1c      	add	r2, sp, #112	@ 0x70
 800dc52:	a91b      	add	r1, sp, #108	@ 0x6c
 800dc54:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dc58:	f001 fd02 	bl	800f660 <__d2b>
 800dc5c:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc5e:	2800      	cmp	r0, #0
 800dc60:	f43f aee1 	beq.w	800da26 <_strtod_l+0x446>
 800dc64:	9805      	ldr	r0, [sp, #20]
 800dc66:	2101      	movs	r1, #1
 800dc68:	f001 fa5c 	bl	800f124 <__i2b>
 800dc6c:	4680      	mov	r8, r0
 800dc6e:	b948      	cbnz	r0, 800dc84 <_strtod_l+0x6a4>
 800dc70:	f04f 0800 	mov.w	r8, #0
 800dc74:	e6d7      	b.n	800da26 <_strtod_l+0x446>
 800dc76:	f04f 32ff 	mov.w	r2, #4294967295
 800dc7a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc7e:	ea03 0a0a 	and.w	sl, r3, sl
 800dc82:	e7af      	b.n	800dbe4 <_strtod_l+0x604>
 800dc84:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dc86:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dc88:	2d00      	cmp	r5, #0
 800dc8a:	bfab      	itete	ge
 800dc8c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dc8e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dc90:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dc92:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dc94:	bfac      	ite	ge
 800dc96:	18ef      	addge	r7, r5, r3
 800dc98:	1b5e      	sublt	r6, r3, r5
 800dc9a:	9b08      	ldr	r3, [sp, #32]
 800dc9c:	1aed      	subs	r5, r5, r3
 800dc9e:	4415      	add	r5, r2
 800dca0:	4b65      	ldr	r3, [pc, #404]	@ (800de38 <_strtod_l+0x858>)
 800dca2:	3d01      	subs	r5, #1
 800dca4:	429d      	cmp	r5, r3
 800dca6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dcaa:	da50      	bge.n	800dd4e <_strtod_l+0x76e>
 800dcac:	1b5b      	subs	r3, r3, r5
 800dcae:	2b1f      	cmp	r3, #31
 800dcb0:	eba2 0203 	sub.w	r2, r2, r3
 800dcb4:	f04f 0101 	mov.w	r1, #1
 800dcb8:	dc3d      	bgt.n	800dd36 <_strtod_l+0x756>
 800dcba:	fa01 f303 	lsl.w	r3, r1, r3
 800dcbe:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcc4:	18bd      	adds	r5, r7, r2
 800dcc6:	9b08      	ldr	r3, [sp, #32]
 800dcc8:	42af      	cmp	r7, r5
 800dcca:	4416      	add	r6, r2
 800dccc:	441e      	add	r6, r3
 800dcce:	463b      	mov	r3, r7
 800dcd0:	bfa8      	it	ge
 800dcd2:	462b      	movge	r3, r5
 800dcd4:	42b3      	cmp	r3, r6
 800dcd6:	bfa8      	it	ge
 800dcd8:	4633      	movge	r3, r6
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	bfc2      	ittt	gt
 800dcde:	1aed      	subgt	r5, r5, r3
 800dce0:	1af6      	subgt	r6, r6, r3
 800dce2:	1aff      	subgt	r7, r7, r3
 800dce4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	dd16      	ble.n	800dd18 <_strtod_l+0x738>
 800dcea:	4641      	mov	r1, r8
 800dcec:	9805      	ldr	r0, [sp, #20]
 800dcee:	461a      	mov	r2, r3
 800dcf0:	f001 fad0 	bl	800f294 <__pow5mult>
 800dcf4:	4680      	mov	r8, r0
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	d0ba      	beq.n	800dc70 <_strtod_l+0x690>
 800dcfa:	4601      	mov	r1, r0
 800dcfc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dcfe:	9805      	ldr	r0, [sp, #20]
 800dd00:	f001 fa26 	bl	800f150 <__multiply>
 800dd04:	900a      	str	r0, [sp, #40]	@ 0x28
 800dd06:	2800      	cmp	r0, #0
 800dd08:	f43f ae8d 	beq.w	800da26 <_strtod_l+0x446>
 800dd0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd0e:	9805      	ldr	r0, [sp, #20]
 800dd10:	f001 f90a 	bl	800ef28 <_Bfree>
 800dd14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd16:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd18:	2d00      	cmp	r5, #0
 800dd1a:	dc1d      	bgt.n	800dd58 <_strtod_l+0x778>
 800dd1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	dd23      	ble.n	800dd6a <_strtod_l+0x78a>
 800dd22:	4649      	mov	r1, r9
 800dd24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dd26:	9805      	ldr	r0, [sp, #20]
 800dd28:	f001 fab4 	bl	800f294 <__pow5mult>
 800dd2c:	4681      	mov	r9, r0
 800dd2e:	b9e0      	cbnz	r0, 800dd6a <_strtod_l+0x78a>
 800dd30:	f04f 0900 	mov.w	r9, #0
 800dd34:	e677      	b.n	800da26 <_strtod_l+0x446>
 800dd36:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dd3a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dd3e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dd42:	35e2      	adds	r5, #226	@ 0xe2
 800dd44:	fa01 f305 	lsl.w	r3, r1, r5
 800dd48:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dd4c:	e7ba      	b.n	800dcc4 <_strtod_l+0x6e4>
 800dd4e:	2300      	movs	r3, #0
 800dd50:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd52:	2301      	movs	r3, #1
 800dd54:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd56:	e7b5      	b.n	800dcc4 <_strtod_l+0x6e4>
 800dd58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd5a:	9805      	ldr	r0, [sp, #20]
 800dd5c:	462a      	mov	r2, r5
 800dd5e:	f001 faf3 	bl	800f348 <__lshift>
 800dd62:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd64:	2800      	cmp	r0, #0
 800dd66:	d1d9      	bne.n	800dd1c <_strtod_l+0x73c>
 800dd68:	e65d      	b.n	800da26 <_strtod_l+0x446>
 800dd6a:	2e00      	cmp	r6, #0
 800dd6c:	dd07      	ble.n	800dd7e <_strtod_l+0x79e>
 800dd6e:	4649      	mov	r1, r9
 800dd70:	9805      	ldr	r0, [sp, #20]
 800dd72:	4632      	mov	r2, r6
 800dd74:	f001 fae8 	bl	800f348 <__lshift>
 800dd78:	4681      	mov	r9, r0
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d0d8      	beq.n	800dd30 <_strtod_l+0x750>
 800dd7e:	2f00      	cmp	r7, #0
 800dd80:	dd08      	ble.n	800dd94 <_strtod_l+0x7b4>
 800dd82:	4641      	mov	r1, r8
 800dd84:	9805      	ldr	r0, [sp, #20]
 800dd86:	463a      	mov	r2, r7
 800dd88:	f001 fade 	bl	800f348 <__lshift>
 800dd8c:	4680      	mov	r8, r0
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	f43f ae49 	beq.w	800da26 <_strtod_l+0x446>
 800dd94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd96:	9805      	ldr	r0, [sp, #20]
 800dd98:	464a      	mov	r2, r9
 800dd9a:	f001 fb5d 	bl	800f458 <__mdiff>
 800dd9e:	4604      	mov	r4, r0
 800dda0:	2800      	cmp	r0, #0
 800dda2:	f43f ae40 	beq.w	800da26 <_strtod_l+0x446>
 800dda6:	68c3      	ldr	r3, [r0, #12]
 800dda8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ddaa:	2300      	movs	r3, #0
 800ddac:	60c3      	str	r3, [r0, #12]
 800ddae:	4641      	mov	r1, r8
 800ddb0:	f001 fb36 	bl	800f420 <__mcmp>
 800ddb4:	2800      	cmp	r0, #0
 800ddb6:	da45      	bge.n	800de44 <_strtod_l+0x864>
 800ddb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddba:	ea53 030a 	orrs.w	r3, r3, sl
 800ddbe:	d16b      	bne.n	800de98 <_strtod_l+0x8b8>
 800ddc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d167      	bne.n	800de98 <_strtod_l+0x8b8>
 800ddc8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddcc:	0d1b      	lsrs	r3, r3, #20
 800ddce:	051b      	lsls	r3, r3, #20
 800ddd0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ddd4:	d960      	bls.n	800de98 <_strtod_l+0x8b8>
 800ddd6:	6963      	ldr	r3, [r4, #20]
 800ddd8:	b913      	cbnz	r3, 800dde0 <_strtod_l+0x800>
 800ddda:	6923      	ldr	r3, [r4, #16]
 800dddc:	2b01      	cmp	r3, #1
 800ddde:	dd5b      	ble.n	800de98 <_strtod_l+0x8b8>
 800dde0:	4621      	mov	r1, r4
 800dde2:	2201      	movs	r2, #1
 800dde4:	9805      	ldr	r0, [sp, #20]
 800dde6:	f001 faaf 	bl	800f348 <__lshift>
 800ddea:	4641      	mov	r1, r8
 800ddec:	4604      	mov	r4, r0
 800ddee:	f001 fb17 	bl	800f420 <__mcmp>
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	dd50      	ble.n	800de98 <_strtod_l+0x8b8>
 800ddf6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddfa:	9a08      	ldr	r2, [sp, #32]
 800ddfc:	0d1b      	lsrs	r3, r3, #20
 800ddfe:	051b      	lsls	r3, r3, #20
 800de00:	2a00      	cmp	r2, #0
 800de02:	d06a      	beq.n	800deda <_strtod_l+0x8fa>
 800de04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800de08:	d867      	bhi.n	800deda <_strtod_l+0x8fa>
 800de0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800de0e:	f67f ae9d 	bls.w	800db4c <_strtod_l+0x56c>
 800de12:	4b0a      	ldr	r3, [pc, #40]	@ (800de3c <_strtod_l+0x85c>)
 800de14:	4650      	mov	r0, sl
 800de16:	4659      	mov	r1, fp
 800de18:	2200      	movs	r2, #0
 800de1a:	f7f2 fbed 	bl	80005f8 <__aeabi_dmul>
 800de1e:	4b08      	ldr	r3, [pc, #32]	@ (800de40 <_strtod_l+0x860>)
 800de20:	400b      	ands	r3, r1
 800de22:	4682      	mov	sl, r0
 800de24:	468b      	mov	fp, r1
 800de26:	2b00      	cmp	r3, #0
 800de28:	f47f ae08 	bne.w	800da3c <_strtod_l+0x45c>
 800de2c:	9a05      	ldr	r2, [sp, #20]
 800de2e:	2322      	movs	r3, #34	@ 0x22
 800de30:	6013      	str	r3, [r2, #0]
 800de32:	e603      	b.n	800da3c <_strtod_l+0x45c>
 800de34:	080107a0 	.word	0x080107a0
 800de38:	fffffc02 	.word	0xfffffc02
 800de3c:	39500000 	.word	0x39500000
 800de40:	7ff00000 	.word	0x7ff00000
 800de44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800de48:	d165      	bne.n	800df16 <_strtod_l+0x936>
 800de4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800de4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de50:	b35a      	cbz	r2, 800deaa <_strtod_l+0x8ca>
 800de52:	4a9f      	ldr	r2, [pc, #636]	@ (800e0d0 <_strtod_l+0xaf0>)
 800de54:	4293      	cmp	r3, r2
 800de56:	d12b      	bne.n	800deb0 <_strtod_l+0x8d0>
 800de58:	9b08      	ldr	r3, [sp, #32]
 800de5a:	4651      	mov	r1, sl
 800de5c:	b303      	cbz	r3, 800dea0 <_strtod_l+0x8c0>
 800de5e:	4b9d      	ldr	r3, [pc, #628]	@ (800e0d4 <_strtod_l+0xaf4>)
 800de60:	465a      	mov	r2, fp
 800de62:	4013      	ands	r3, r2
 800de64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800de68:	f04f 32ff 	mov.w	r2, #4294967295
 800de6c:	d81b      	bhi.n	800dea6 <_strtod_l+0x8c6>
 800de6e:	0d1b      	lsrs	r3, r3, #20
 800de70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800de74:	fa02 f303 	lsl.w	r3, r2, r3
 800de78:	4299      	cmp	r1, r3
 800de7a:	d119      	bne.n	800deb0 <_strtod_l+0x8d0>
 800de7c:	4b96      	ldr	r3, [pc, #600]	@ (800e0d8 <_strtod_l+0xaf8>)
 800de7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de80:	429a      	cmp	r2, r3
 800de82:	d102      	bne.n	800de8a <_strtod_l+0x8aa>
 800de84:	3101      	adds	r1, #1
 800de86:	f43f adce 	beq.w	800da26 <_strtod_l+0x446>
 800de8a:	4b92      	ldr	r3, [pc, #584]	@ (800e0d4 <_strtod_l+0xaf4>)
 800de8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de8e:	401a      	ands	r2, r3
 800de90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800de94:	f04f 0a00 	mov.w	sl, #0
 800de98:	9b08      	ldr	r3, [sp, #32]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d1b9      	bne.n	800de12 <_strtod_l+0x832>
 800de9e:	e5cd      	b.n	800da3c <_strtod_l+0x45c>
 800dea0:	f04f 33ff 	mov.w	r3, #4294967295
 800dea4:	e7e8      	b.n	800de78 <_strtod_l+0x898>
 800dea6:	4613      	mov	r3, r2
 800dea8:	e7e6      	b.n	800de78 <_strtod_l+0x898>
 800deaa:	ea53 030a 	orrs.w	r3, r3, sl
 800deae:	d0a2      	beq.n	800ddf6 <_strtod_l+0x816>
 800deb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800deb2:	b1db      	cbz	r3, 800deec <_strtod_l+0x90c>
 800deb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800deb6:	4213      	tst	r3, r2
 800deb8:	d0ee      	beq.n	800de98 <_strtod_l+0x8b8>
 800deba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800debc:	9a08      	ldr	r2, [sp, #32]
 800debe:	4650      	mov	r0, sl
 800dec0:	4659      	mov	r1, fp
 800dec2:	b1bb      	cbz	r3, 800def4 <_strtod_l+0x914>
 800dec4:	f7ff fb6d 	bl	800d5a2 <sulp>
 800dec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800decc:	ec53 2b10 	vmov	r2, r3, d0
 800ded0:	f7f2 f9dc 	bl	800028c <__adddf3>
 800ded4:	4682      	mov	sl, r0
 800ded6:	468b      	mov	fp, r1
 800ded8:	e7de      	b.n	800de98 <_strtod_l+0x8b8>
 800deda:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dede:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dee2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dee6:	f04f 3aff 	mov.w	sl, #4294967295
 800deea:	e7d5      	b.n	800de98 <_strtod_l+0x8b8>
 800deec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800deee:	ea13 0f0a 	tst.w	r3, sl
 800def2:	e7e1      	b.n	800deb8 <_strtod_l+0x8d8>
 800def4:	f7ff fb55 	bl	800d5a2 <sulp>
 800def8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800defc:	ec53 2b10 	vmov	r2, r3, d0
 800df00:	f7f2 f9c2 	bl	8000288 <__aeabi_dsub>
 800df04:	2200      	movs	r2, #0
 800df06:	2300      	movs	r3, #0
 800df08:	4682      	mov	sl, r0
 800df0a:	468b      	mov	fp, r1
 800df0c:	f7f2 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 800df10:	2800      	cmp	r0, #0
 800df12:	d0c1      	beq.n	800de98 <_strtod_l+0x8b8>
 800df14:	e61a      	b.n	800db4c <_strtod_l+0x56c>
 800df16:	4641      	mov	r1, r8
 800df18:	4620      	mov	r0, r4
 800df1a:	f001 fbf9 	bl	800f710 <__ratio>
 800df1e:	ec57 6b10 	vmov	r6, r7, d0
 800df22:	2200      	movs	r2, #0
 800df24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800df28:	4630      	mov	r0, r6
 800df2a:	4639      	mov	r1, r7
 800df2c:	f7f2 fde0 	bl	8000af0 <__aeabi_dcmple>
 800df30:	2800      	cmp	r0, #0
 800df32:	d06f      	beq.n	800e014 <_strtod_l+0xa34>
 800df34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df36:	2b00      	cmp	r3, #0
 800df38:	d17a      	bne.n	800e030 <_strtod_l+0xa50>
 800df3a:	f1ba 0f00 	cmp.w	sl, #0
 800df3e:	d158      	bne.n	800dff2 <_strtod_l+0xa12>
 800df40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df46:	2b00      	cmp	r3, #0
 800df48:	d15a      	bne.n	800e000 <_strtod_l+0xa20>
 800df4a:	4b64      	ldr	r3, [pc, #400]	@ (800e0dc <_strtod_l+0xafc>)
 800df4c:	2200      	movs	r2, #0
 800df4e:	4630      	mov	r0, r6
 800df50:	4639      	mov	r1, r7
 800df52:	f7f2 fdc3 	bl	8000adc <__aeabi_dcmplt>
 800df56:	2800      	cmp	r0, #0
 800df58:	d159      	bne.n	800e00e <_strtod_l+0xa2e>
 800df5a:	4630      	mov	r0, r6
 800df5c:	4639      	mov	r1, r7
 800df5e:	4b60      	ldr	r3, [pc, #384]	@ (800e0e0 <_strtod_l+0xb00>)
 800df60:	2200      	movs	r2, #0
 800df62:	f7f2 fb49 	bl	80005f8 <__aeabi_dmul>
 800df66:	4606      	mov	r6, r0
 800df68:	460f      	mov	r7, r1
 800df6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800df6e:	9606      	str	r6, [sp, #24]
 800df70:	9307      	str	r3, [sp, #28]
 800df72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df76:	4d57      	ldr	r5, [pc, #348]	@ (800e0d4 <_strtod_l+0xaf4>)
 800df78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800df7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df7e:	401d      	ands	r5, r3
 800df80:	4b58      	ldr	r3, [pc, #352]	@ (800e0e4 <_strtod_l+0xb04>)
 800df82:	429d      	cmp	r5, r3
 800df84:	f040 80b2 	bne.w	800e0ec <_strtod_l+0xb0c>
 800df88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800df8e:	ec4b ab10 	vmov	d0, sl, fp
 800df92:	f001 faf5 	bl	800f580 <__ulp>
 800df96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df9a:	ec51 0b10 	vmov	r0, r1, d0
 800df9e:	f7f2 fb2b 	bl	80005f8 <__aeabi_dmul>
 800dfa2:	4652      	mov	r2, sl
 800dfa4:	465b      	mov	r3, fp
 800dfa6:	f7f2 f971 	bl	800028c <__adddf3>
 800dfaa:	460b      	mov	r3, r1
 800dfac:	4949      	ldr	r1, [pc, #292]	@ (800e0d4 <_strtod_l+0xaf4>)
 800dfae:	4a4e      	ldr	r2, [pc, #312]	@ (800e0e8 <_strtod_l+0xb08>)
 800dfb0:	4019      	ands	r1, r3
 800dfb2:	4291      	cmp	r1, r2
 800dfb4:	4682      	mov	sl, r0
 800dfb6:	d942      	bls.n	800e03e <_strtod_l+0xa5e>
 800dfb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfba:	4b47      	ldr	r3, [pc, #284]	@ (800e0d8 <_strtod_l+0xaf8>)
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	d103      	bne.n	800dfc8 <_strtod_l+0x9e8>
 800dfc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	f43f ad2f 	beq.w	800da26 <_strtod_l+0x446>
 800dfc8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e0d8 <_strtod_l+0xaf8>
 800dfcc:	f04f 3aff 	mov.w	sl, #4294967295
 800dfd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dfd2:	9805      	ldr	r0, [sp, #20]
 800dfd4:	f000 ffa8 	bl	800ef28 <_Bfree>
 800dfd8:	9805      	ldr	r0, [sp, #20]
 800dfda:	4649      	mov	r1, r9
 800dfdc:	f000 ffa4 	bl	800ef28 <_Bfree>
 800dfe0:	9805      	ldr	r0, [sp, #20]
 800dfe2:	4641      	mov	r1, r8
 800dfe4:	f000 ffa0 	bl	800ef28 <_Bfree>
 800dfe8:	9805      	ldr	r0, [sp, #20]
 800dfea:	4621      	mov	r1, r4
 800dfec:	f000 ff9c 	bl	800ef28 <_Bfree>
 800dff0:	e619      	b.n	800dc26 <_strtod_l+0x646>
 800dff2:	f1ba 0f01 	cmp.w	sl, #1
 800dff6:	d103      	bne.n	800e000 <_strtod_l+0xa20>
 800dff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	f43f ada6 	beq.w	800db4c <_strtod_l+0x56c>
 800e000:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e0b0 <_strtod_l+0xad0>
 800e004:	4f35      	ldr	r7, [pc, #212]	@ (800e0dc <_strtod_l+0xafc>)
 800e006:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e00a:	2600      	movs	r6, #0
 800e00c:	e7b1      	b.n	800df72 <_strtod_l+0x992>
 800e00e:	4f34      	ldr	r7, [pc, #208]	@ (800e0e0 <_strtod_l+0xb00>)
 800e010:	2600      	movs	r6, #0
 800e012:	e7aa      	b.n	800df6a <_strtod_l+0x98a>
 800e014:	4b32      	ldr	r3, [pc, #200]	@ (800e0e0 <_strtod_l+0xb00>)
 800e016:	4630      	mov	r0, r6
 800e018:	4639      	mov	r1, r7
 800e01a:	2200      	movs	r2, #0
 800e01c:	f7f2 faec 	bl	80005f8 <__aeabi_dmul>
 800e020:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e022:	4606      	mov	r6, r0
 800e024:	460f      	mov	r7, r1
 800e026:	2b00      	cmp	r3, #0
 800e028:	d09f      	beq.n	800df6a <_strtod_l+0x98a>
 800e02a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e02e:	e7a0      	b.n	800df72 <_strtod_l+0x992>
 800e030:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e0b8 <_strtod_l+0xad8>
 800e034:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e038:	ec57 6b17 	vmov	r6, r7, d7
 800e03c:	e799      	b.n	800df72 <_strtod_l+0x992>
 800e03e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e042:	9b08      	ldr	r3, [sp, #32]
 800e044:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d1c1      	bne.n	800dfd0 <_strtod_l+0x9f0>
 800e04c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e050:	0d1b      	lsrs	r3, r3, #20
 800e052:	051b      	lsls	r3, r3, #20
 800e054:	429d      	cmp	r5, r3
 800e056:	d1bb      	bne.n	800dfd0 <_strtod_l+0x9f0>
 800e058:	4630      	mov	r0, r6
 800e05a:	4639      	mov	r1, r7
 800e05c:	f7f2 fdee 	bl	8000c3c <__aeabi_d2lz>
 800e060:	f7f2 fa9c 	bl	800059c <__aeabi_l2d>
 800e064:	4602      	mov	r2, r0
 800e066:	460b      	mov	r3, r1
 800e068:	4630      	mov	r0, r6
 800e06a:	4639      	mov	r1, r7
 800e06c:	f7f2 f90c 	bl	8000288 <__aeabi_dsub>
 800e070:	460b      	mov	r3, r1
 800e072:	4602      	mov	r2, r0
 800e074:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e078:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e07c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e07e:	ea46 060a 	orr.w	r6, r6, sl
 800e082:	431e      	orrs	r6, r3
 800e084:	d06f      	beq.n	800e166 <_strtod_l+0xb86>
 800e086:	a30e      	add	r3, pc, #56	@ (adr r3, 800e0c0 <_strtod_l+0xae0>)
 800e088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08c:	f7f2 fd26 	bl	8000adc <__aeabi_dcmplt>
 800e090:	2800      	cmp	r0, #0
 800e092:	f47f acd3 	bne.w	800da3c <_strtod_l+0x45c>
 800e096:	a30c      	add	r3, pc, #48	@ (adr r3, 800e0c8 <_strtod_l+0xae8>)
 800e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0a0:	f7f2 fd3a 	bl	8000b18 <__aeabi_dcmpgt>
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	d093      	beq.n	800dfd0 <_strtod_l+0x9f0>
 800e0a8:	e4c8      	b.n	800da3c <_strtod_l+0x45c>
 800e0aa:	bf00      	nop
 800e0ac:	f3af 8000 	nop.w
 800e0b0:	00000000 	.word	0x00000000
 800e0b4:	bff00000 	.word	0xbff00000
 800e0b8:	00000000 	.word	0x00000000
 800e0bc:	3ff00000 	.word	0x3ff00000
 800e0c0:	94a03595 	.word	0x94a03595
 800e0c4:	3fdfffff 	.word	0x3fdfffff
 800e0c8:	35afe535 	.word	0x35afe535
 800e0cc:	3fe00000 	.word	0x3fe00000
 800e0d0:	000fffff 	.word	0x000fffff
 800e0d4:	7ff00000 	.word	0x7ff00000
 800e0d8:	7fefffff 	.word	0x7fefffff
 800e0dc:	3ff00000 	.word	0x3ff00000
 800e0e0:	3fe00000 	.word	0x3fe00000
 800e0e4:	7fe00000 	.word	0x7fe00000
 800e0e8:	7c9fffff 	.word	0x7c9fffff
 800e0ec:	9b08      	ldr	r3, [sp, #32]
 800e0ee:	b323      	cbz	r3, 800e13a <_strtod_l+0xb5a>
 800e0f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e0f4:	d821      	bhi.n	800e13a <_strtod_l+0xb5a>
 800e0f6:	a328      	add	r3, pc, #160	@ (adr r3, 800e198 <_strtod_l+0xbb8>)
 800e0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fc:	4630      	mov	r0, r6
 800e0fe:	4639      	mov	r1, r7
 800e100:	f7f2 fcf6 	bl	8000af0 <__aeabi_dcmple>
 800e104:	b1a0      	cbz	r0, 800e130 <_strtod_l+0xb50>
 800e106:	4639      	mov	r1, r7
 800e108:	4630      	mov	r0, r6
 800e10a:	f7f2 fd0f 	bl	8000b2c <__aeabi_d2uiz>
 800e10e:	2801      	cmp	r0, #1
 800e110:	bf38      	it	cc
 800e112:	2001      	movcc	r0, #1
 800e114:	f7f2 f9f6 	bl	8000504 <__aeabi_ui2d>
 800e118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e11a:	4606      	mov	r6, r0
 800e11c:	460f      	mov	r7, r1
 800e11e:	b9fb      	cbnz	r3, 800e160 <_strtod_l+0xb80>
 800e120:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e124:	9014      	str	r0, [sp, #80]	@ 0x50
 800e126:	9315      	str	r3, [sp, #84]	@ 0x54
 800e128:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e12c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e130:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e132:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e136:	1b5b      	subs	r3, r3, r5
 800e138:	9311      	str	r3, [sp, #68]	@ 0x44
 800e13a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e13e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e142:	f001 fa1d 	bl	800f580 <__ulp>
 800e146:	4650      	mov	r0, sl
 800e148:	ec53 2b10 	vmov	r2, r3, d0
 800e14c:	4659      	mov	r1, fp
 800e14e:	f7f2 fa53 	bl	80005f8 <__aeabi_dmul>
 800e152:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e156:	f7f2 f899 	bl	800028c <__adddf3>
 800e15a:	4682      	mov	sl, r0
 800e15c:	468b      	mov	fp, r1
 800e15e:	e770      	b.n	800e042 <_strtod_l+0xa62>
 800e160:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e164:	e7e0      	b.n	800e128 <_strtod_l+0xb48>
 800e166:	a30e      	add	r3, pc, #56	@ (adr r3, 800e1a0 <_strtod_l+0xbc0>)
 800e168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16c:	f7f2 fcb6 	bl	8000adc <__aeabi_dcmplt>
 800e170:	e798      	b.n	800e0a4 <_strtod_l+0xac4>
 800e172:	2300      	movs	r3, #0
 800e174:	930e      	str	r3, [sp, #56]	@ 0x38
 800e176:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e178:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e17a:	6013      	str	r3, [r2, #0]
 800e17c:	f7ff ba6d 	b.w	800d65a <_strtod_l+0x7a>
 800e180:	2a65      	cmp	r2, #101	@ 0x65
 800e182:	f43f ab68 	beq.w	800d856 <_strtod_l+0x276>
 800e186:	2a45      	cmp	r2, #69	@ 0x45
 800e188:	f43f ab65 	beq.w	800d856 <_strtod_l+0x276>
 800e18c:	2301      	movs	r3, #1
 800e18e:	f7ff bba0 	b.w	800d8d2 <_strtod_l+0x2f2>
 800e192:	bf00      	nop
 800e194:	f3af 8000 	nop.w
 800e198:	ffc00000 	.word	0xffc00000
 800e19c:	41dfffff 	.word	0x41dfffff
 800e1a0:	94a03595 	.word	0x94a03595
 800e1a4:	3fcfffff 	.word	0x3fcfffff

0800e1a8 <strtod>:
 800e1a8:	460a      	mov	r2, r1
 800e1aa:	4601      	mov	r1, r0
 800e1ac:	4802      	ldr	r0, [pc, #8]	@ (800e1b8 <strtod+0x10>)
 800e1ae:	4b03      	ldr	r3, [pc, #12]	@ (800e1bc <strtod+0x14>)
 800e1b0:	6800      	ldr	r0, [r0, #0]
 800e1b2:	f7ff ba15 	b.w	800d5e0 <_strtod_l>
 800e1b6:	bf00      	nop
 800e1b8:	2000028c 	.word	0x2000028c
 800e1bc:	20000120 	.word	0x20000120

0800e1c0 <_strtol_l.isra.0>:
 800e1c0:	2b24      	cmp	r3, #36	@ 0x24
 800e1c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1c6:	4686      	mov	lr, r0
 800e1c8:	4690      	mov	r8, r2
 800e1ca:	d801      	bhi.n	800e1d0 <_strtol_l.isra.0+0x10>
 800e1cc:	2b01      	cmp	r3, #1
 800e1ce:	d106      	bne.n	800e1de <_strtol_l.isra.0+0x1e>
 800e1d0:	f000 f9e0 	bl	800e594 <__errno>
 800e1d4:	2316      	movs	r3, #22
 800e1d6:	6003      	str	r3, [r0, #0]
 800e1d8:	2000      	movs	r0, #0
 800e1da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1de:	4834      	ldr	r0, [pc, #208]	@ (800e2b0 <_strtol_l.isra.0+0xf0>)
 800e1e0:	460d      	mov	r5, r1
 800e1e2:	462a      	mov	r2, r5
 800e1e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1e8:	5d06      	ldrb	r6, [r0, r4]
 800e1ea:	f016 0608 	ands.w	r6, r6, #8
 800e1ee:	d1f8      	bne.n	800e1e2 <_strtol_l.isra.0+0x22>
 800e1f0:	2c2d      	cmp	r4, #45	@ 0x2d
 800e1f2:	d110      	bne.n	800e216 <_strtol_l.isra.0+0x56>
 800e1f4:	782c      	ldrb	r4, [r5, #0]
 800e1f6:	2601      	movs	r6, #1
 800e1f8:	1c95      	adds	r5, r2, #2
 800e1fa:	f033 0210 	bics.w	r2, r3, #16
 800e1fe:	d115      	bne.n	800e22c <_strtol_l.isra.0+0x6c>
 800e200:	2c30      	cmp	r4, #48	@ 0x30
 800e202:	d10d      	bne.n	800e220 <_strtol_l.isra.0+0x60>
 800e204:	782a      	ldrb	r2, [r5, #0]
 800e206:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e20a:	2a58      	cmp	r2, #88	@ 0x58
 800e20c:	d108      	bne.n	800e220 <_strtol_l.isra.0+0x60>
 800e20e:	786c      	ldrb	r4, [r5, #1]
 800e210:	3502      	adds	r5, #2
 800e212:	2310      	movs	r3, #16
 800e214:	e00a      	b.n	800e22c <_strtol_l.isra.0+0x6c>
 800e216:	2c2b      	cmp	r4, #43	@ 0x2b
 800e218:	bf04      	itt	eq
 800e21a:	782c      	ldrbeq	r4, [r5, #0]
 800e21c:	1c95      	addeq	r5, r2, #2
 800e21e:	e7ec      	b.n	800e1fa <_strtol_l.isra.0+0x3a>
 800e220:	2b00      	cmp	r3, #0
 800e222:	d1f6      	bne.n	800e212 <_strtol_l.isra.0+0x52>
 800e224:	2c30      	cmp	r4, #48	@ 0x30
 800e226:	bf14      	ite	ne
 800e228:	230a      	movne	r3, #10
 800e22a:	2308      	moveq	r3, #8
 800e22c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e230:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e234:	2200      	movs	r2, #0
 800e236:	fbbc f9f3 	udiv	r9, ip, r3
 800e23a:	4610      	mov	r0, r2
 800e23c:	fb03 ca19 	mls	sl, r3, r9, ip
 800e240:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e244:	2f09      	cmp	r7, #9
 800e246:	d80f      	bhi.n	800e268 <_strtol_l.isra.0+0xa8>
 800e248:	463c      	mov	r4, r7
 800e24a:	42a3      	cmp	r3, r4
 800e24c:	dd1b      	ble.n	800e286 <_strtol_l.isra.0+0xc6>
 800e24e:	1c57      	adds	r7, r2, #1
 800e250:	d007      	beq.n	800e262 <_strtol_l.isra.0+0xa2>
 800e252:	4581      	cmp	r9, r0
 800e254:	d314      	bcc.n	800e280 <_strtol_l.isra.0+0xc0>
 800e256:	d101      	bne.n	800e25c <_strtol_l.isra.0+0x9c>
 800e258:	45a2      	cmp	sl, r4
 800e25a:	db11      	blt.n	800e280 <_strtol_l.isra.0+0xc0>
 800e25c:	fb00 4003 	mla	r0, r0, r3, r4
 800e260:	2201      	movs	r2, #1
 800e262:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e266:	e7eb      	b.n	800e240 <_strtol_l.isra.0+0x80>
 800e268:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e26c:	2f19      	cmp	r7, #25
 800e26e:	d801      	bhi.n	800e274 <_strtol_l.isra.0+0xb4>
 800e270:	3c37      	subs	r4, #55	@ 0x37
 800e272:	e7ea      	b.n	800e24a <_strtol_l.isra.0+0x8a>
 800e274:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e278:	2f19      	cmp	r7, #25
 800e27a:	d804      	bhi.n	800e286 <_strtol_l.isra.0+0xc6>
 800e27c:	3c57      	subs	r4, #87	@ 0x57
 800e27e:	e7e4      	b.n	800e24a <_strtol_l.isra.0+0x8a>
 800e280:	f04f 32ff 	mov.w	r2, #4294967295
 800e284:	e7ed      	b.n	800e262 <_strtol_l.isra.0+0xa2>
 800e286:	1c53      	adds	r3, r2, #1
 800e288:	d108      	bne.n	800e29c <_strtol_l.isra.0+0xdc>
 800e28a:	2322      	movs	r3, #34	@ 0x22
 800e28c:	f8ce 3000 	str.w	r3, [lr]
 800e290:	4660      	mov	r0, ip
 800e292:	f1b8 0f00 	cmp.w	r8, #0
 800e296:	d0a0      	beq.n	800e1da <_strtol_l.isra.0+0x1a>
 800e298:	1e69      	subs	r1, r5, #1
 800e29a:	e006      	b.n	800e2aa <_strtol_l.isra.0+0xea>
 800e29c:	b106      	cbz	r6, 800e2a0 <_strtol_l.isra.0+0xe0>
 800e29e:	4240      	negs	r0, r0
 800e2a0:	f1b8 0f00 	cmp.w	r8, #0
 800e2a4:	d099      	beq.n	800e1da <_strtol_l.isra.0+0x1a>
 800e2a6:	2a00      	cmp	r2, #0
 800e2a8:	d1f6      	bne.n	800e298 <_strtol_l.isra.0+0xd8>
 800e2aa:	f8c8 1000 	str.w	r1, [r8]
 800e2ae:	e794      	b.n	800e1da <_strtol_l.isra.0+0x1a>
 800e2b0:	080107c9 	.word	0x080107c9

0800e2b4 <strtol>:
 800e2b4:	4613      	mov	r3, r2
 800e2b6:	460a      	mov	r2, r1
 800e2b8:	4601      	mov	r1, r0
 800e2ba:	4802      	ldr	r0, [pc, #8]	@ (800e2c4 <strtol+0x10>)
 800e2bc:	6800      	ldr	r0, [r0, #0]
 800e2be:	f7ff bf7f 	b.w	800e1c0 <_strtol_l.isra.0>
 800e2c2:	bf00      	nop
 800e2c4:	2000028c 	.word	0x2000028c

0800e2c8 <std>:
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	b510      	push	{r4, lr}
 800e2cc:	4604      	mov	r4, r0
 800e2ce:	e9c0 3300 	strd	r3, r3, [r0]
 800e2d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e2d6:	6083      	str	r3, [r0, #8]
 800e2d8:	8181      	strh	r1, [r0, #12]
 800e2da:	6643      	str	r3, [r0, #100]	@ 0x64
 800e2dc:	81c2      	strh	r2, [r0, #14]
 800e2de:	6183      	str	r3, [r0, #24]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	2208      	movs	r2, #8
 800e2e4:	305c      	adds	r0, #92	@ 0x5c
 800e2e6:	f000 f8f4 	bl	800e4d2 <memset>
 800e2ea:	4b0d      	ldr	r3, [pc, #52]	@ (800e320 <std+0x58>)
 800e2ec:	6263      	str	r3, [r4, #36]	@ 0x24
 800e2ee:	4b0d      	ldr	r3, [pc, #52]	@ (800e324 <std+0x5c>)
 800e2f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e2f2:	4b0d      	ldr	r3, [pc, #52]	@ (800e328 <std+0x60>)
 800e2f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e2f6:	4b0d      	ldr	r3, [pc, #52]	@ (800e32c <std+0x64>)
 800e2f8:	6323      	str	r3, [r4, #48]	@ 0x30
 800e2fa:	4b0d      	ldr	r3, [pc, #52]	@ (800e330 <std+0x68>)
 800e2fc:	6224      	str	r4, [r4, #32]
 800e2fe:	429c      	cmp	r4, r3
 800e300:	d006      	beq.n	800e310 <std+0x48>
 800e302:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e306:	4294      	cmp	r4, r2
 800e308:	d002      	beq.n	800e310 <std+0x48>
 800e30a:	33d0      	adds	r3, #208	@ 0xd0
 800e30c:	429c      	cmp	r4, r3
 800e30e:	d105      	bne.n	800e31c <std+0x54>
 800e310:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e318:	f000 b966 	b.w	800e5e8 <__retarget_lock_init_recursive>
 800e31c:	bd10      	pop	{r4, pc}
 800e31e:	bf00      	nop
 800e320:	0800e44d 	.word	0x0800e44d
 800e324:	0800e46f 	.word	0x0800e46f
 800e328:	0800e4a7 	.word	0x0800e4a7
 800e32c:	0800e4cb 	.word	0x0800e4cb
 800e330:	20002708 	.word	0x20002708

0800e334 <stdio_exit_handler>:
 800e334:	4a02      	ldr	r2, [pc, #8]	@ (800e340 <stdio_exit_handler+0xc>)
 800e336:	4903      	ldr	r1, [pc, #12]	@ (800e344 <stdio_exit_handler+0x10>)
 800e338:	4803      	ldr	r0, [pc, #12]	@ (800e348 <stdio_exit_handler+0x14>)
 800e33a:	f000 b869 	b.w	800e410 <_fwalk_sglue>
 800e33e:	bf00      	nop
 800e340:	20000114 	.word	0x20000114
 800e344:	0800f921 	.word	0x0800f921
 800e348:	20000290 	.word	0x20000290

0800e34c <cleanup_stdio>:
 800e34c:	6841      	ldr	r1, [r0, #4]
 800e34e:	4b0c      	ldr	r3, [pc, #48]	@ (800e380 <cleanup_stdio+0x34>)
 800e350:	4299      	cmp	r1, r3
 800e352:	b510      	push	{r4, lr}
 800e354:	4604      	mov	r4, r0
 800e356:	d001      	beq.n	800e35c <cleanup_stdio+0x10>
 800e358:	f001 fae2 	bl	800f920 <_fflush_r>
 800e35c:	68a1      	ldr	r1, [r4, #8]
 800e35e:	4b09      	ldr	r3, [pc, #36]	@ (800e384 <cleanup_stdio+0x38>)
 800e360:	4299      	cmp	r1, r3
 800e362:	d002      	beq.n	800e36a <cleanup_stdio+0x1e>
 800e364:	4620      	mov	r0, r4
 800e366:	f001 fadb 	bl	800f920 <_fflush_r>
 800e36a:	68e1      	ldr	r1, [r4, #12]
 800e36c:	4b06      	ldr	r3, [pc, #24]	@ (800e388 <cleanup_stdio+0x3c>)
 800e36e:	4299      	cmp	r1, r3
 800e370:	d004      	beq.n	800e37c <cleanup_stdio+0x30>
 800e372:	4620      	mov	r0, r4
 800e374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e378:	f001 bad2 	b.w	800f920 <_fflush_r>
 800e37c:	bd10      	pop	{r4, pc}
 800e37e:	bf00      	nop
 800e380:	20002708 	.word	0x20002708
 800e384:	20002770 	.word	0x20002770
 800e388:	200027d8 	.word	0x200027d8

0800e38c <global_stdio_init.part.0>:
 800e38c:	b510      	push	{r4, lr}
 800e38e:	4b0b      	ldr	r3, [pc, #44]	@ (800e3bc <global_stdio_init.part.0+0x30>)
 800e390:	4c0b      	ldr	r4, [pc, #44]	@ (800e3c0 <global_stdio_init.part.0+0x34>)
 800e392:	4a0c      	ldr	r2, [pc, #48]	@ (800e3c4 <global_stdio_init.part.0+0x38>)
 800e394:	601a      	str	r2, [r3, #0]
 800e396:	4620      	mov	r0, r4
 800e398:	2200      	movs	r2, #0
 800e39a:	2104      	movs	r1, #4
 800e39c:	f7ff ff94 	bl	800e2c8 <std>
 800e3a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e3a4:	2201      	movs	r2, #1
 800e3a6:	2109      	movs	r1, #9
 800e3a8:	f7ff ff8e 	bl	800e2c8 <std>
 800e3ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e3b0:	2202      	movs	r2, #2
 800e3b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3b6:	2112      	movs	r1, #18
 800e3b8:	f7ff bf86 	b.w	800e2c8 <std>
 800e3bc:	20002840 	.word	0x20002840
 800e3c0:	20002708 	.word	0x20002708
 800e3c4:	0800e335 	.word	0x0800e335

0800e3c8 <__sfp_lock_acquire>:
 800e3c8:	4801      	ldr	r0, [pc, #4]	@ (800e3d0 <__sfp_lock_acquire+0x8>)
 800e3ca:	f000 b90e 	b.w	800e5ea <__retarget_lock_acquire_recursive>
 800e3ce:	bf00      	nop
 800e3d0:	20002849 	.word	0x20002849

0800e3d4 <__sfp_lock_release>:
 800e3d4:	4801      	ldr	r0, [pc, #4]	@ (800e3dc <__sfp_lock_release+0x8>)
 800e3d6:	f000 b909 	b.w	800e5ec <__retarget_lock_release_recursive>
 800e3da:	bf00      	nop
 800e3dc:	20002849 	.word	0x20002849

0800e3e0 <__sinit>:
 800e3e0:	b510      	push	{r4, lr}
 800e3e2:	4604      	mov	r4, r0
 800e3e4:	f7ff fff0 	bl	800e3c8 <__sfp_lock_acquire>
 800e3e8:	6a23      	ldr	r3, [r4, #32]
 800e3ea:	b11b      	cbz	r3, 800e3f4 <__sinit+0x14>
 800e3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3f0:	f7ff bff0 	b.w	800e3d4 <__sfp_lock_release>
 800e3f4:	4b04      	ldr	r3, [pc, #16]	@ (800e408 <__sinit+0x28>)
 800e3f6:	6223      	str	r3, [r4, #32]
 800e3f8:	4b04      	ldr	r3, [pc, #16]	@ (800e40c <__sinit+0x2c>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d1f5      	bne.n	800e3ec <__sinit+0xc>
 800e400:	f7ff ffc4 	bl	800e38c <global_stdio_init.part.0>
 800e404:	e7f2      	b.n	800e3ec <__sinit+0xc>
 800e406:	bf00      	nop
 800e408:	0800e34d 	.word	0x0800e34d
 800e40c:	20002840 	.word	0x20002840

0800e410 <_fwalk_sglue>:
 800e410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e414:	4607      	mov	r7, r0
 800e416:	4688      	mov	r8, r1
 800e418:	4614      	mov	r4, r2
 800e41a:	2600      	movs	r6, #0
 800e41c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e420:	f1b9 0901 	subs.w	r9, r9, #1
 800e424:	d505      	bpl.n	800e432 <_fwalk_sglue+0x22>
 800e426:	6824      	ldr	r4, [r4, #0]
 800e428:	2c00      	cmp	r4, #0
 800e42a:	d1f7      	bne.n	800e41c <_fwalk_sglue+0xc>
 800e42c:	4630      	mov	r0, r6
 800e42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e432:	89ab      	ldrh	r3, [r5, #12]
 800e434:	2b01      	cmp	r3, #1
 800e436:	d907      	bls.n	800e448 <_fwalk_sglue+0x38>
 800e438:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e43c:	3301      	adds	r3, #1
 800e43e:	d003      	beq.n	800e448 <_fwalk_sglue+0x38>
 800e440:	4629      	mov	r1, r5
 800e442:	4638      	mov	r0, r7
 800e444:	47c0      	blx	r8
 800e446:	4306      	orrs	r6, r0
 800e448:	3568      	adds	r5, #104	@ 0x68
 800e44a:	e7e9      	b.n	800e420 <_fwalk_sglue+0x10>

0800e44c <__sread>:
 800e44c:	b510      	push	{r4, lr}
 800e44e:	460c      	mov	r4, r1
 800e450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e454:	f000 f87a 	bl	800e54c <_read_r>
 800e458:	2800      	cmp	r0, #0
 800e45a:	bfab      	itete	ge
 800e45c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e45e:	89a3      	ldrhlt	r3, [r4, #12]
 800e460:	181b      	addge	r3, r3, r0
 800e462:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e466:	bfac      	ite	ge
 800e468:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e46a:	81a3      	strhlt	r3, [r4, #12]
 800e46c:	bd10      	pop	{r4, pc}

0800e46e <__swrite>:
 800e46e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e472:	461f      	mov	r7, r3
 800e474:	898b      	ldrh	r3, [r1, #12]
 800e476:	05db      	lsls	r3, r3, #23
 800e478:	4605      	mov	r5, r0
 800e47a:	460c      	mov	r4, r1
 800e47c:	4616      	mov	r6, r2
 800e47e:	d505      	bpl.n	800e48c <__swrite+0x1e>
 800e480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e484:	2302      	movs	r3, #2
 800e486:	2200      	movs	r2, #0
 800e488:	f000 f84e 	bl	800e528 <_lseek_r>
 800e48c:	89a3      	ldrh	r3, [r4, #12]
 800e48e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e492:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e496:	81a3      	strh	r3, [r4, #12]
 800e498:	4632      	mov	r2, r6
 800e49a:	463b      	mov	r3, r7
 800e49c:	4628      	mov	r0, r5
 800e49e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4a2:	f000 b865 	b.w	800e570 <_write_r>

0800e4a6 <__sseek>:
 800e4a6:	b510      	push	{r4, lr}
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ae:	f000 f83b 	bl	800e528 <_lseek_r>
 800e4b2:	1c43      	adds	r3, r0, #1
 800e4b4:	89a3      	ldrh	r3, [r4, #12]
 800e4b6:	bf15      	itete	ne
 800e4b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e4ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e4be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e4c2:	81a3      	strheq	r3, [r4, #12]
 800e4c4:	bf18      	it	ne
 800e4c6:	81a3      	strhne	r3, [r4, #12]
 800e4c8:	bd10      	pop	{r4, pc}

0800e4ca <__sclose>:
 800e4ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ce:	f000 b81b 	b.w	800e508 <_close_r>

0800e4d2 <memset>:
 800e4d2:	4402      	add	r2, r0
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	d100      	bne.n	800e4dc <memset+0xa>
 800e4da:	4770      	bx	lr
 800e4dc:	f803 1b01 	strb.w	r1, [r3], #1
 800e4e0:	e7f9      	b.n	800e4d6 <memset+0x4>

0800e4e2 <strncmp>:
 800e4e2:	b510      	push	{r4, lr}
 800e4e4:	b16a      	cbz	r2, 800e502 <strncmp+0x20>
 800e4e6:	3901      	subs	r1, #1
 800e4e8:	1884      	adds	r4, r0, r2
 800e4ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e4ee:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	d103      	bne.n	800e4fe <strncmp+0x1c>
 800e4f6:	42a0      	cmp	r0, r4
 800e4f8:	d001      	beq.n	800e4fe <strncmp+0x1c>
 800e4fa:	2a00      	cmp	r2, #0
 800e4fc:	d1f5      	bne.n	800e4ea <strncmp+0x8>
 800e4fe:	1ad0      	subs	r0, r2, r3
 800e500:	bd10      	pop	{r4, pc}
 800e502:	4610      	mov	r0, r2
 800e504:	e7fc      	b.n	800e500 <strncmp+0x1e>
	...

0800e508 <_close_r>:
 800e508:	b538      	push	{r3, r4, r5, lr}
 800e50a:	4d06      	ldr	r5, [pc, #24]	@ (800e524 <_close_r+0x1c>)
 800e50c:	2300      	movs	r3, #0
 800e50e:	4604      	mov	r4, r0
 800e510:	4608      	mov	r0, r1
 800e512:	602b      	str	r3, [r5, #0]
 800e514:	f7f4 f982 	bl	800281c <_close>
 800e518:	1c43      	adds	r3, r0, #1
 800e51a:	d102      	bne.n	800e522 <_close_r+0x1a>
 800e51c:	682b      	ldr	r3, [r5, #0]
 800e51e:	b103      	cbz	r3, 800e522 <_close_r+0x1a>
 800e520:	6023      	str	r3, [r4, #0]
 800e522:	bd38      	pop	{r3, r4, r5, pc}
 800e524:	20002844 	.word	0x20002844

0800e528 <_lseek_r>:
 800e528:	b538      	push	{r3, r4, r5, lr}
 800e52a:	4d07      	ldr	r5, [pc, #28]	@ (800e548 <_lseek_r+0x20>)
 800e52c:	4604      	mov	r4, r0
 800e52e:	4608      	mov	r0, r1
 800e530:	4611      	mov	r1, r2
 800e532:	2200      	movs	r2, #0
 800e534:	602a      	str	r2, [r5, #0]
 800e536:	461a      	mov	r2, r3
 800e538:	f7f4 f997 	bl	800286a <_lseek>
 800e53c:	1c43      	adds	r3, r0, #1
 800e53e:	d102      	bne.n	800e546 <_lseek_r+0x1e>
 800e540:	682b      	ldr	r3, [r5, #0]
 800e542:	b103      	cbz	r3, 800e546 <_lseek_r+0x1e>
 800e544:	6023      	str	r3, [r4, #0]
 800e546:	bd38      	pop	{r3, r4, r5, pc}
 800e548:	20002844 	.word	0x20002844

0800e54c <_read_r>:
 800e54c:	b538      	push	{r3, r4, r5, lr}
 800e54e:	4d07      	ldr	r5, [pc, #28]	@ (800e56c <_read_r+0x20>)
 800e550:	4604      	mov	r4, r0
 800e552:	4608      	mov	r0, r1
 800e554:	4611      	mov	r1, r2
 800e556:	2200      	movs	r2, #0
 800e558:	602a      	str	r2, [r5, #0]
 800e55a:	461a      	mov	r2, r3
 800e55c:	f7f4 f925 	bl	80027aa <_read>
 800e560:	1c43      	adds	r3, r0, #1
 800e562:	d102      	bne.n	800e56a <_read_r+0x1e>
 800e564:	682b      	ldr	r3, [r5, #0]
 800e566:	b103      	cbz	r3, 800e56a <_read_r+0x1e>
 800e568:	6023      	str	r3, [r4, #0]
 800e56a:	bd38      	pop	{r3, r4, r5, pc}
 800e56c:	20002844 	.word	0x20002844

0800e570 <_write_r>:
 800e570:	b538      	push	{r3, r4, r5, lr}
 800e572:	4d07      	ldr	r5, [pc, #28]	@ (800e590 <_write_r+0x20>)
 800e574:	4604      	mov	r4, r0
 800e576:	4608      	mov	r0, r1
 800e578:	4611      	mov	r1, r2
 800e57a:	2200      	movs	r2, #0
 800e57c:	602a      	str	r2, [r5, #0]
 800e57e:	461a      	mov	r2, r3
 800e580:	f7f4 f930 	bl	80027e4 <_write>
 800e584:	1c43      	adds	r3, r0, #1
 800e586:	d102      	bne.n	800e58e <_write_r+0x1e>
 800e588:	682b      	ldr	r3, [r5, #0]
 800e58a:	b103      	cbz	r3, 800e58e <_write_r+0x1e>
 800e58c:	6023      	str	r3, [r4, #0]
 800e58e:	bd38      	pop	{r3, r4, r5, pc}
 800e590:	20002844 	.word	0x20002844

0800e594 <__errno>:
 800e594:	4b01      	ldr	r3, [pc, #4]	@ (800e59c <__errno+0x8>)
 800e596:	6818      	ldr	r0, [r3, #0]
 800e598:	4770      	bx	lr
 800e59a:	bf00      	nop
 800e59c:	2000028c 	.word	0x2000028c

0800e5a0 <__libc_init_array>:
 800e5a0:	b570      	push	{r4, r5, r6, lr}
 800e5a2:	4d0d      	ldr	r5, [pc, #52]	@ (800e5d8 <__libc_init_array+0x38>)
 800e5a4:	4c0d      	ldr	r4, [pc, #52]	@ (800e5dc <__libc_init_array+0x3c>)
 800e5a6:	1b64      	subs	r4, r4, r5
 800e5a8:	10a4      	asrs	r4, r4, #2
 800e5aa:	2600      	movs	r6, #0
 800e5ac:	42a6      	cmp	r6, r4
 800e5ae:	d109      	bne.n	800e5c4 <__libc_init_array+0x24>
 800e5b0:	4d0b      	ldr	r5, [pc, #44]	@ (800e5e0 <__libc_init_array+0x40>)
 800e5b2:	4c0c      	ldr	r4, [pc, #48]	@ (800e5e4 <__libc_init_array+0x44>)
 800e5b4:	f001 ffe6 	bl	8010584 <_init>
 800e5b8:	1b64      	subs	r4, r4, r5
 800e5ba:	10a4      	asrs	r4, r4, #2
 800e5bc:	2600      	movs	r6, #0
 800e5be:	42a6      	cmp	r6, r4
 800e5c0:	d105      	bne.n	800e5ce <__libc_init_array+0x2e>
 800e5c2:	bd70      	pop	{r4, r5, r6, pc}
 800e5c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5c8:	4798      	blx	r3
 800e5ca:	3601      	adds	r6, #1
 800e5cc:	e7ee      	b.n	800e5ac <__libc_init_array+0xc>
 800e5ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5d2:	4798      	blx	r3
 800e5d4:	3601      	adds	r6, #1
 800e5d6:	e7f2      	b.n	800e5be <__libc_init_array+0x1e>
 800e5d8:	08010a08 	.word	0x08010a08
 800e5dc:	08010a08 	.word	0x08010a08
 800e5e0:	08010a08 	.word	0x08010a08
 800e5e4:	08010a0c 	.word	0x08010a0c

0800e5e8 <__retarget_lock_init_recursive>:
 800e5e8:	4770      	bx	lr

0800e5ea <__retarget_lock_acquire_recursive>:
 800e5ea:	4770      	bx	lr

0800e5ec <__retarget_lock_release_recursive>:
 800e5ec:	4770      	bx	lr

0800e5ee <memcpy>:
 800e5ee:	440a      	add	r2, r1
 800e5f0:	4291      	cmp	r1, r2
 800e5f2:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5f6:	d100      	bne.n	800e5fa <memcpy+0xc>
 800e5f8:	4770      	bx	lr
 800e5fa:	b510      	push	{r4, lr}
 800e5fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e600:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e604:	4291      	cmp	r1, r2
 800e606:	d1f9      	bne.n	800e5fc <memcpy+0xe>
 800e608:	bd10      	pop	{r4, pc}
 800e60a:	0000      	movs	r0, r0
 800e60c:	0000      	movs	r0, r0
	...

0800e610 <nan>:
 800e610:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e618 <nan+0x8>
 800e614:	4770      	bx	lr
 800e616:	bf00      	nop
 800e618:	00000000 	.word	0x00000000
 800e61c:	7ff80000 	.word	0x7ff80000

0800e620 <_free_r>:
 800e620:	b538      	push	{r3, r4, r5, lr}
 800e622:	4605      	mov	r5, r0
 800e624:	2900      	cmp	r1, #0
 800e626:	d041      	beq.n	800e6ac <_free_r+0x8c>
 800e628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e62c:	1f0c      	subs	r4, r1, #4
 800e62e:	2b00      	cmp	r3, #0
 800e630:	bfb8      	it	lt
 800e632:	18e4      	addlt	r4, r4, r3
 800e634:	f000 fc2c 	bl	800ee90 <__malloc_lock>
 800e638:	4a1d      	ldr	r2, [pc, #116]	@ (800e6b0 <_free_r+0x90>)
 800e63a:	6813      	ldr	r3, [r2, #0]
 800e63c:	b933      	cbnz	r3, 800e64c <_free_r+0x2c>
 800e63e:	6063      	str	r3, [r4, #4]
 800e640:	6014      	str	r4, [r2, #0]
 800e642:	4628      	mov	r0, r5
 800e644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e648:	f000 bc28 	b.w	800ee9c <__malloc_unlock>
 800e64c:	42a3      	cmp	r3, r4
 800e64e:	d908      	bls.n	800e662 <_free_r+0x42>
 800e650:	6820      	ldr	r0, [r4, #0]
 800e652:	1821      	adds	r1, r4, r0
 800e654:	428b      	cmp	r3, r1
 800e656:	bf01      	itttt	eq
 800e658:	6819      	ldreq	r1, [r3, #0]
 800e65a:	685b      	ldreq	r3, [r3, #4]
 800e65c:	1809      	addeq	r1, r1, r0
 800e65e:	6021      	streq	r1, [r4, #0]
 800e660:	e7ed      	b.n	800e63e <_free_r+0x1e>
 800e662:	461a      	mov	r2, r3
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	b10b      	cbz	r3, 800e66c <_free_r+0x4c>
 800e668:	42a3      	cmp	r3, r4
 800e66a:	d9fa      	bls.n	800e662 <_free_r+0x42>
 800e66c:	6811      	ldr	r1, [r2, #0]
 800e66e:	1850      	adds	r0, r2, r1
 800e670:	42a0      	cmp	r0, r4
 800e672:	d10b      	bne.n	800e68c <_free_r+0x6c>
 800e674:	6820      	ldr	r0, [r4, #0]
 800e676:	4401      	add	r1, r0
 800e678:	1850      	adds	r0, r2, r1
 800e67a:	4283      	cmp	r3, r0
 800e67c:	6011      	str	r1, [r2, #0]
 800e67e:	d1e0      	bne.n	800e642 <_free_r+0x22>
 800e680:	6818      	ldr	r0, [r3, #0]
 800e682:	685b      	ldr	r3, [r3, #4]
 800e684:	6053      	str	r3, [r2, #4]
 800e686:	4408      	add	r0, r1
 800e688:	6010      	str	r0, [r2, #0]
 800e68a:	e7da      	b.n	800e642 <_free_r+0x22>
 800e68c:	d902      	bls.n	800e694 <_free_r+0x74>
 800e68e:	230c      	movs	r3, #12
 800e690:	602b      	str	r3, [r5, #0]
 800e692:	e7d6      	b.n	800e642 <_free_r+0x22>
 800e694:	6820      	ldr	r0, [r4, #0]
 800e696:	1821      	adds	r1, r4, r0
 800e698:	428b      	cmp	r3, r1
 800e69a:	bf04      	itt	eq
 800e69c:	6819      	ldreq	r1, [r3, #0]
 800e69e:	685b      	ldreq	r3, [r3, #4]
 800e6a0:	6063      	str	r3, [r4, #4]
 800e6a2:	bf04      	itt	eq
 800e6a4:	1809      	addeq	r1, r1, r0
 800e6a6:	6021      	streq	r1, [r4, #0]
 800e6a8:	6054      	str	r4, [r2, #4]
 800e6aa:	e7ca      	b.n	800e642 <_free_r+0x22>
 800e6ac:	bd38      	pop	{r3, r4, r5, pc}
 800e6ae:	bf00      	nop
 800e6b0:	20002850 	.word	0x20002850

0800e6b4 <rshift>:
 800e6b4:	6903      	ldr	r3, [r0, #16]
 800e6b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e6ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e6c2:	f100 0414 	add.w	r4, r0, #20
 800e6c6:	dd45      	ble.n	800e754 <rshift+0xa0>
 800e6c8:	f011 011f 	ands.w	r1, r1, #31
 800e6cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e6d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e6d4:	d10c      	bne.n	800e6f0 <rshift+0x3c>
 800e6d6:	f100 0710 	add.w	r7, r0, #16
 800e6da:	4629      	mov	r1, r5
 800e6dc:	42b1      	cmp	r1, r6
 800e6de:	d334      	bcc.n	800e74a <rshift+0x96>
 800e6e0:	1a9b      	subs	r3, r3, r2
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	1eea      	subs	r2, r5, #3
 800e6e6:	4296      	cmp	r6, r2
 800e6e8:	bf38      	it	cc
 800e6ea:	2300      	movcc	r3, #0
 800e6ec:	4423      	add	r3, r4
 800e6ee:	e015      	b.n	800e71c <rshift+0x68>
 800e6f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e6f4:	f1c1 0820 	rsb	r8, r1, #32
 800e6f8:	40cf      	lsrs	r7, r1
 800e6fa:	f105 0e04 	add.w	lr, r5, #4
 800e6fe:	46a1      	mov	r9, r4
 800e700:	4576      	cmp	r6, lr
 800e702:	46f4      	mov	ip, lr
 800e704:	d815      	bhi.n	800e732 <rshift+0x7e>
 800e706:	1a9a      	subs	r2, r3, r2
 800e708:	0092      	lsls	r2, r2, #2
 800e70a:	3a04      	subs	r2, #4
 800e70c:	3501      	adds	r5, #1
 800e70e:	42ae      	cmp	r6, r5
 800e710:	bf38      	it	cc
 800e712:	2200      	movcc	r2, #0
 800e714:	18a3      	adds	r3, r4, r2
 800e716:	50a7      	str	r7, [r4, r2]
 800e718:	b107      	cbz	r7, 800e71c <rshift+0x68>
 800e71a:	3304      	adds	r3, #4
 800e71c:	1b1a      	subs	r2, r3, r4
 800e71e:	42a3      	cmp	r3, r4
 800e720:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e724:	bf08      	it	eq
 800e726:	2300      	moveq	r3, #0
 800e728:	6102      	str	r2, [r0, #16]
 800e72a:	bf08      	it	eq
 800e72c:	6143      	streq	r3, [r0, #20]
 800e72e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e732:	f8dc c000 	ldr.w	ip, [ip]
 800e736:	fa0c fc08 	lsl.w	ip, ip, r8
 800e73a:	ea4c 0707 	orr.w	r7, ip, r7
 800e73e:	f849 7b04 	str.w	r7, [r9], #4
 800e742:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e746:	40cf      	lsrs	r7, r1
 800e748:	e7da      	b.n	800e700 <rshift+0x4c>
 800e74a:	f851 cb04 	ldr.w	ip, [r1], #4
 800e74e:	f847 cf04 	str.w	ip, [r7, #4]!
 800e752:	e7c3      	b.n	800e6dc <rshift+0x28>
 800e754:	4623      	mov	r3, r4
 800e756:	e7e1      	b.n	800e71c <rshift+0x68>

0800e758 <__hexdig_fun>:
 800e758:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e75c:	2b09      	cmp	r3, #9
 800e75e:	d802      	bhi.n	800e766 <__hexdig_fun+0xe>
 800e760:	3820      	subs	r0, #32
 800e762:	b2c0      	uxtb	r0, r0
 800e764:	4770      	bx	lr
 800e766:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e76a:	2b05      	cmp	r3, #5
 800e76c:	d801      	bhi.n	800e772 <__hexdig_fun+0x1a>
 800e76e:	3847      	subs	r0, #71	@ 0x47
 800e770:	e7f7      	b.n	800e762 <__hexdig_fun+0xa>
 800e772:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e776:	2b05      	cmp	r3, #5
 800e778:	d801      	bhi.n	800e77e <__hexdig_fun+0x26>
 800e77a:	3827      	subs	r0, #39	@ 0x27
 800e77c:	e7f1      	b.n	800e762 <__hexdig_fun+0xa>
 800e77e:	2000      	movs	r0, #0
 800e780:	4770      	bx	lr
	...

0800e784 <__gethex>:
 800e784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e788:	b085      	sub	sp, #20
 800e78a:	468a      	mov	sl, r1
 800e78c:	9302      	str	r3, [sp, #8]
 800e78e:	680b      	ldr	r3, [r1, #0]
 800e790:	9001      	str	r0, [sp, #4]
 800e792:	4690      	mov	r8, r2
 800e794:	1c9c      	adds	r4, r3, #2
 800e796:	46a1      	mov	r9, r4
 800e798:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e79c:	2830      	cmp	r0, #48	@ 0x30
 800e79e:	d0fa      	beq.n	800e796 <__gethex+0x12>
 800e7a0:	eba9 0303 	sub.w	r3, r9, r3
 800e7a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800e7a8:	f7ff ffd6 	bl	800e758 <__hexdig_fun>
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	2800      	cmp	r0, #0
 800e7b0:	d168      	bne.n	800e884 <__gethex+0x100>
 800e7b2:	49a0      	ldr	r1, [pc, #640]	@ (800ea34 <__gethex+0x2b0>)
 800e7b4:	2201      	movs	r2, #1
 800e7b6:	4648      	mov	r0, r9
 800e7b8:	f7ff fe93 	bl	800e4e2 <strncmp>
 800e7bc:	4607      	mov	r7, r0
 800e7be:	2800      	cmp	r0, #0
 800e7c0:	d167      	bne.n	800e892 <__gethex+0x10e>
 800e7c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e7c6:	4626      	mov	r6, r4
 800e7c8:	f7ff ffc6 	bl	800e758 <__hexdig_fun>
 800e7cc:	2800      	cmp	r0, #0
 800e7ce:	d062      	beq.n	800e896 <__gethex+0x112>
 800e7d0:	4623      	mov	r3, r4
 800e7d2:	7818      	ldrb	r0, [r3, #0]
 800e7d4:	2830      	cmp	r0, #48	@ 0x30
 800e7d6:	4699      	mov	r9, r3
 800e7d8:	f103 0301 	add.w	r3, r3, #1
 800e7dc:	d0f9      	beq.n	800e7d2 <__gethex+0x4e>
 800e7de:	f7ff ffbb 	bl	800e758 <__hexdig_fun>
 800e7e2:	fab0 f580 	clz	r5, r0
 800e7e6:	096d      	lsrs	r5, r5, #5
 800e7e8:	f04f 0b01 	mov.w	fp, #1
 800e7ec:	464a      	mov	r2, r9
 800e7ee:	4616      	mov	r6, r2
 800e7f0:	3201      	adds	r2, #1
 800e7f2:	7830      	ldrb	r0, [r6, #0]
 800e7f4:	f7ff ffb0 	bl	800e758 <__hexdig_fun>
 800e7f8:	2800      	cmp	r0, #0
 800e7fa:	d1f8      	bne.n	800e7ee <__gethex+0x6a>
 800e7fc:	498d      	ldr	r1, [pc, #564]	@ (800ea34 <__gethex+0x2b0>)
 800e7fe:	2201      	movs	r2, #1
 800e800:	4630      	mov	r0, r6
 800e802:	f7ff fe6e 	bl	800e4e2 <strncmp>
 800e806:	2800      	cmp	r0, #0
 800e808:	d13f      	bne.n	800e88a <__gethex+0x106>
 800e80a:	b944      	cbnz	r4, 800e81e <__gethex+0x9a>
 800e80c:	1c74      	adds	r4, r6, #1
 800e80e:	4622      	mov	r2, r4
 800e810:	4616      	mov	r6, r2
 800e812:	3201      	adds	r2, #1
 800e814:	7830      	ldrb	r0, [r6, #0]
 800e816:	f7ff ff9f 	bl	800e758 <__hexdig_fun>
 800e81a:	2800      	cmp	r0, #0
 800e81c:	d1f8      	bne.n	800e810 <__gethex+0x8c>
 800e81e:	1ba4      	subs	r4, r4, r6
 800e820:	00a7      	lsls	r7, r4, #2
 800e822:	7833      	ldrb	r3, [r6, #0]
 800e824:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e828:	2b50      	cmp	r3, #80	@ 0x50
 800e82a:	d13e      	bne.n	800e8aa <__gethex+0x126>
 800e82c:	7873      	ldrb	r3, [r6, #1]
 800e82e:	2b2b      	cmp	r3, #43	@ 0x2b
 800e830:	d033      	beq.n	800e89a <__gethex+0x116>
 800e832:	2b2d      	cmp	r3, #45	@ 0x2d
 800e834:	d034      	beq.n	800e8a0 <__gethex+0x11c>
 800e836:	1c71      	adds	r1, r6, #1
 800e838:	2400      	movs	r4, #0
 800e83a:	7808      	ldrb	r0, [r1, #0]
 800e83c:	f7ff ff8c 	bl	800e758 <__hexdig_fun>
 800e840:	1e43      	subs	r3, r0, #1
 800e842:	b2db      	uxtb	r3, r3
 800e844:	2b18      	cmp	r3, #24
 800e846:	d830      	bhi.n	800e8aa <__gethex+0x126>
 800e848:	f1a0 0210 	sub.w	r2, r0, #16
 800e84c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e850:	f7ff ff82 	bl	800e758 <__hexdig_fun>
 800e854:	f100 3cff 	add.w	ip, r0, #4294967295
 800e858:	fa5f fc8c 	uxtb.w	ip, ip
 800e85c:	f1bc 0f18 	cmp.w	ip, #24
 800e860:	f04f 030a 	mov.w	r3, #10
 800e864:	d91e      	bls.n	800e8a4 <__gethex+0x120>
 800e866:	b104      	cbz	r4, 800e86a <__gethex+0xe6>
 800e868:	4252      	negs	r2, r2
 800e86a:	4417      	add	r7, r2
 800e86c:	f8ca 1000 	str.w	r1, [sl]
 800e870:	b1ed      	cbz	r5, 800e8ae <__gethex+0x12a>
 800e872:	f1bb 0f00 	cmp.w	fp, #0
 800e876:	bf0c      	ite	eq
 800e878:	2506      	moveq	r5, #6
 800e87a:	2500      	movne	r5, #0
 800e87c:	4628      	mov	r0, r5
 800e87e:	b005      	add	sp, #20
 800e880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e884:	2500      	movs	r5, #0
 800e886:	462c      	mov	r4, r5
 800e888:	e7b0      	b.n	800e7ec <__gethex+0x68>
 800e88a:	2c00      	cmp	r4, #0
 800e88c:	d1c7      	bne.n	800e81e <__gethex+0x9a>
 800e88e:	4627      	mov	r7, r4
 800e890:	e7c7      	b.n	800e822 <__gethex+0x9e>
 800e892:	464e      	mov	r6, r9
 800e894:	462f      	mov	r7, r5
 800e896:	2501      	movs	r5, #1
 800e898:	e7c3      	b.n	800e822 <__gethex+0x9e>
 800e89a:	2400      	movs	r4, #0
 800e89c:	1cb1      	adds	r1, r6, #2
 800e89e:	e7cc      	b.n	800e83a <__gethex+0xb6>
 800e8a0:	2401      	movs	r4, #1
 800e8a2:	e7fb      	b.n	800e89c <__gethex+0x118>
 800e8a4:	fb03 0002 	mla	r0, r3, r2, r0
 800e8a8:	e7ce      	b.n	800e848 <__gethex+0xc4>
 800e8aa:	4631      	mov	r1, r6
 800e8ac:	e7de      	b.n	800e86c <__gethex+0xe8>
 800e8ae:	eba6 0309 	sub.w	r3, r6, r9
 800e8b2:	3b01      	subs	r3, #1
 800e8b4:	4629      	mov	r1, r5
 800e8b6:	2b07      	cmp	r3, #7
 800e8b8:	dc0a      	bgt.n	800e8d0 <__gethex+0x14c>
 800e8ba:	9801      	ldr	r0, [sp, #4]
 800e8bc:	f000 faf4 	bl	800eea8 <_Balloc>
 800e8c0:	4604      	mov	r4, r0
 800e8c2:	b940      	cbnz	r0, 800e8d6 <__gethex+0x152>
 800e8c4:	4b5c      	ldr	r3, [pc, #368]	@ (800ea38 <__gethex+0x2b4>)
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	21e4      	movs	r1, #228	@ 0xe4
 800e8ca:	485c      	ldr	r0, [pc, #368]	@ (800ea3c <__gethex+0x2b8>)
 800e8cc:	f001 f860 	bl	800f990 <__assert_func>
 800e8d0:	3101      	adds	r1, #1
 800e8d2:	105b      	asrs	r3, r3, #1
 800e8d4:	e7ef      	b.n	800e8b6 <__gethex+0x132>
 800e8d6:	f100 0a14 	add.w	sl, r0, #20
 800e8da:	2300      	movs	r3, #0
 800e8dc:	4655      	mov	r5, sl
 800e8de:	469b      	mov	fp, r3
 800e8e0:	45b1      	cmp	r9, r6
 800e8e2:	d337      	bcc.n	800e954 <__gethex+0x1d0>
 800e8e4:	f845 bb04 	str.w	fp, [r5], #4
 800e8e8:	eba5 050a 	sub.w	r5, r5, sl
 800e8ec:	10ad      	asrs	r5, r5, #2
 800e8ee:	6125      	str	r5, [r4, #16]
 800e8f0:	4658      	mov	r0, fp
 800e8f2:	f000 fbcb 	bl	800f08c <__hi0bits>
 800e8f6:	016d      	lsls	r5, r5, #5
 800e8f8:	f8d8 6000 	ldr.w	r6, [r8]
 800e8fc:	1a2d      	subs	r5, r5, r0
 800e8fe:	42b5      	cmp	r5, r6
 800e900:	dd54      	ble.n	800e9ac <__gethex+0x228>
 800e902:	1bad      	subs	r5, r5, r6
 800e904:	4629      	mov	r1, r5
 800e906:	4620      	mov	r0, r4
 800e908:	f000 ff57 	bl	800f7ba <__any_on>
 800e90c:	4681      	mov	r9, r0
 800e90e:	b178      	cbz	r0, 800e930 <__gethex+0x1ac>
 800e910:	1e6b      	subs	r3, r5, #1
 800e912:	1159      	asrs	r1, r3, #5
 800e914:	f003 021f 	and.w	r2, r3, #31
 800e918:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e91c:	f04f 0901 	mov.w	r9, #1
 800e920:	fa09 f202 	lsl.w	r2, r9, r2
 800e924:	420a      	tst	r2, r1
 800e926:	d003      	beq.n	800e930 <__gethex+0x1ac>
 800e928:	454b      	cmp	r3, r9
 800e92a:	dc36      	bgt.n	800e99a <__gethex+0x216>
 800e92c:	f04f 0902 	mov.w	r9, #2
 800e930:	4629      	mov	r1, r5
 800e932:	4620      	mov	r0, r4
 800e934:	f7ff febe 	bl	800e6b4 <rshift>
 800e938:	442f      	add	r7, r5
 800e93a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e93e:	42bb      	cmp	r3, r7
 800e940:	da42      	bge.n	800e9c8 <__gethex+0x244>
 800e942:	9801      	ldr	r0, [sp, #4]
 800e944:	4621      	mov	r1, r4
 800e946:	f000 faef 	bl	800ef28 <_Bfree>
 800e94a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e94c:	2300      	movs	r3, #0
 800e94e:	6013      	str	r3, [r2, #0]
 800e950:	25a3      	movs	r5, #163	@ 0xa3
 800e952:	e793      	b.n	800e87c <__gethex+0xf8>
 800e954:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e958:	2a2e      	cmp	r2, #46	@ 0x2e
 800e95a:	d012      	beq.n	800e982 <__gethex+0x1fe>
 800e95c:	2b20      	cmp	r3, #32
 800e95e:	d104      	bne.n	800e96a <__gethex+0x1e6>
 800e960:	f845 bb04 	str.w	fp, [r5], #4
 800e964:	f04f 0b00 	mov.w	fp, #0
 800e968:	465b      	mov	r3, fp
 800e96a:	7830      	ldrb	r0, [r6, #0]
 800e96c:	9303      	str	r3, [sp, #12]
 800e96e:	f7ff fef3 	bl	800e758 <__hexdig_fun>
 800e972:	9b03      	ldr	r3, [sp, #12]
 800e974:	f000 000f 	and.w	r0, r0, #15
 800e978:	4098      	lsls	r0, r3
 800e97a:	ea4b 0b00 	orr.w	fp, fp, r0
 800e97e:	3304      	adds	r3, #4
 800e980:	e7ae      	b.n	800e8e0 <__gethex+0x15c>
 800e982:	45b1      	cmp	r9, r6
 800e984:	d8ea      	bhi.n	800e95c <__gethex+0x1d8>
 800e986:	492b      	ldr	r1, [pc, #172]	@ (800ea34 <__gethex+0x2b0>)
 800e988:	9303      	str	r3, [sp, #12]
 800e98a:	2201      	movs	r2, #1
 800e98c:	4630      	mov	r0, r6
 800e98e:	f7ff fda8 	bl	800e4e2 <strncmp>
 800e992:	9b03      	ldr	r3, [sp, #12]
 800e994:	2800      	cmp	r0, #0
 800e996:	d1e1      	bne.n	800e95c <__gethex+0x1d8>
 800e998:	e7a2      	b.n	800e8e0 <__gethex+0x15c>
 800e99a:	1ea9      	subs	r1, r5, #2
 800e99c:	4620      	mov	r0, r4
 800e99e:	f000 ff0c 	bl	800f7ba <__any_on>
 800e9a2:	2800      	cmp	r0, #0
 800e9a4:	d0c2      	beq.n	800e92c <__gethex+0x1a8>
 800e9a6:	f04f 0903 	mov.w	r9, #3
 800e9aa:	e7c1      	b.n	800e930 <__gethex+0x1ac>
 800e9ac:	da09      	bge.n	800e9c2 <__gethex+0x23e>
 800e9ae:	1b75      	subs	r5, r6, r5
 800e9b0:	4621      	mov	r1, r4
 800e9b2:	9801      	ldr	r0, [sp, #4]
 800e9b4:	462a      	mov	r2, r5
 800e9b6:	f000 fcc7 	bl	800f348 <__lshift>
 800e9ba:	1b7f      	subs	r7, r7, r5
 800e9bc:	4604      	mov	r4, r0
 800e9be:	f100 0a14 	add.w	sl, r0, #20
 800e9c2:	f04f 0900 	mov.w	r9, #0
 800e9c6:	e7b8      	b.n	800e93a <__gethex+0x1b6>
 800e9c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e9cc:	42bd      	cmp	r5, r7
 800e9ce:	dd6f      	ble.n	800eab0 <__gethex+0x32c>
 800e9d0:	1bed      	subs	r5, r5, r7
 800e9d2:	42ae      	cmp	r6, r5
 800e9d4:	dc34      	bgt.n	800ea40 <__gethex+0x2bc>
 800e9d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9da:	2b02      	cmp	r3, #2
 800e9dc:	d022      	beq.n	800ea24 <__gethex+0x2a0>
 800e9de:	2b03      	cmp	r3, #3
 800e9e0:	d024      	beq.n	800ea2c <__gethex+0x2a8>
 800e9e2:	2b01      	cmp	r3, #1
 800e9e4:	d115      	bne.n	800ea12 <__gethex+0x28e>
 800e9e6:	42ae      	cmp	r6, r5
 800e9e8:	d113      	bne.n	800ea12 <__gethex+0x28e>
 800e9ea:	2e01      	cmp	r6, #1
 800e9ec:	d10b      	bne.n	800ea06 <__gethex+0x282>
 800e9ee:	9a02      	ldr	r2, [sp, #8]
 800e9f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e9f4:	6013      	str	r3, [r2, #0]
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	6123      	str	r3, [r4, #16]
 800e9fa:	f8ca 3000 	str.w	r3, [sl]
 800e9fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea00:	2562      	movs	r5, #98	@ 0x62
 800ea02:	601c      	str	r4, [r3, #0]
 800ea04:	e73a      	b.n	800e87c <__gethex+0xf8>
 800ea06:	1e71      	subs	r1, r6, #1
 800ea08:	4620      	mov	r0, r4
 800ea0a:	f000 fed6 	bl	800f7ba <__any_on>
 800ea0e:	2800      	cmp	r0, #0
 800ea10:	d1ed      	bne.n	800e9ee <__gethex+0x26a>
 800ea12:	9801      	ldr	r0, [sp, #4]
 800ea14:	4621      	mov	r1, r4
 800ea16:	f000 fa87 	bl	800ef28 <_Bfree>
 800ea1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	6013      	str	r3, [r2, #0]
 800ea20:	2550      	movs	r5, #80	@ 0x50
 800ea22:	e72b      	b.n	800e87c <__gethex+0xf8>
 800ea24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d1f3      	bne.n	800ea12 <__gethex+0x28e>
 800ea2a:	e7e0      	b.n	800e9ee <__gethex+0x26a>
 800ea2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1dd      	bne.n	800e9ee <__gethex+0x26a>
 800ea32:	e7ee      	b.n	800ea12 <__gethex+0x28e>
 800ea34:	08010610 	.word	0x08010610
 800ea38:	08010626 	.word	0x08010626
 800ea3c:	08010637 	.word	0x08010637
 800ea40:	1e6f      	subs	r7, r5, #1
 800ea42:	f1b9 0f00 	cmp.w	r9, #0
 800ea46:	d130      	bne.n	800eaaa <__gethex+0x326>
 800ea48:	b127      	cbz	r7, 800ea54 <__gethex+0x2d0>
 800ea4a:	4639      	mov	r1, r7
 800ea4c:	4620      	mov	r0, r4
 800ea4e:	f000 feb4 	bl	800f7ba <__any_on>
 800ea52:	4681      	mov	r9, r0
 800ea54:	117a      	asrs	r2, r7, #5
 800ea56:	2301      	movs	r3, #1
 800ea58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ea5c:	f007 071f 	and.w	r7, r7, #31
 800ea60:	40bb      	lsls	r3, r7
 800ea62:	4213      	tst	r3, r2
 800ea64:	4629      	mov	r1, r5
 800ea66:	4620      	mov	r0, r4
 800ea68:	bf18      	it	ne
 800ea6a:	f049 0902 	orrne.w	r9, r9, #2
 800ea6e:	f7ff fe21 	bl	800e6b4 <rshift>
 800ea72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ea76:	1b76      	subs	r6, r6, r5
 800ea78:	2502      	movs	r5, #2
 800ea7a:	f1b9 0f00 	cmp.w	r9, #0
 800ea7e:	d047      	beq.n	800eb10 <__gethex+0x38c>
 800ea80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ea84:	2b02      	cmp	r3, #2
 800ea86:	d015      	beq.n	800eab4 <__gethex+0x330>
 800ea88:	2b03      	cmp	r3, #3
 800ea8a:	d017      	beq.n	800eabc <__gethex+0x338>
 800ea8c:	2b01      	cmp	r3, #1
 800ea8e:	d109      	bne.n	800eaa4 <__gethex+0x320>
 800ea90:	f019 0f02 	tst.w	r9, #2
 800ea94:	d006      	beq.n	800eaa4 <__gethex+0x320>
 800ea96:	f8da 3000 	ldr.w	r3, [sl]
 800ea9a:	ea49 0903 	orr.w	r9, r9, r3
 800ea9e:	f019 0f01 	tst.w	r9, #1
 800eaa2:	d10e      	bne.n	800eac2 <__gethex+0x33e>
 800eaa4:	f045 0510 	orr.w	r5, r5, #16
 800eaa8:	e032      	b.n	800eb10 <__gethex+0x38c>
 800eaaa:	f04f 0901 	mov.w	r9, #1
 800eaae:	e7d1      	b.n	800ea54 <__gethex+0x2d0>
 800eab0:	2501      	movs	r5, #1
 800eab2:	e7e2      	b.n	800ea7a <__gethex+0x2f6>
 800eab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eab6:	f1c3 0301 	rsb	r3, r3, #1
 800eaba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eabc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d0f0      	beq.n	800eaa4 <__gethex+0x320>
 800eac2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800eac6:	f104 0314 	add.w	r3, r4, #20
 800eaca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800eace:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ead2:	f04f 0c00 	mov.w	ip, #0
 800ead6:	4618      	mov	r0, r3
 800ead8:	f853 2b04 	ldr.w	r2, [r3], #4
 800eadc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eae0:	d01b      	beq.n	800eb1a <__gethex+0x396>
 800eae2:	3201      	adds	r2, #1
 800eae4:	6002      	str	r2, [r0, #0]
 800eae6:	2d02      	cmp	r5, #2
 800eae8:	f104 0314 	add.w	r3, r4, #20
 800eaec:	d13c      	bne.n	800eb68 <__gethex+0x3e4>
 800eaee:	f8d8 2000 	ldr.w	r2, [r8]
 800eaf2:	3a01      	subs	r2, #1
 800eaf4:	42b2      	cmp	r2, r6
 800eaf6:	d109      	bne.n	800eb0c <__gethex+0x388>
 800eaf8:	1171      	asrs	r1, r6, #5
 800eafa:	2201      	movs	r2, #1
 800eafc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eb00:	f006 061f 	and.w	r6, r6, #31
 800eb04:	fa02 f606 	lsl.w	r6, r2, r6
 800eb08:	421e      	tst	r6, r3
 800eb0a:	d13a      	bne.n	800eb82 <__gethex+0x3fe>
 800eb0c:	f045 0520 	orr.w	r5, r5, #32
 800eb10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb12:	601c      	str	r4, [r3, #0]
 800eb14:	9b02      	ldr	r3, [sp, #8]
 800eb16:	601f      	str	r7, [r3, #0]
 800eb18:	e6b0      	b.n	800e87c <__gethex+0xf8>
 800eb1a:	4299      	cmp	r1, r3
 800eb1c:	f843 cc04 	str.w	ip, [r3, #-4]
 800eb20:	d8d9      	bhi.n	800ead6 <__gethex+0x352>
 800eb22:	68a3      	ldr	r3, [r4, #8]
 800eb24:	459b      	cmp	fp, r3
 800eb26:	db17      	blt.n	800eb58 <__gethex+0x3d4>
 800eb28:	6861      	ldr	r1, [r4, #4]
 800eb2a:	9801      	ldr	r0, [sp, #4]
 800eb2c:	3101      	adds	r1, #1
 800eb2e:	f000 f9bb 	bl	800eea8 <_Balloc>
 800eb32:	4681      	mov	r9, r0
 800eb34:	b918      	cbnz	r0, 800eb3e <__gethex+0x3ba>
 800eb36:	4b1a      	ldr	r3, [pc, #104]	@ (800eba0 <__gethex+0x41c>)
 800eb38:	4602      	mov	r2, r0
 800eb3a:	2184      	movs	r1, #132	@ 0x84
 800eb3c:	e6c5      	b.n	800e8ca <__gethex+0x146>
 800eb3e:	6922      	ldr	r2, [r4, #16]
 800eb40:	3202      	adds	r2, #2
 800eb42:	f104 010c 	add.w	r1, r4, #12
 800eb46:	0092      	lsls	r2, r2, #2
 800eb48:	300c      	adds	r0, #12
 800eb4a:	f7ff fd50 	bl	800e5ee <memcpy>
 800eb4e:	4621      	mov	r1, r4
 800eb50:	9801      	ldr	r0, [sp, #4]
 800eb52:	f000 f9e9 	bl	800ef28 <_Bfree>
 800eb56:	464c      	mov	r4, r9
 800eb58:	6923      	ldr	r3, [r4, #16]
 800eb5a:	1c5a      	adds	r2, r3, #1
 800eb5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb60:	6122      	str	r2, [r4, #16]
 800eb62:	2201      	movs	r2, #1
 800eb64:	615a      	str	r2, [r3, #20]
 800eb66:	e7be      	b.n	800eae6 <__gethex+0x362>
 800eb68:	6922      	ldr	r2, [r4, #16]
 800eb6a:	455a      	cmp	r2, fp
 800eb6c:	dd0b      	ble.n	800eb86 <__gethex+0x402>
 800eb6e:	2101      	movs	r1, #1
 800eb70:	4620      	mov	r0, r4
 800eb72:	f7ff fd9f 	bl	800e6b4 <rshift>
 800eb76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb7a:	3701      	adds	r7, #1
 800eb7c:	42bb      	cmp	r3, r7
 800eb7e:	f6ff aee0 	blt.w	800e942 <__gethex+0x1be>
 800eb82:	2501      	movs	r5, #1
 800eb84:	e7c2      	b.n	800eb0c <__gethex+0x388>
 800eb86:	f016 061f 	ands.w	r6, r6, #31
 800eb8a:	d0fa      	beq.n	800eb82 <__gethex+0x3fe>
 800eb8c:	4453      	add	r3, sl
 800eb8e:	f1c6 0620 	rsb	r6, r6, #32
 800eb92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eb96:	f000 fa79 	bl	800f08c <__hi0bits>
 800eb9a:	42b0      	cmp	r0, r6
 800eb9c:	dbe7      	blt.n	800eb6e <__gethex+0x3ea>
 800eb9e:	e7f0      	b.n	800eb82 <__gethex+0x3fe>
 800eba0:	08010626 	.word	0x08010626

0800eba4 <L_shift>:
 800eba4:	f1c2 0208 	rsb	r2, r2, #8
 800eba8:	0092      	lsls	r2, r2, #2
 800ebaa:	b570      	push	{r4, r5, r6, lr}
 800ebac:	f1c2 0620 	rsb	r6, r2, #32
 800ebb0:	6843      	ldr	r3, [r0, #4]
 800ebb2:	6804      	ldr	r4, [r0, #0]
 800ebb4:	fa03 f506 	lsl.w	r5, r3, r6
 800ebb8:	432c      	orrs	r4, r5
 800ebba:	40d3      	lsrs	r3, r2
 800ebbc:	6004      	str	r4, [r0, #0]
 800ebbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800ebc2:	4288      	cmp	r0, r1
 800ebc4:	d3f4      	bcc.n	800ebb0 <L_shift+0xc>
 800ebc6:	bd70      	pop	{r4, r5, r6, pc}

0800ebc8 <__match>:
 800ebc8:	b530      	push	{r4, r5, lr}
 800ebca:	6803      	ldr	r3, [r0, #0]
 800ebcc:	3301      	adds	r3, #1
 800ebce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebd2:	b914      	cbnz	r4, 800ebda <__match+0x12>
 800ebd4:	6003      	str	r3, [r0, #0]
 800ebd6:	2001      	movs	r0, #1
 800ebd8:	bd30      	pop	{r4, r5, pc}
 800ebda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ebe2:	2d19      	cmp	r5, #25
 800ebe4:	bf98      	it	ls
 800ebe6:	3220      	addls	r2, #32
 800ebe8:	42a2      	cmp	r2, r4
 800ebea:	d0f0      	beq.n	800ebce <__match+0x6>
 800ebec:	2000      	movs	r0, #0
 800ebee:	e7f3      	b.n	800ebd8 <__match+0x10>

0800ebf0 <__hexnan>:
 800ebf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebf4:	680b      	ldr	r3, [r1, #0]
 800ebf6:	6801      	ldr	r1, [r0, #0]
 800ebf8:	115e      	asrs	r6, r3, #5
 800ebfa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ebfe:	f013 031f 	ands.w	r3, r3, #31
 800ec02:	b087      	sub	sp, #28
 800ec04:	bf18      	it	ne
 800ec06:	3604      	addne	r6, #4
 800ec08:	2500      	movs	r5, #0
 800ec0a:	1f37      	subs	r7, r6, #4
 800ec0c:	4682      	mov	sl, r0
 800ec0e:	4690      	mov	r8, r2
 800ec10:	9301      	str	r3, [sp, #4]
 800ec12:	f846 5c04 	str.w	r5, [r6, #-4]
 800ec16:	46b9      	mov	r9, r7
 800ec18:	463c      	mov	r4, r7
 800ec1a:	9502      	str	r5, [sp, #8]
 800ec1c:	46ab      	mov	fp, r5
 800ec1e:	784a      	ldrb	r2, [r1, #1]
 800ec20:	1c4b      	adds	r3, r1, #1
 800ec22:	9303      	str	r3, [sp, #12]
 800ec24:	b342      	cbz	r2, 800ec78 <__hexnan+0x88>
 800ec26:	4610      	mov	r0, r2
 800ec28:	9105      	str	r1, [sp, #20]
 800ec2a:	9204      	str	r2, [sp, #16]
 800ec2c:	f7ff fd94 	bl	800e758 <__hexdig_fun>
 800ec30:	2800      	cmp	r0, #0
 800ec32:	d151      	bne.n	800ecd8 <__hexnan+0xe8>
 800ec34:	9a04      	ldr	r2, [sp, #16]
 800ec36:	9905      	ldr	r1, [sp, #20]
 800ec38:	2a20      	cmp	r2, #32
 800ec3a:	d818      	bhi.n	800ec6e <__hexnan+0x7e>
 800ec3c:	9b02      	ldr	r3, [sp, #8]
 800ec3e:	459b      	cmp	fp, r3
 800ec40:	dd13      	ble.n	800ec6a <__hexnan+0x7a>
 800ec42:	454c      	cmp	r4, r9
 800ec44:	d206      	bcs.n	800ec54 <__hexnan+0x64>
 800ec46:	2d07      	cmp	r5, #7
 800ec48:	dc04      	bgt.n	800ec54 <__hexnan+0x64>
 800ec4a:	462a      	mov	r2, r5
 800ec4c:	4649      	mov	r1, r9
 800ec4e:	4620      	mov	r0, r4
 800ec50:	f7ff ffa8 	bl	800eba4 <L_shift>
 800ec54:	4544      	cmp	r4, r8
 800ec56:	d952      	bls.n	800ecfe <__hexnan+0x10e>
 800ec58:	2300      	movs	r3, #0
 800ec5a:	f1a4 0904 	sub.w	r9, r4, #4
 800ec5e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec62:	f8cd b008 	str.w	fp, [sp, #8]
 800ec66:	464c      	mov	r4, r9
 800ec68:	461d      	mov	r5, r3
 800ec6a:	9903      	ldr	r1, [sp, #12]
 800ec6c:	e7d7      	b.n	800ec1e <__hexnan+0x2e>
 800ec6e:	2a29      	cmp	r2, #41	@ 0x29
 800ec70:	d157      	bne.n	800ed22 <__hexnan+0x132>
 800ec72:	3102      	adds	r1, #2
 800ec74:	f8ca 1000 	str.w	r1, [sl]
 800ec78:	f1bb 0f00 	cmp.w	fp, #0
 800ec7c:	d051      	beq.n	800ed22 <__hexnan+0x132>
 800ec7e:	454c      	cmp	r4, r9
 800ec80:	d206      	bcs.n	800ec90 <__hexnan+0xa0>
 800ec82:	2d07      	cmp	r5, #7
 800ec84:	dc04      	bgt.n	800ec90 <__hexnan+0xa0>
 800ec86:	462a      	mov	r2, r5
 800ec88:	4649      	mov	r1, r9
 800ec8a:	4620      	mov	r0, r4
 800ec8c:	f7ff ff8a 	bl	800eba4 <L_shift>
 800ec90:	4544      	cmp	r4, r8
 800ec92:	d936      	bls.n	800ed02 <__hexnan+0x112>
 800ec94:	f1a8 0204 	sub.w	r2, r8, #4
 800ec98:	4623      	mov	r3, r4
 800ec9a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ec9e:	f842 1f04 	str.w	r1, [r2, #4]!
 800eca2:	429f      	cmp	r7, r3
 800eca4:	d2f9      	bcs.n	800ec9a <__hexnan+0xaa>
 800eca6:	1b3b      	subs	r3, r7, r4
 800eca8:	f023 0303 	bic.w	r3, r3, #3
 800ecac:	3304      	adds	r3, #4
 800ecae:	3401      	adds	r4, #1
 800ecb0:	3e03      	subs	r6, #3
 800ecb2:	42b4      	cmp	r4, r6
 800ecb4:	bf88      	it	hi
 800ecb6:	2304      	movhi	r3, #4
 800ecb8:	4443      	add	r3, r8
 800ecba:	2200      	movs	r2, #0
 800ecbc:	f843 2b04 	str.w	r2, [r3], #4
 800ecc0:	429f      	cmp	r7, r3
 800ecc2:	d2fb      	bcs.n	800ecbc <__hexnan+0xcc>
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	b91b      	cbnz	r3, 800ecd0 <__hexnan+0xe0>
 800ecc8:	4547      	cmp	r7, r8
 800ecca:	d128      	bne.n	800ed1e <__hexnan+0x12e>
 800eccc:	2301      	movs	r3, #1
 800ecce:	603b      	str	r3, [r7, #0]
 800ecd0:	2005      	movs	r0, #5
 800ecd2:	b007      	add	sp, #28
 800ecd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecd8:	3501      	adds	r5, #1
 800ecda:	2d08      	cmp	r5, #8
 800ecdc:	f10b 0b01 	add.w	fp, fp, #1
 800ece0:	dd06      	ble.n	800ecf0 <__hexnan+0x100>
 800ece2:	4544      	cmp	r4, r8
 800ece4:	d9c1      	bls.n	800ec6a <__hexnan+0x7a>
 800ece6:	2300      	movs	r3, #0
 800ece8:	f844 3c04 	str.w	r3, [r4, #-4]
 800ecec:	2501      	movs	r5, #1
 800ecee:	3c04      	subs	r4, #4
 800ecf0:	6822      	ldr	r2, [r4, #0]
 800ecf2:	f000 000f 	and.w	r0, r0, #15
 800ecf6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ecfa:	6020      	str	r0, [r4, #0]
 800ecfc:	e7b5      	b.n	800ec6a <__hexnan+0x7a>
 800ecfe:	2508      	movs	r5, #8
 800ed00:	e7b3      	b.n	800ec6a <__hexnan+0x7a>
 800ed02:	9b01      	ldr	r3, [sp, #4]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d0dd      	beq.n	800ecc4 <__hexnan+0xd4>
 800ed08:	f1c3 0320 	rsb	r3, r3, #32
 800ed0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ed10:	40da      	lsrs	r2, r3
 800ed12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ed16:	4013      	ands	r3, r2
 800ed18:	f846 3c04 	str.w	r3, [r6, #-4]
 800ed1c:	e7d2      	b.n	800ecc4 <__hexnan+0xd4>
 800ed1e:	3f04      	subs	r7, #4
 800ed20:	e7d0      	b.n	800ecc4 <__hexnan+0xd4>
 800ed22:	2004      	movs	r0, #4
 800ed24:	e7d5      	b.n	800ecd2 <__hexnan+0xe2>
	...

0800ed28 <sbrk_aligned>:
 800ed28:	b570      	push	{r4, r5, r6, lr}
 800ed2a:	4e0f      	ldr	r6, [pc, #60]	@ (800ed68 <sbrk_aligned+0x40>)
 800ed2c:	460c      	mov	r4, r1
 800ed2e:	6831      	ldr	r1, [r6, #0]
 800ed30:	4605      	mov	r5, r0
 800ed32:	b911      	cbnz	r1, 800ed3a <sbrk_aligned+0x12>
 800ed34:	f000 fe1c 	bl	800f970 <_sbrk_r>
 800ed38:	6030      	str	r0, [r6, #0]
 800ed3a:	4621      	mov	r1, r4
 800ed3c:	4628      	mov	r0, r5
 800ed3e:	f000 fe17 	bl	800f970 <_sbrk_r>
 800ed42:	1c43      	adds	r3, r0, #1
 800ed44:	d103      	bne.n	800ed4e <sbrk_aligned+0x26>
 800ed46:	f04f 34ff 	mov.w	r4, #4294967295
 800ed4a:	4620      	mov	r0, r4
 800ed4c:	bd70      	pop	{r4, r5, r6, pc}
 800ed4e:	1cc4      	adds	r4, r0, #3
 800ed50:	f024 0403 	bic.w	r4, r4, #3
 800ed54:	42a0      	cmp	r0, r4
 800ed56:	d0f8      	beq.n	800ed4a <sbrk_aligned+0x22>
 800ed58:	1a21      	subs	r1, r4, r0
 800ed5a:	4628      	mov	r0, r5
 800ed5c:	f000 fe08 	bl	800f970 <_sbrk_r>
 800ed60:	3001      	adds	r0, #1
 800ed62:	d1f2      	bne.n	800ed4a <sbrk_aligned+0x22>
 800ed64:	e7ef      	b.n	800ed46 <sbrk_aligned+0x1e>
 800ed66:	bf00      	nop
 800ed68:	2000284c 	.word	0x2000284c

0800ed6c <_malloc_r>:
 800ed6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed70:	1ccd      	adds	r5, r1, #3
 800ed72:	f025 0503 	bic.w	r5, r5, #3
 800ed76:	3508      	adds	r5, #8
 800ed78:	2d0c      	cmp	r5, #12
 800ed7a:	bf38      	it	cc
 800ed7c:	250c      	movcc	r5, #12
 800ed7e:	2d00      	cmp	r5, #0
 800ed80:	4606      	mov	r6, r0
 800ed82:	db01      	blt.n	800ed88 <_malloc_r+0x1c>
 800ed84:	42a9      	cmp	r1, r5
 800ed86:	d904      	bls.n	800ed92 <_malloc_r+0x26>
 800ed88:	230c      	movs	r3, #12
 800ed8a:	6033      	str	r3, [r6, #0]
 800ed8c:	2000      	movs	r0, #0
 800ed8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee68 <_malloc_r+0xfc>
 800ed96:	f000 f87b 	bl	800ee90 <__malloc_lock>
 800ed9a:	f8d8 3000 	ldr.w	r3, [r8]
 800ed9e:	461c      	mov	r4, r3
 800eda0:	bb44      	cbnz	r4, 800edf4 <_malloc_r+0x88>
 800eda2:	4629      	mov	r1, r5
 800eda4:	4630      	mov	r0, r6
 800eda6:	f7ff ffbf 	bl	800ed28 <sbrk_aligned>
 800edaa:	1c43      	adds	r3, r0, #1
 800edac:	4604      	mov	r4, r0
 800edae:	d158      	bne.n	800ee62 <_malloc_r+0xf6>
 800edb0:	f8d8 4000 	ldr.w	r4, [r8]
 800edb4:	4627      	mov	r7, r4
 800edb6:	2f00      	cmp	r7, #0
 800edb8:	d143      	bne.n	800ee42 <_malloc_r+0xd6>
 800edba:	2c00      	cmp	r4, #0
 800edbc:	d04b      	beq.n	800ee56 <_malloc_r+0xea>
 800edbe:	6823      	ldr	r3, [r4, #0]
 800edc0:	4639      	mov	r1, r7
 800edc2:	4630      	mov	r0, r6
 800edc4:	eb04 0903 	add.w	r9, r4, r3
 800edc8:	f000 fdd2 	bl	800f970 <_sbrk_r>
 800edcc:	4581      	cmp	r9, r0
 800edce:	d142      	bne.n	800ee56 <_malloc_r+0xea>
 800edd0:	6821      	ldr	r1, [r4, #0]
 800edd2:	1a6d      	subs	r5, r5, r1
 800edd4:	4629      	mov	r1, r5
 800edd6:	4630      	mov	r0, r6
 800edd8:	f7ff ffa6 	bl	800ed28 <sbrk_aligned>
 800eddc:	3001      	adds	r0, #1
 800edde:	d03a      	beq.n	800ee56 <_malloc_r+0xea>
 800ede0:	6823      	ldr	r3, [r4, #0]
 800ede2:	442b      	add	r3, r5
 800ede4:	6023      	str	r3, [r4, #0]
 800ede6:	f8d8 3000 	ldr.w	r3, [r8]
 800edea:	685a      	ldr	r2, [r3, #4]
 800edec:	bb62      	cbnz	r2, 800ee48 <_malloc_r+0xdc>
 800edee:	f8c8 7000 	str.w	r7, [r8]
 800edf2:	e00f      	b.n	800ee14 <_malloc_r+0xa8>
 800edf4:	6822      	ldr	r2, [r4, #0]
 800edf6:	1b52      	subs	r2, r2, r5
 800edf8:	d420      	bmi.n	800ee3c <_malloc_r+0xd0>
 800edfa:	2a0b      	cmp	r2, #11
 800edfc:	d917      	bls.n	800ee2e <_malloc_r+0xc2>
 800edfe:	1961      	adds	r1, r4, r5
 800ee00:	42a3      	cmp	r3, r4
 800ee02:	6025      	str	r5, [r4, #0]
 800ee04:	bf18      	it	ne
 800ee06:	6059      	strne	r1, [r3, #4]
 800ee08:	6863      	ldr	r3, [r4, #4]
 800ee0a:	bf08      	it	eq
 800ee0c:	f8c8 1000 	streq.w	r1, [r8]
 800ee10:	5162      	str	r2, [r4, r5]
 800ee12:	604b      	str	r3, [r1, #4]
 800ee14:	4630      	mov	r0, r6
 800ee16:	f000 f841 	bl	800ee9c <__malloc_unlock>
 800ee1a:	f104 000b 	add.w	r0, r4, #11
 800ee1e:	1d23      	adds	r3, r4, #4
 800ee20:	f020 0007 	bic.w	r0, r0, #7
 800ee24:	1ac2      	subs	r2, r0, r3
 800ee26:	bf1c      	itt	ne
 800ee28:	1a1b      	subne	r3, r3, r0
 800ee2a:	50a3      	strne	r3, [r4, r2]
 800ee2c:	e7af      	b.n	800ed8e <_malloc_r+0x22>
 800ee2e:	6862      	ldr	r2, [r4, #4]
 800ee30:	42a3      	cmp	r3, r4
 800ee32:	bf0c      	ite	eq
 800ee34:	f8c8 2000 	streq.w	r2, [r8]
 800ee38:	605a      	strne	r2, [r3, #4]
 800ee3a:	e7eb      	b.n	800ee14 <_malloc_r+0xa8>
 800ee3c:	4623      	mov	r3, r4
 800ee3e:	6864      	ldr	r4, [r4, #4]
 800ee40:	e7ae      	b.n	800eda0 <_malloc_r+0x34>
 800ee42:	463c      	mov	r4, r7
 800ee44:	687f      	ldr	r7, [r7, #4]
 800ee46:	e7b6      	b.n	800edb6 <_malloc_r+0x4a>
 800ee48:	461a      	mov	r2, r3
 800ee4a:	685b      	ldr	r3, [r3, #4]
 800ee4c:	42a3      	cmp	r3, r4
 800ee4e:	d1fb      	bne.n	800ee48 <_malloc_r+0xdc>
 800ee50:	2300      	movs	r3, #0
 800ee52:	6053      	str	r3, [r2, #4]
 800ee54:	e7de      	b.n	800ee14 <_malloc_r+0xa8>
 800ee56:	230c      	movs	r3, #12
 800ee58:	6033      	str	r3, [r6, #0]
 800ee5a:	4630      	mov	r0, r6
 800ee5c:	f000 f81e 	bl	800ee9c <__malloc_unlock>
 800ee60:	e794      	b.n	800ed8c <_malloc_r+0x20>
 800ee62:	6005      	str	r5, [r0, #0]
 800ee64:	e7d6      	b.n	800ee14 <_malloc_r+0xa8>
 800ee66:	bf00      	nop
 800ee68:	20002850 	.word	0x20002850

0800ee6c <__ascii_mbtowc>:
 800ee6c:	b082      	sub	sp, #8
 800ee6e:	b901      	cbnz	r1, 800ee72 <__ascii_mbtowc+0x6>
 800ee70:	a901      	add	r1, sp, #4
 800ee72:	b142      	cbz	r2, 800ee86 <__ascii_mbtowc+0x1a>
 800ee74:	b14b      	cbz	r3, 800ee8a <__ascii_mbtowc+0x1e>
 800ee76:	7813      	ldrb	r3, [r2, #0]
 800ee78:	600b      	str	r3, [r1, #0]
 800ee7a:	7812      	ldrb	r2, [r2, #0]
 800ee7c:	1e10      	subs	r0, r2, #0
 800ee7e:	bf18      	it	ne
 800ee80:	2001      	movne	r0, #1
 800ee82:	b002      	add	sp, #8
 800ee84:	4770      	bx	lr
 800ee86:	4610      	mov	r0, r2
 800ee88:	e7fb      	b.n	800ee82 <__ascii_mbtowc+0x16>
 800ee8a:	f06f 0001 	mvn.w	r0, #1
 800ee8e:	e7f8      	b.n	800ee82 <__ascii_mbtowc+0x16>

0800ee90 <__malloc_lock>:
 800ee90:	4801      	ldr	r0, [pc, #4]	@ (800ee98 <__malloc_lock+0x8>)
 800ee92:	f7ff bbaa 	b.w	800e5ea <__retarget_lock_acquire_recursive>
 800ee96:	bf00      	nop
 800ee98:	20002848 	.word	0x20002848

0800ee9c <__malloc_unlock>:
 800ee9c:	4801      	ldr	r0, [pc, #4]	@ (800eea4 <__malloc_unlock+0x8>)
 800ee9e:	f7ff bba5 	b.w	800e5ec <__retarget_lock_release_recursive>
 800eea2:	bf00      	nop
 800eea4:	20002848 	.word	0x20002848

0800eea8 <_Balloc>:
 800eea8:	b570      	push	{r4, r5, r6, lr}
 800eeaa:	69c6      	ldr	r6, [r0, #28]
 800eeac:	4604      	mov	r4, r0
 800eeae:	460d      	mov	r5, r1
 800eeb0:	b976      	cbnz	r6, 800eed0 <_Balloc+0x28>
 800eeb2:	2010      	movs	r0, #16
 800eeb4:	f000 fd9e 	bl	800f9f4 <malloc>
 800eeb8:	4602      	mov	r2, r0
 800eeba:	61e0      	str	r0, [r4, #28]
 800eebc:	b920      	cbnz	r0, 800eec8 <_Balloc+0x20>
 800eebe:	4b18      	ldr	r3, [pc, #96]	@ (800ef20 <_Balloc+0x78>)
 800eec0:	4818      	ldr	r0, [pc, #96]	@ (800ef24 <_Balloc+0x7c>)
 800eec2:	216b      	movs	r1, #107	@ 0x6b
 800eec4:	f000 fd64 	bl	800f990 <__assert_func>
 800eec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eecc:	6006      	str	r6, [r0, #0]
 800eece:	60c6      	str	r6, [r0, #12]
 800eed0:	69e6      	ldr	r6, [r4, #28]
 800eed2:	68f3      	ldr	r3, [r6, #12]
 800eed4:	b183      	cbz	r3, 800eef8 <_Balloc+0x50>
 800eed6:	69e3      	ldr	r3, [r4, #28]
 800eed8:	68db      	ldr	r3, [r3, #12]
 800eeda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eede:	b9b8      	cbnz	r0, 800ef10 <_Balloc+0x68>
 800eee0:	2101      	movs	r1, #1
 800eee2:	fa01 f605 	lsl.w	r6, r1, r5
 800eee6:	1d72      	adds	r2, r6, #5
 800eee8:	0092      	lsls	r2, r2, #2
 800eeea:	4620      	mov	r0, r4
 800eeec:	f000 fd6e 	bl	800f9cc <_calloc_r>
 800eef0:	b160      	cbz	r0, 800ef0c <_Balloc+0x64>
 800eef2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eef6:	e00e      	b.n	800ef16 <_Balloc+0x6e>
 800eef8:	2221      	movs	r2, #33	@ 0x21
 800eefa:	2104      	movs	r1, #4
 800eefc:	4620      	mov	r0, r4
 800eefe:	f000 fd65 	bl	800f9cc <_calloc_r>
 800ef02:	69e3      	ldr	r3, [r4, #28]
 800ef04:	60f0      	str	r0, [r6, #12]
 800ef06:	68db      	ldr	r3, [r3, #12]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d1e4      	bne.n	800eed6 <_Balloc+0x2e>
 800ef0c:	2000      	movs	r0, #0
 800ef0e:	bd70      	pop	{r4, r5, r6, pc}
 800ef10:	6802      	ldr	r2, [r0, #0]
 800ef12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ef16:	2300      	movs	r3, #0
 800ef18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef1c:	e7f7      	b.n	800ef0e <_Balloc+0x66>
 800ef1e:	bf00      	nop
 800ef20:	08010697 	.word	0x08010697
 800ef24:	080106ae 	.word	0x080106ae

0800ef28 <_Bfree>:
 800ef28:	b570      	push	{r4, r5, r6, lr}
 800ef2a:	69c6      	ldr	r6, [r0, #28]
 800ef2c:	4605      	mov	r5, r0
 800ef2e:	460c      	mov	r4, r1
 800ef30:	b976      	cbnz	r6, 800ef50 <_Bfree+0x28>
 800ef32:	2010      	movs	r0, #16
 800ef34:	f000 fd5e 	bl	800f9f4 <malloc>
 800ef38:	4602      	mov	r2, r0
 800ef3a:	61e8      	str	r0, [r5, #28]
 800ef3c:	b920      	cbnz	r0, 800ef48 <_Bfree+0x20>
 800ef3e:	4b09      	ldr	r3, [pc, #36]	@ (800ef64 <_Bfree+0x3c>)
 800ef40:	4809      	ldr	r0, [pc, #36]	@ (800ef68 <_Bfree+0x40>)
 800ef42:	218f      	movs	r1, #143	@ 0x8f
 800ef44:	f000 fd24 	bl	800f990 <__assert_func>
 800ef48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef4c:	6006      	str	r6, [r0, #0]
 800ef4e:	60c6      	str	r6, [r0, #12]
 800ef50:	b13c      	cbz	r4, 800ef62 <_Bfree+0x3a>
 800ef52:	69eb      	ldr	r3, [r5, #28]
 800ef54:	6862      	ldr	r2, [r4, #4]
 800ef56:	68db      	ldr	r3, [r3, #12]
 800ef58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef5c:	6021      	str	r1, [r4, #0]
 800ef5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef62:	bd70      	pop	{r4, r5, r6, pc}
 800ef64:	08010697 	.word	0x08010697
 800ef68:	080106ae 	.word	0x080106ae

0800ef6c <__multadd>:
 800ef6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef70:	690d      	ldr	r5, [r1, #16]
 800ef72:	4607      	mov	r7, r0
 800ef74:	460c      	mov	r4, r1
 800ef76:	461e      	mov	r6, r3
 800ef78:	f101 0c14 	add.w	ip, r1, #20
 800ef7c:	2000      	movs	r0, #0
 800ef7e:	f8dc 3000 	ldr.w	r3, [ip]
 800ef82:	b299      	uxth	r1, r3
 800ef84:	fb02 6101 	mla	r1, r2, r1, r6
 800ef88:	0c1e      	lsrs	r6, r3, #16
 800ef8a:	0c0b      	lsrs	r3, r1, #16
 800ef8c:	fb02 3306 	mla	r3, r2, r6, r3
 800ef90:	b289      	uxth	r1, r1
 800ef92:	3001      	adds	r0, #1
 800ef94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef98:	4285      	cmp	r5, r0
 800ef9a:	f84c 1b04 	str.w	r1, [ip], #4
 800ef9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800efa2:	dcec      	bgt.n	800ef7e <__multadd+0x12>
 800efa4:	b30e      	cbz	r6, 800efea <__multadd+0x7e>
 800efa6:	68a3      	ldr	r3, [r4, #8]
 800efa8:	42ab      	cmp	r3, r5
 800efaa:	dc19      	bgt.n	800efe0 <__multadd+0x74>
 800efac:	6861      	ldr	r1, [r4, #4]
 800efae:	4638      	mov	r0, r7
 800efb0:	3101      	adds	r1, #1
 800efb2:	f7ff ff79 	bl	800eea8 <_Balloc>
 800efb6:	4680      	mov	r8, r0
 800efb8:	b928      	cbnz	r0, 800efc6 <__multadd+0x5a>
 800efba:	4602      	mov	r2, r0
 800efbc:	4b0c      	ldr	r3, [pc, #48]	@ (800eff0 <__multadd+0x84>)
 800efbe:	480d      	ldr	r0, [pc, #52]	@ (800eff4 <__multadd+0x88>)
 800efc0:	21ba      	movs	r1, #186	@ 0xba
 800efc2:	f000 fce5 	bl	800f990 <__assert_func>
 800efc6:	6922      	ldr	r2, [r4, #16]
 800efc8:	3202      	adds	r2, #2
 800efca:	f104 010c 	add.w	r1, r4, #12
 800efce:	0092      	lsls	r2, r2, #2
 800efd0:	300c      	adds	r0, #12
 800efd2:	f7ff fb0c 	bl	800e5ee <memcpy>
 800efd6:	4621      	mov	r1, r4
 800efd8:	4638      	mov	r0, r7
 800efda:	f7ff ffa5 	bl	800ef28 <_Bfree>
 800efde:	4644      	mov	r4, r8
 800efe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efe4:	3501      	adds	r5, #1
 800efe6:	615e      	str	r6, [r3, #20]
 800efe8:	6125      	str	r5, [r4, #16]
 800efea:	4620      	mov	r0, r4
 800efec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eff0:	08010626 	.word	0x08010626
 800eff4:	080106ae 	.word	0x080106ae

0800eff8 <__s2b>:
 800eff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800effc:	460c      	mov	r4, r1
 800effe:	4615      	mov	r5, r2
 800f000:	461f      	mov	r7, r3
 800f002:	2209      	movs	r2, #9
 800f004:	3308      	adds	r3, #8
 800f006:	4606      	mov	r6, r0
 800f008:	fb93 f3f2 	sdiv	r3, r3, r2
 800f00c:	2100      	movs	r1, #0
 800f00e:	2201      	movs	r2, #1
 800f010:	429a      	cmp	r2, r3
 800f012:	db09      	blt.n	800f028 <__s2b+0x30>
 800f014:	4630      	mov	r0, r6
 800f016:	f7ff ff47 	bl	800eea8 <_Balloc>
 800f01a:	b940      	cbnz	r0, 800f02e <__s2b+0x36>
 800f01c:	4602      	mov	r2, r0
 800f01e:	4b19      	ldr	r3, [pc, #100]	@ (800f084 <__s2b+0x8c>)
 800f020:	4819      	ldr	r0, [pc, #100]	@ (800f088 <__s2b+0x90>)
 800f022:	21d3      	movs	r1, #211	@ 0xd3
 800f024:	f000 fcb4 	bl	800f990 <__assert_func>
 800f028:	0052      	lsls	r2, r2, #1
 800f02a:	3101      	adds	r1, #1
 800f02c:	e7f0      	b.n	800f010 <__s2b+0x18>
 800f02e:	9b08      	ldr	r3, [sp, #32]
 800f030:	6143      	str	r3, [r0, #20]
 800f032:	2d09      	cmp	r5, #9
 800f034:	f04f 0301 	mov.w	r3, #1
 800f038:	6103      	str	r3, [r0, #16]
 800f03a:	dd16      	ble.n	800f06a <__s2b+0x72>
 800f03c:	f104 0909 	add.w	r9, r4, #9
 800f040:	46c8      	mov	r8, r9
 800f042:	442c      	add	r4, r5
 800f044:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f048:	4601      	mov	r1, r0
 800f04a:	3b30      	subs	r3, #48	@ 0x30
 800f04c:	220a      	movs	r2, #10
 800f04e:	4630      	mov	r0, r6
 800f050:	f7ff ff8c 	bl	800ef6c <__multadd>
 800f054:	45a0      	cmp	r8, r4
 800f056:	d1f5      	bne.n	800f044 <__s2b+0x4c>
 800f058:	f1a5 0408 	sub.w	r4, r5, #8
 800f05c:	444c      	add	r4, r9
 800f05e:	1b2d      	subs	r5, r5, r4
 800f060:	1963      	adds	r3, r4, r5
 800f062:	42bb      	cmp	r3, r7
 800f064:	db04      	blt.n	800f070 <__s2b+0x78>
 800f066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f06a:	340a      	adds	r4, #10
 800f06c:	2509      	movs	r5, #9
 800f06e:	e7f6      	b.n	800f05e <__s2b+0x66>
 800f070:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f074:	4601      	mov	r1, r0
 800f076:	3b30      	subs	r3, #48	@ 0x30
 800f078:	220a      	movs	r2, #10
 800f07a:	4630      	mov	r0, r6
 800f07c:	f7ff ff76 	bl	800ef6c <__multadd>
 800f080:	e7ee      	b.n	800f060 <__s2b+0x68>
 800f082:	bf00      	nop
 800f084:	08010626 	.word	0x08010626
 800f088:	080106ae 	.word	0x080106ae

0800f08c <__hi0bits>:
 800f08c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f090:	4603      	mov	r3, r0
 800f092:	bf36      	itet	cc
 800f094:	0403      	lslcc	r3, r0, #16
 800f096:	2000      	movcs	r0, #0
 800f098:	2010      	movcc	r0, #16
 800f09a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f09e:	bf3c      	itt	cc
 800f0a0:	021b      	lslcc	r3, r3, #8
 800f0a2:	3008      	addcc	r0, #8
 800f0a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f0a8:	bf3c      	itt	cc
 800f0aa:	011b      	lslcc	r3, r3, #4
 800f0ac:	3004      	addcc	r0, #4
 800f0ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0b2:	bf3c      	itt	cc
 800f0b4:	009b      	lslcc	r3, r3, #2
 800f0b6:	3002      	addcc	r0, #2
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	db05      	blt.n	800f0c8 <__hi0bits+0x3c>
 800f0bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f0c0:	f100 0001 	add.w	r0, r0, #1
 800f0c4:	bf08      	it	eq
 800f0c6:	2020      	moveq	r0, #32
 800f0c8:	4770      	bx	lr

0800f0ca <__lo0bits>:
 800f0ca:	6803      	ldr	r3, [r0, #0]
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	f013 0007 	ands.w	r0, r3, #7
 800f0d2:	d00b      	beq.n	800f0ec <__lo0bits+0x22>
 800f0d4:	07d9      	lsls	r1, r3, #31
 800f0d6:	d421      	bmi.n	800f11c <__lo0bits+0x52>
 800f0d8:	0798      	lsls	r0, r3, #30
 800f0da:	bf49      	itett	mi
 800f0dc:	085b      	lsrmi	r3, r3, #1
 800f0de:	089b      	lsrpl	r3, r3, #2
 800f0e0:	2001      	movmi	r0, #1
 800f0e2:	6013      	strmi	r3, [r2, #0]
 800f0e4:	bf5c      	itt	pl
 800f0e6:	6013      	strpl	r3, [r2, #0]
 800f0e8:	2002      	movpl	r0, #2
 800f0ea:	4770      	bx	lr
 800f0ec:	b299      	uxth	r1, r3
 800f0ee:	b909      	cbnz	r1, 800f0f4 <__lo0bits+0x2a>
 800f0f0:	0c1b      	lsrs	r3, r3, #16
 800f0f2:	2010      	movs	r0, #16
 800f0f4:	b2d9      	uxtb	r1, r3
 800f0f6:	b909      	cbnz	r1, 800f0fc <__lo0bits+0x32>
 800f0f8:	3008      	adds	r0, #8
 800f0fa:	0a1b      	lsrs	r3, r3, #8
 800f0fc:	0719      	lsls	r1, r3, #28
 800f0fe:	bf04      	itt	eq
 800f100:	091b      	lsreq	r3, r3, #4
 800f102:	3004      	addeq	r0, #4
 800f104:	0799      	lsls	r1, r3, #30
 800f106:	bf04      	itt	eq
 800f108:	089b      	lsreq	r3, r3, #2
 800f10a:	3002      	addeq	r0, #2
 800f10c:	07d9      	lsls	r1, r3, #31
 800f10e:	d403      	bmi.n	800f118 <__lo0bits+0x4e>
 800f110:	085b      	lsrs	r3, r3, #1
 800f112:	f100 0001 	add.w	r0, r0, #1
 800f116:	d003      	beq.n	800f120 <__lo0bits+0x56>
 800f118:	6013      	str	r3, [r2, #0]
 800f11a:	4770      	bx	lr
 800f11c:	2000      	movs	r0, #0
 800f11e:	4770      	bx	lr
 800f120:	2020      	movs	r0, #32
 800f122:	4770      	bx	lr

0800f124 <__i2b>:
 800f124:	b510      	push	{r4, lr}
 800f126:	460c      	mov	r4, r1
 800f128:	2101      	movs	r1, #1
 800f12a:	f7ff febd 	bl	800eea8 <_Balloc>
 800f12e:	4602      	mov	r2, r0
 800f130:	b928      	cbnz	r0, 800f13e <__i2b+0x1a>
 800f132:	4b05      	ldr	r3, [pc, #20]	@ (800f148 <__i2b+0x24>)
 800f134:	4805      	ldr	r0, [pc, #20]	@ (800f14c <__i2b+0x28>)
 800f136:	f240 1145 	movw	r1, #325	@ 0x145
 800f13a:	f000 fc29 	bl	800f990 <__assert_func>
 800f13e:	2301      	movs	r3, #1
 800f140:	6144      	str	r4, [r0, #20]
 800f142:	6103      	str	r3, [r0, #16]
 800f144:	bd10      	pop	{r4, pc}
 800f146:	bf00      	nop
 800f148:	08010626 	.word	0x08010626
 800f14c:	080106ae 	.word	0x080106ae

0800f150 <__multiply>:
 800f150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f154:	4617      	mov	r7, r2
 800f156:	690a      	ldr	r2, [r1, #16]
 800f158:	693b      	ldr	r3, [r7, #16]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	bfa8      	it	ge
 800f15e:	463b      	movge	r3, r7
 800f160:	4689      	mov	r9, r1
 800f162:	bfa4      	itt	ge
 800f164:	460f      	movge	r7, r1
 800f166:	4699      	movge	r9, r3
 800f168:	693d      	ldr	r5, [r7, #16]
 800f16a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	6879      	ldr	r1, [r7, #4]
 800f172:	eb05 060a 	add.w	r6, r5, sl
 800f176:	42b3      	cmp	r3, r6
 800f178:	b085      	sub	sp, #20
 800f17a:	bfb8      	it	lt
 800f17c:	3101      	addlt	r1, #1
 800f17e:	f7ff fe93 	bl	800eea8 <_Balloc>
 800f182:	b930      	cbnz	r0, 800f192 <__multiply+0x42>
 800f184:	4602      	mov	r2, r0
 800f186:	4b41      	ldr	r3, [pc, #260]	@ (800f28c <__multiply+0x13c>)
 800f188:	4841      	ldr	r0, [pc, #260]	@ (800f290 <__multiply+0x140>)
 800f18a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f18e:	f000 fbff 	bl	800f990 <__assert_func>
 800f192:	f100 0414 	add.w	r4, r0, #20
 800f196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f19a:	4623      	mov	r3, r4
 800f19c:	2200      	movs	r2, #0
 800f19e:	4573      	cmp	r3, lr
 800f1a0:	d320      	bcc.n	800f1e4 <__multiply+0x94>
 800f1a2:	f107 0814 	add.w	r8, r7, #20
 800f1a6:	f109 0114 	add.w	r1, r9, #20
 800f1aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f1ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f1b2:	9302      	str	r3, [sp, #8]
 800f1b4:	1beb      	subs	r3, r5, r7
 800f1b6:	3b15      	subs	r3, #21
 800f1b8:	f023 0303 	bic.w	r3, r3, #3
 800f1bc:	3304      	adds	r3, #4
 800f1be:	3715      	adds	r7, #21
 800f1c0:	42bd      	cmp	r5, r7
 800f1c2:	bf38      	it	cc
 800f1c4:	2304      	movcc	r3, #4
 800f1c6:	9301      	str	r3, [sp, #4]
 800f1c8:	9b02      	ldr	r3, [sp, #8]
 800f1ca:	9103      	str	r1, [sp, #12]
 800f1cc:	428b      	cmp	r3, r1
 800f1ce:	d80c      	bhi.n	800f1ea <__multiply+0x9a>
 800f1d0:	2e00      	cmp	r6, #0
 800f1d2:	dd03      	ble.n	800f1dc <__multiply+0x8c>
 800f1d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d055      	beq.n	800f288 <__multiply+0x138>
 800f1dc:	6106      	str	r6, [r0, #16]
 800f1de:	b005      	add	sp, #20
 800f1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e4:	f843 2b04 	str.w	r2, [r3], #4
 800f1e8:	e7d9      	b.n	800f19e <__multiply+0x4e>
 800f1ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1ee:	f1ba 0f00 	cmp.w	sl, #0
 800f1f2:	d01f      	beq.n	800f234 <__multiply+0xe4>
 800f1f4:	46c4      	mov	ip, r8
 800f1f6:	46a1      	mov	r9, r4
 800f1f8:	2700      	movs	r7, #0
 800f1fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1fe:	f8d9 3000 	ldr.w	r3, [r9]
 800f202:	fa1f fb82 	uxth.w	fp, r2
 800f206:	b29b      	uxth	r3, r3
 800f208:	fb0a 330b 	mla	r3, sl, fp, r3
 800f20c:	443b      	add	r3, r7
 800f20e:	f8d9 7000 	ldr.w	r7, [r9]
 800f212:	0c12      	lsrs	r2, r2, #16
 800f214:	0c3f      	lsrs	r7, r7, #16
 800f216:	fb0a 7202 	mla	r2, sl, r2, r7
 800f21a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f21e:	b29b      	uxth	r3, r3
 800f220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f224:	4565      	cmp	r5, ip
 800f226:	f849 3b04 	str.w	r3, [r9], #4
 800f22a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f22e:	d8e4      	bhi.n	800f1fa <__multiply+0xaa>
 800f230:	9b01      	ldr	r3, [sp, #4]
 800f232:	50e7      	str	r7, [r4, r3]
 800f234:	9b03      	ldr	r3, [sp, #12]
 800f236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f23a:	3104      	adds	r1, #4
 800f23c:	f1b9 0f00 	cmp.w	r9, #0
 800f240:	d020      	beq.n	800f284 <__multiply+0x134>
 800f242:	6823      	ldr	r3, [r4, #0]
 800f244:	4647      	mov	r7, r8
 800f246:	46a4      	mov	ip, r4
 800f248:	f04f 0a00 	mov.w	sl, #0
 800f24c:	f8b7 b000 	ldrh.w	fp, [r7]
 800f250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f254:	fb09 220b 	mla	r2, r9, fp, r2
 800f258:	4452      	add	r2, sl
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f260:	f84c 3b04 	str.w	r3, [ip], #4
 800f264:	f857 3b04 	ldr.w	r3, [r7], #4
 800f268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f26c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f270:	fb09 330a 	mla	r3, r9, sl, r3
 800f274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f278:	42bd      	cmp	r5, r7
 800f27a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f27e:	d8e5      	bhi.n	800f24c <__multiply+0xfc>
 800f280:	9a01      	ldr	r2, [sp, #4]
 800f282:	50a3      	str	r3, [r4, r2]
 800f284:	3404      	adds	r4, #4
 800f286:	e79f      	b.n	800f1c8 <__multiply+0x78>
 800f288:	3e01      	subs	r6, #1
 800f28a:	e7a1      	b.n	800f1d0 <__multiply+0x80>
 800f28c:	08010626 	.word	0x08010626
 800f290:	080106ae 	.word	0x080106ae

0800f294 <__pow5mult>:
 800f294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f298:	4615      	mov	r5, r2
 800f29a:	f012 0203 	ands.w	r2, r2, #3
 800f29e:	4607      	mov	r7, r0
 800f2a0:	460e      	mov	r6, r1
 800f2a2:	d007      	beq.n	800f2b4 <__pow5mult+0x20>
 800f2a4:	4c25      	ldr	r4, [pc, #148]	@ (800f33c <__pow5mult+0xa8>)
 800f2a6:	3a01      	subs	r2, #1
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f2ae:	f7ff fe5d 	bl	800ef6c <__multadd>
 800f2b2:	4606      	mov	r6, r0
 800f2b4:	10ad      	asrs	r5, r5, #2
 800f2b6:	d03d      	beq.n	800f334 <__pow5mult+0xa0>
 800f2b8:	69fc      	ldr	r4, [r7, #28]
 800f2ba:	b97c      	cbnz	r4, 800f2dc <__pow5mult+0x48>
 800f2bc:	2010      	movs	r0, #16
 800f2be:	f000 fb99 	bl	800f9f4 <malloc>
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	61f8      	str	r0, [r7, #28]
 800f2c6:	b928      	cbnz	r0, 800f2d4 <__pow5mult+0x40>
 800f2c8:	4b1d      	ldr	r3, [pc, #116]	@ (800f340 <__pow5mult+0xac>)
 800f2ca:	481e      	ldr	r0, [pc, #120]	@ (800f344 <__pow5mult+0xb0>)
 800f2cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2d0:	f000 fb5e 	bl	800f990 <__assert_func>
 800f2d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2d8:	6004      	str	r4, [r0, #0]
 800f2da:	60c4      	str	r4, [r0, #12]
 800f2dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2e4:	b94c      	cbnz	r4, 800f2fa <__pow5mult+0x66>
 800f2e6:	f240 2171 	movw	r1, #625	@ 0x271
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	f7ff ff1a 	bl	800f124 <__i2b>
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2f6:	4604      	mov	r4, r0
 800f2f8:	6003      	str	r3, [r0, #0]
 800f2fa:	f04f 0900 	mov.w	r9, #0
 800f2fe:	07eb      	lsls	r3, r5, #31
 800f300:	d50a      	bpl.n	800f318 <__pow5mult+0x84>
 800f302:	4631      	mov	r1, r6
 800f304:	4622      	mov	r2, r4
 800f306:	4638      	mov	r0, r7
 800f308:	f7ff ff22 	bl	800f150 <__multiply>
 800f30c:	4631      	mov	r1, r6
 800f30e:	4680      	mov	r8, r0
 800f310:	4638      	mov	r0, r7
 800f312:	f7ff fe09 	bl	800ef28 <_Bfree>
 800f316:	4646      	mov	r6, r8
 800f318:	106d      	asrs	r5, r5, #1
 800f31a:	d00b      	beq.n	800f334 <__pow5mult+0xa0>
 800f31c:	6820      	ldr	r0, [r4, #0]
 800f31e:	b938      	cbnz	r0, 800f330 <__pow5mult+0x9c>
 800f320:	4622      	mov	r2, r4
 800f322:	4621      	mov	r1, r4
 800f324:	4638      	mov	r0, r7
 800f326:	f7ff ff13 	bl	800f150 <__multiply>
 800f32a:	6020      	str	r0, [r4, #0]
 800f32c:	f8c0 9000 	str.w	r9, [r0]
 800f330:	4604      	mov	r4, r0
 800f332:	e7e4      	b.n	800f2fe <__pow5mult+0x6a>
 800f334:	4630      	mov	r0, r6
 800f336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f33a:	bf00      	nop
 800f33c:	080108cc 	.word	0x080108cc
 800f340:	08010697 	.word	0x08010697
 800f344:	080106ae 	.word	0x080106ae

0800f348 <__lshift>:
 800f348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f34c:	460c      	mov	r4, r1
 800f34e:	6849      	ldr	r1, [r1, #4]
 800f350:	6923      	ldr	r3, [r4, #16]
 800f352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f356:	68a3      	ldr	r3, [r4, #8]
 800f358:	4607      	mov	r7, r0
 800f35a:	4691      	mov	r9, r2
 800f35c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f360:	f108 0601 	add.w	r6, r8, #1
 800f364:	42b3      	cmp	r3, r6
 800f366:	db0b      	blt.n	800f380 <__lshift+0x38>
 800f368:	4638      	mov	r0, r7
 800f36a:	f7ff fd9d 	bl	800eea8 <_Balloc>
 800f36e:	4605      	mov	r5, r0
 800f370:	b948      	cbnz	r0, 800f386 <__lshift+0x3e>
 800f372:	4602      	mov	r2, r0
 800f374:	4b28      	ldr	r3, [pc, #160]	@ (800f418 <__lshift+0xd0>)
 800f376:	4829      	ldr	r0, [pc, #164]	@ (800f41c <__lshift+0xd4>)
 800f378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f37c:	f000 fb08 	bl	800f990 <__assert_func>
 800f380:	3101      	adds	r1, #1
 800f382:	005b      	lsls	r3, r3, #1
 800f384:	e7ee      	b.n	800f364 <__lshift+0x1c>
 800f386:	2300      	movs	r3, #0
 800f388:	f100 0114 	add.w	r1, r0, #20
 800f38c:	f100 0210 	add.w	r2, r0, #16
 800f390:	4618      	mov	r0, r3
 800f392:	4553      	cmp	r3, sl
 800f394:	db33      	blt.n	800f3fe <__lshift+0xb6>
 800f396:	6920      	ldr	r0, [r4, #16]
 800f398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f39c:	f104 0314 	add.w	r3, r4, #20
 800f3a0:	f019 091f 	ands.w	r9, r9, #31
 800f3a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f3a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f3ac:	d02b      	beq.n	800f406 <__lshift+0xbe>
 800f3ae:	f1c9 0e20 	rsb	lr, r9, #32
 800f3b2:	468a      	mov	sl, r1
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	6818      	ldr	r0, [r3, #0]
 800f3b8:	fa00 f009 	lsl.w	r0, r0, r9
 800f3bc:	4310      	orrs	r0, r2
 800f3be:	f84a 0b04 	str.w	r0, [sl], #4
 800f3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3c6:	459c      	cmp	ip, r3
 800f3c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3cc:	d8f3      	bhi.n	800f3b6 <__lshift+0x6e>
 800f3ce:	ebac 0304 	sub.w	r3, ip, r4
 800f3d2:	3b15      	subs	r3, #21
 800f3d4:	f023 0303 	bic.w	r3, r3, #3
 800f3d8:	3304      	adds	r3, #4
 800f3da:	f104 0015 	add.w	r0, r4, #21
 800f3de:	4560      	cmp	r0, ip
 800f3e0:	bf88      	it	hi
 800f3e2:	2304      	movhi	r3, #4
 800f3e4:	50ca      	str	r2, [r1, r3]
 800f3e6:	b10a      	cbz	r2, 800f3ec <__lshift+0xa4>
 800f3e8:	f108 0602 	add.w	r6, r8, #2
 800f3ec:	3e01      	subs	r6, #1
 800f3ee:	4638      	mov	r0, r7
 800f3f0:	612e      	str	r6, [r5, #16]
 800f3f2:	4621      	mov	r1, r4
 800f3f4:	f7ff fd98 	bl	800ef28 <_Bfree>
 800f3f8:	4628      	mov	r0, r5
 800f3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800f402:	3301      	adds	r3, #1
 800f404:	e7c5      	b.n	800f392 <__lshift+0x4a>
 800f406:	3904      	subs	r1, #4
 800f408:	f853 2b04 	ldr.w	r2, [r3], #4
 800f40c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f410:	459c      	cmp	ip, r3
 800f412:	d8f9      	bhi.n	800f408 <__lshift+0xc0>
 800f414:	e7ea      	b.n	800f3ec <__lshift+0xa4>
 800f416:	bf00      	nop
 800f418:	08010626 	.word	0x08010626
 800f41c:	080106ae 	.word	0x080106ae

0800f420 <__mcmp>:
 800f420:	690a      	ldr	r2, [r1, #16]
 800f422:	4603      	mov	r3, r0
 800f424:	6900      	ldr	r0, [r0, #16]
 800f426:	1a80      	subs	r0, r0, r2
 800f428:	b530      	push	{r4, r5, lr}
 800f42a:	d10e      	bne.n	800f44a <__mcmp+0x2a>
 800f42c:	3314      	adds	r3, #20
 800f42e:	3114      	adds	r1, #20
 800f430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f43c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f440:	4295      	cmp	r5, r2
 800f442:	d003      	beq.n	800f44c <__mcmp+0x2c>
 800f444:	d205      	bcs.n	800f452 <__mcmp+0x32>
 800f446:	f04f 30ff 	mov.w	r0, #4294967295
 800f44a:	bd30      	pop	{r4, r5, pc}
 800f44c:	42a3      	cmp	r3, r4
 800f44e:	d3f3      	bcc.n	800f438 <__mcmp+0x18>
 800f450:	e7fb      	b.n	800f44a <__mcmp+0x2a>
 800f452:	2001      	movs	r0, #1
 800f454:	e7f9      	b.n	800f44a <__mcmp+0x2a>
	...

0800f458 <__mdiff>:
 800f458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f45c:	4689      	mov	r9, r1
 800f45e:	4606      	mov	r6, r0
 800f460:	4611      	mov	r1, r2
 800f462:	4648      	mov	r0, r9
 800f464:	4614      	mov	r4, r2
 800f466:	f7ff ffdb 	bl	800f420 <__mcmp>
 800f46a:	1e05      	subs	r5, r0, #0
 800f46c:	d112      	bne.n	800f494 <__mdiff+0x3c>
 800f46e:	4629      	mov	r1, r5
 800f470:	4630      	mov	r0, r6
 800f472:	f7ff fd19 	bl	800eea8 <_Balloc>
 800f476:	4602      	mov	r2, r0
 800f478:	b928      	cbnz	r0, 800f486 <__mdiff+0x2e>
 800f47a:	4b3f      	ldr	r3, [pc, #252]	@ (800f578 <__mdiff+0x120>)
 800f47c:	f240 2137 	movw	r1, #567	@ 0x237
 800f480:	483e      	ldr	r0, [pc, #248]	@ (800f57c <__mdiff+0x124>)
 800f482:	f000 fa85 	bl	800f990 <__assert_func>
 800f486:	2301      	movs	r3, #1
 800f488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f48c:	4610      	mov	r0, r2
 800f48e:	b003      	add	sp, #12
 800f490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f494:	bfbc      	itt	lt
 800f496:	464b      	movlt	r3, r9
 800f498:	46a1      	movlt	r9, r4
 800f49a:	4630      	mov	r0, r6
 800f49c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f4a0:	bfba      	itte	lt
 800f4a2:	461c      	movlt	r4, r3
 800f4a4:	2501      	movlt	r5, #1
 800f4a6:	2500      	movge	r5, #0
 800f4a8:	f7ff fcfe 	bl	800eea8 <_Balloc>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	b918      	cbnz	r0, 800f4b8 <__mdiff+0x60>
 800f4b0:	4b31      	ldr	r3, [pc, #196]	@ (800f578 <__mdiff+0x120>)
 800f4b2:	f240 2145 	movw	r1, #581	@ 0x245
 800f4b6:	e7e3      	b.n	800f480 <__mdiff+0x28>
 800f4b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4bc:	6926      	ldr	r6, [r4, #16]
 800f4be:	60c5      	str	r5, [r0, #12]
 800f4c0:	f109 0310 	add.w	r3, r9, #16
 800f4c4:	f109 0514 	add.w	r5, r9, #20
 800f4c8:	f104 0e14 	add.w	lr, r4, #20
 800f4cc:	f100 0b14 	add.w	fp, r0, #20
 800f4d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4d8:	9301      	str	r3, [sp, #4]
 800f4da:	46d9      	mov	r9, fp
 800f4dc:	f04f 0c00 	mov.w	ip, #0
 800f4e0:	9b01      	ldr	r3, [sp, #4]
 800f4e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4ea:	9301      	str	r3, [sp, #4]
 800f4ec:	fa1f f38a 	uxth.w	r3, sl
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	b283      	uxth	r3, r0
 800f4f4:	1acb      	subs	r3, r1, r3
 800f4f6:	0c00      	lsrs	r0, r0, #16
 800f4f8:	4463      	add	r3, ip
 800f4fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f502:	b29b      	uxth	r3, r3
 800f504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f508:	4576      	cmp	r6, lr
 800f50a:	f849 3b04 	str.w	r3, [r9], #4
 800f50e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f512:	d8e5      	bhi.n	800f4e0 <__mdiff+0x88>
 800f514:	1b33      	subs	r3, r6, r4
 800f516:	3b15      	subs	r3, #21
 800f518:	f023 0303 	bic.w	r3, r3, #3
 800f51c:	3415      	adds	r4, #21
 800f51e:	3304      	adds	r3, #4
 800f520:	42a6      	cmp	r6, r4
 800f522:	bf38      	it	cc
 800f524:	2304      	movcc	r3, #4
 800f526:	441d      	add	r5, r3
 800f528:	445b      	add	r3, fp
 800f52a:	461e      	mov	r6, r3
 800f52c:	462c      	mov	r4, r5
 800f52e:	4544      	cmp	r4, r8
 800f530:	d30e      	bcc.n	800f550 <__mdiff+0xf8>
 800f532:	f108 0103 	add.w	r1, r8, #3
 800f536:	1b49      	subs	r1, r1, r5
 800f538:	f021 0103 	bic.w	r1, r1, #3
 800f53c:	3d03      	subs	r5, #3
 800f53e:	45a8      	cmp	r8, r5
 800f540:	bf38      	it	cc
 800f542:	2100      	movcc	r1, #0
 800f544:	440b      	add	r3, r1
 800f546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f54a:	b191      	cbz	r1, 800f572 <__mdiff+0x11a>
 800f54c:	6117      	str	r7, [r2, #16]
 800f54e:	e79d      	b.n	800f48c <__mdiff+0x34>
 800f550:	f854 1b04 	ldr.w	r1, [r4], #4
 800f554:	46e6      	mov	lr, ip
 800f556:	0c08      	lsrs	r0, r1, #16
 800f558:	fa1c fc81 	uxtah	ip, ip, r1
 800f55c:	4471      	add	r1, lr
 800f55e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f562:	b289      	uxth	r1, r1
 800f564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f568:	f846 1b04 	str.w	r1, [r6], #4
 800f56c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f570:	e7dd      	b.n	800f52e <__mdiff+0xd6>
 800f572:	3f01      	subs	r7, #1
 800f574:	e7e7      	b.n	800f546 <__mdiff+0xee>
 800f576:	bf00      	nop
 800f578:	08010626 	.word	0x08010626
 800f57c:	080106ae 	.word	0x080106ae

0800f580 <__ulp>:
 800f580:	b082      	sub	sp, #8
 800f582:	ed8d 0b00 	vstr	d0, [sp]
 800f586:	9a01      	ldr	r2, [sp, #4]
 800f588:	4b0f      	ldr	r3, [pc, #60]	@ (800f5c8 <__ulp+0x48>)
 800f58a:	4013      	ands	r3, r2
 800f58c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f590:	2b00      	cmp	r3, #0
 800f592:	dc08      	bgt.n	800f5a6 <__ulp+0x26>
 800f594:	425b      	negs	r3, r3
 800f596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f59a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f59e:	da04      	bge.n	800f5aa <__ulp+0x2a>
 800f5a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f5a4:	4113      	asrs	r3, r2
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	e008      	b.n	800f5bc <__ulp+0x3c>
 800f5aa:	f1a2 0314 	sub.w	r3, r2, #20
 800f5ae:	2b1e      	cmp	r3, #30
 800f5b0:	bfda      	itte	le
 800f5b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f5b6:	40da      	lsrle	r2, r3
 800f5b8:	2201      	movgt	r2, #1
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	4619      	mov	r1, r3
 800f5be:	4610      	mov	r0, r2
 800f5c0:	ec41 0b10 	vmov	d0, r0, r1
 800f5c4:	b002      	add	sp, #8
 800f5c6:	4770      	bx	lr
 800f5c8:	7ff00000 	.word	0x7ff00000

0800f5cc <__b2d>:
 800f5cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5d0:	6906      	ldr	r6, [r0, #16]
 800f5d2:	f100 0814 	add.w	r8, r0, #20
 800f5d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f5da:	1f37      	subs	r7, r6, #4
 800f5dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	f7ff fd53 	bl	800f08c <__hi0bits>
 800f5e6:	f1c0 0320 	rsb	r3, r0, #32
 800f5ea:	280a      	cmp	r0, #10
 800f5ec:	600b      	str	r3, [r1, #0]
 800f5ee:	491b      	ldr	r1, [pc, #108]	@ (800f65c <__b2d+0x90>)
 800f5f0:	dc15      	bgt.n	800f61e <__b2d+0x52>
 800f5f2:	f1c0 0c0b 	rsb	ip, r0, #11
 800f5f6:	fa22 f30c 	lsr.w	r3, r2, ip
 800f5fa:	45b8      	cmp	r8, r7
 800f5fc:	ea43 0501 	orr.w	r5, r3, r1
 800f600:	bf34      	ite	cc
 800f602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f606:	2300      	movcs	r3, #0
 800f608:	3015      	adds	r0, #21
 800f60a:	fa02 f000 	lsl.w	r0, r2, r0
 800f60e:	fa23 f30c 	lsr.w	r3, r3, ip
 800f612:	4303      	orrs	r3, r0
 800f614:	461c      	mov	r4, r3
 800f616:	ec45 4b10 	vmov	d0, r4, r5
 800f61a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f61e:	45b8      	cmp	r8, r7
 800f620:	bf3a      	itte	cc
 800f622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f626:	f1a6 0708 	subcc.w	r7, r6, #8
 800f62a:	2300      	movcs	r3, #0
 800f62c:	380b      	subs	r0, #11
 800f62e:	d012      	beq.n	800f656 <__b2d+0x8a>
 800f630:	f1c0 0120 	rsb	r1, r0, #32
 800f634:	fa23 f401 	lsr.w	r4, r3, r1
 800f638:	4082      	lsls	r2, r0
 800f63a:	4322      	orrs	r2, r4
 800f63c:	4547      	cmp	r7, r8
 800f63e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f642:	bf8c      	ite	hi
 800f644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f648:	2200      	movls	r2, #0
 800f64a:	4083      	lsls	r3, r0
 800f64c:	40ca      	lsrs	r2, r1
 800f64e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f652:	4313      	orrs	r3, r2
 800f654:	e7de      	b.n	800f614 <__b2d+0x48>
 800f656:	ea42 0501 	orr.w	r5, r2, r1
 800f65a:	e7db      	b.n	800f614 <__b2d+0x48>
 800f65c:	3ff00000 	.word	0x3ff00000

0800f660 <__d2b>:
 800f660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f664:	460f      	mov	r7, r1
 800f666:	2101      	movs	r1, #1
 800f668:	ec59 8b10 	vmov	r8, r9, d0
 800f66c:	4616      	mov	r6, r2
 800f66e:	f7ff fc1b 	bl	800eea8 <_Balloc>
 800f672:	4604      	mov	r4, r0
 800f674:	b930      	cbnz	r0, 800f684 <__d2b+0x24>
 800f676:	4602      	mov	r2, r0
 800f678:	4b23      	ldr	r3, [pc, #140]	@ (800f708 <__d2b+0xa8>)
 800f67a:	4824      	ldr	r0, [pc, #144]	@ (800f70c <__d2b+0xac>)
 800f67c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f680:	f000 f986 	bl	800f990 <__assert_func>
 800f684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f68c:	b10d      	cbz	r5, 800f692 <__d2b+0x32>
 800f68e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f692:	9301      	str	r3, [sp, #4]
 800f694:	f1b8 0300 	subs.w	r3, r8, #0
 800f698:	d023      	beq.n	800f6e2 <__d2b+0x82>
 800f69a:	4668      	mov	r0, sp
 800f69c:	9300      	str	r3, [sp, #0]
 800f69e:	f7ff fd14 	bl	800f0ca <__lo0bits>
 800f6a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f6a6:	b1d0      	cbz	r0, 800f6de <__d2b+0x7e>
 800f6a8:	f1c0 0320 	rsb	r3, r0, #32
 800f6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f6b0:	430b      	orrs	r3, r1
 800f6b2:	40c2      	lsrs	r2, r0
 800f6b4:	6163      	str	r3, [r4, #20]
 800f6b6:	9201      	str	r2, [sp, #4]
 800f6b8:	9b01      	ldr	r3, [sp, #4]
 800f6ba:	61a3      	str	r3, [r4, #24]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	bf0c      	ite	eq
 800f6c0:	2201      	moveq	r2, #1
 800f6c2:	2202      	movne	r2, #2
 800f6c4:	6122      	str	r2, [r4, #16]
 800f6c6:	b1a5      	cbz	r5, 800f6f2 <__d2b+0x92>
 800f6c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f6cc:	4405      	add	r5, r0
 800f6ce:	603d      	str	r5, [r7, #0]
 800f6d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f6d4:	6030      	str	r0, [r6, #0]
 800f6d6:	4620      	mov	r0, r4
 800f6d8:	b003      	add	sp, #12
 800f6da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6de:	6161      	str	r1, [r4, #20]
 800f6e0:	e7ea      	b.n	800f6b8 <__d2b+0x58>
 800f6e2:	a801      	add	r0, sp, #4
 800f6e4:	f7ff fcf1 	bl	800f0ca <__lo0bits>
 800f6e8:	9b01      	ldr	r3, [sp, #4]
 800f6ea:	6163      	str	r3, [r4, #20]
 800f6ec:	3020      	adds	r0, #32
 800f6ee:	2201      	movs	r2, #1
 800f6f0:	e7e8      	b.n	800f6c4 <__d2b+0x64>
 800f6f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f6f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f6fa:	6038      	str	r0, [r7, #0]
 800f6fc:	6918      	ldr	r0, [r3, #16]
 800f6fe:	f7ff fcc5 	bl	800f08c <__hi0bits>
 800f702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f706:	e7e5      	b.n	800f6d4 <__d2b+0x74>
 800f708:	08010626 	.word	0x08010626
 800f70c:	080106ae 	.word	0x080106ae

0800f710 <__ratio>:
 800f710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f714:	b085      	sub	sp, #20
 800f716:	e9cd 1000 	strd	r1, r0, [sp]
 800f71a:	a902      	add	r1, sp, #8
 800f71c:	f7ff ff56 	bl	800f5cc <__b2d>
 800f720:	9800      	ldr	r0, [sp, #0]
 800f722:	a903      	add	r1, sp, #12
 800f724:	ec55 4b10 	vmov	r4, r5, d0
 800f728:	f7ff ff50 	bl	800f5cc <__b2d>
 800f72c:	9b01      	ldr	r3, [sp, #4]
 800f72e:	6919      	ldr	r1, [r3, #16]
 800f730:	9b00      	ldr	r3, [sp, #0]
 800f732:	691b      	ldr	r3, [r3, #16]
 800f734:	1ac9      	subs	r1, r1, r3
 800f736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f73a:	1a9b      	subs	r3, r3, r2
 800f73c:	ec5b ab10 	vmov	sl, fp, d0
 800f740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f744:	2b00      	cmp	r3, #0
 800f746:	bfce      	itee	gt
 800f748:	462a      	movgt	r2, r5
 800f74a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f74e:	465a      	movle	r2, fp
 800f750:	462f      	mov	r7, r5
 800f752:	46d9      	mov	r9, fp
 800f754:	bfcc      	ite	gt
 800f756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f75a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f75e:	464b      	mov	r3, r9
 800f760:	4652      	mov	r2, sl
 800f762:	4620      	mov	r0, r4
 800f764:	4639      	mov	r1, r7
 800f766:	f7f1 f871 	bl	800084c <__aeabi_ddiv>
 800f76a:	ec41 0b10 	vmov	d0, r0, r1
 800f76e:	b005      	add	sp, #20
 800f770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f774 <__copybits>:
 800f774:	3901      	subs	r1, #1
 800f776:	b570      	push	{r4, r5, r6, lr}
 800f778:	1149      	asrs	r1, r1, #5
 800f77a:	6914      	ldr	r4, [r2, #16]
 800f77c:	3101      	adds	r1, #1
 800f77e:	f102 0314 	add.w	r3, r2, #20
 800f782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f78a:	1f05      	subs	r5, r0, #4
 800f78c:	42a3      	cmp	r3, r4
 800f78e:	d30c      	bcc.n	800f7aa <__copybits+0x36>
 800f790:	1aa3      	subs	r3, r4, r2
 800f792:	3b11      	subs	r3, #17
 800f794:	f023 0303 	bic.w	r3, r3, #3
 800f798:	3211      	adds	r2, #17
 800f79a:	42a2      	cmp	r2, r4
 800f79c:	bf88      	it	hi
 800f79e:	2300      	movhi	r3, #0
 800f7a0:	4418      	add	r0, r3
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	4288      	cmp	r0, r1
 800f7a6:	d305      	bcc.n	800f7b4 <__copybits+0x40>
 800f7a8:	bd70      	pop	{r4, r5, r6, pc}
 800f7aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800f7ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800f7b2:	e7eb      	b.n	800f78c <__copybits+0x18>
 800f7b4:	f840 3b04 	str.w	r3, [r0], #4
 800f7b8:	e7f4      	b.n	800f7a4 <__copybits+0x30>

0800f7ba <__any_on>:
 800f7ba:	f100 0214 	add.w	r2, r0, #20
 800f7be:	6900      	ldr	r0, [r0, #16]
 800f7c0:	114b      	asrs	r3, r1, #5
 800f7c2:	4298      	cmp	r0, r3
 800f7c4:	b510      	push	{r4, lr}
 800f7c6:	db11      	blt.n	800f7ec <__any_on+0x32>
 800f7c8:	dd0a      	ble.n	800f7e0 <__any_on+0x26>
 800f7ca:	f011 011f 	ands.w	r1, r1, #31
 800f7ce:	d007      	beq.n	800f7e0 <__any_on+0x26>
 800f7d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f7d4:	fa24 f001 	lsr.w	r0, r4, r1
 800f7d8:	fa00 f101 	lsl.w	r1, r0, r1
 800f7dc:	428c      	cmp	r4, r1
 800f7de:	d10b      	bne.n	800f7f8 <__any_on+0x3e>
 800f7e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7e4:	4293      	cmp	r3, r2
 800f7e6:	d803      	bhi.n	800f7f0 <__any_on+0x36>
 800f7e8:	2000      	movs	r0, #0
 800f7ea:	bd10      	pop	{r4, pc}
 800f7ec:	4603      	mov	r3, r0
 800f7ee:	e7f7      	b.n	800f7e0 <__any_on+0x26>
 800f7f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7f4:	2900      	cmp	r1, #0
 800f7f6:	d0f5      	beq.n	800f7e4 <__any_on+0x2a>
 800f7f8:	2001      	movs	r0, #1
 800f7fa:	e7f6      	b.n	800f7ea <__any_on+0x30>

0800f7fc <__ascii_wctomb>:
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	4608      	mov	r0, r1
 800f800:	b141      	cbz	r1, 800f814 <__ascii_wctomb+0x18>
 800f802:	2aff      	cmp	r2, #255	@ 0xff
 800f804:	d904      	bls.n	800f810 <__ascii_wctomb+0x14>
 800f806:	228a      	movs	r2, #138	@ 0x8a
 800f808:	601a      	str	r2, [r3, #0]
 800f80a:	f04f 30ff 	mov.w	r0, #4294967295
 800f80e:	4770      	bx	lr
 800f810:	700a      	strb	r2, [r1, #0]
 800f812:	2001      	movs	r0, #1
 800f814:	4770      	bx	lr
	...

0800f818 <__sflush_r>:
 800f818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f820:	0716      	lsls	r6, r2, #28
 800f822:	4605      	mov	r5, r0
 800f824:	460c      	mov	r4, r1
 800f826:	d454      	bmi.n	800f8d2 <__sflush_r+0xba>
 800f828:	684b      	ldr	r3, [r1, #4]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	dc02      	bgt.n	800f834 <__sflush_r+0x1c>
 800f82e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f830:	2b00      	cmp	r3, #0
 800f832:	dd48      	ble.n	800f8c6 <__sflush_r+0xae>
 800f834:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f836:	2e00      	cmp	r6, #0
 800f838:	d045      	beq.n	800f8c6 <__sflush_r+0xae>
 800f83a:	2300      	movs	r3, #0
 800f83c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f840:	682f      	ldr	r7, [r5, #0]
 800f842:	6a21      	ldr	r1, [r4, #32]
 800f844:	602b      	str	r3, [r5, #0]
 800f846:	d030      	beq.n	800f8aa <__sflush_r+0x92>
 800f848:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f84a:	89a3      	ldrh	r3, [r4, #12]
 800f84c:	0759      	lsls	r1, r3, #29
 800f84e:	d505      	bpl.n	800f85c <__sflush_r+0x44>
 800f850:	6863      	ldr	r3, [r4, #4]
 800f852:	1ad2      	subs	r2, r2, r3
 800f854:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f856:	b10b      	cbz	r3, 800f85c <__sflush_r+0x44>
 800f858:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f85a:	1ad2      	subs	r2, r2, r3
 800f85c:	2300      	movs	r3, #0
 800f85e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f860:	6a21      	ldr	r1, [r4, #32]
 800f862:	4628      	mov	r0, r5
 800f864:	47b0      	blx	r6
 800f866:	1c43      	adds	r3, r0, #1
 800f868:	89a3      	ldrh	r3, [r4, #12]
 800f86a:	d106      	bne.n	800f87a <__sflush_r+0x62>
 800f86c:	6829      	ldr	r1, [r5, #0]
 800f86e:	291d      	cmp	r1, #29
 800f870:	d82b      	bhi.n	800f8ca <__sflush_r+0xb2>
 800f872:	4a2a      	ldr	r2, [pc, #168]	@ (800f91c <__sflush_r+0x104>)
 800f874:	40ca      	lsrs	r2, r1
 800f876:	07d6      	lsls	r6, r2, #31
 800f878:	d527      	bpl.n	800f8ca <__sflush_r+0xb2>
 800f87a:	2200      	movs	r2, #0
 800f87c:	6062      	str	r2, [r4, #4]
 800f87e:	04d9      	lsls	r1, r3, #19
 800f880:	6922      	ldr	r2, [r4, #16]
 800f882:	6022      	str	r2, [r4, #0]
 800f884:	d504      	bpl.n	800f890 <__sflush_r+0x78>
 800f886:	1c42      	adds	r2, r0, #1
 800f888:	d101      	bne.n	800f88e <__sflush_r+0x76>
 800f88a:	682b      	ldr	r3, [r5, #0]
 800f88c:	b903      	cbnz	r3, 800f890 <__sflush_r+0x78>
 800f88e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f890:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f892:	602f      	str	r7, [r5, #0]
 800f894:	b1b9      	cbz	r1, 800f8c6 <__sflush_r+0xae>
 800f896:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f89a:	4299      	cmp	r1, r3
 800f89c:	d002      	beq.n	800f8a4 <__sflush_r+0x8c>
 800f89e:	4628      	mov	r0, r5
 800f8a0:	f7fe febe 	bl	800e620 <_free_r>
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8a8:	e00d      	b.n	800f8c6 <__sflush_r+0xae>
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	4628      	mov	r0, r5
 800f8ae:	47b0      	blx	r6
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	1c50      	adds	r0, r2, #1
 800f8b4:	d1c9      	bne.n	800f84a <__sflush_r+0x32>
 800f8b6:	682b      	ldr	r3, [r5, #0]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d0c6      	beq.n	800f84a <__sflush_r+0x32>
 800f8bc:	2b1d      	cmp	r3, #29
 800f8be:	d001      	beq.n	800f8c4 <__sflush_r+0xac>
 800f8c0:	2b16      	cmp	r3, #22
 800f8c2:	d11e      	bne.n	800f902 <__sflush_r+0xea>
 800f8c4:	602f      	str	r7, [r5, #0]
 800f8c6:	2000      	movs	r0, #0
 800f8c8:	e022      	b.n	800f910 <__sflush_r+0xf8>
 800f8ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8ce:	b21b      	sxth	r3, r3
 800f8d0:	e01b      	b.n	800f90a <__sflush_r+0xf2>
 800f8d2:	690f      	ldr	r7, [r1, #16]
 800f8d4:	2f00      	cmp	r7, #0
 800f8d6:	d0f6      	beq.n	800f8c6 <__sflush_r+0xae>
 800f8d8:	0793      	lsls	r3, r2, #30
 800f8da:	680e      	ldr	r6, [r1, #0]
 800f8dc:	bf08      	it	eq
 800f8de:	694b      	ldreq	r3, [r1, #20]
 800f8e0:	600f      	str	r7, [r1, #0]
 800f8e2:	bf18      	it	ne
 800f8e4:	2300      	movne	r3, #0
 800f8e6:	eba6 0807 	sub.w	r8, r6, r7
 800f8ea:	608b      	str	r3, [r1, #8]
 800f8ec:	f1b8 0f00 	cmp.w	r8, #0
 800f8f0:	dde9      	ble.n	800f8c6 <__sflush_r+0xae>
 800f8f2:	6a21      	ldr	r1, [r4, #32]
 800f8f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f8f6:	4643      	mov	r3, r8
 800f8f8:	463a      	mov	r2, r7
 800f8fa:	4628      	mov	r0, r5
 800f8fc:	47b0      	blx	r6
 800f8fe:	2800      	cmp	r0, #0
 800f900:	dc08      	bgt.n	800f914 <__sflush_r+0xfc>
 800f902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f90a:	81a3      	strh	r3, [r4, #12]
 800f90c:	f04f 30ff 	mov.w	r0, #4294967295
 800f910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f914:	4407      	add	r7, r0
 800f916:	eba8 0800 	sub.w	r8, r8, r0
 800f91a:	e7e7      	b.n	800f8ec <__sflush_r+0xd4>
 800f91c:	20400001 	.word	0x20400001

0800f920 <_fflush_r>:
 800f920:	b538      	push	{r3, r4, r5, lr}
 800f922:	690b      	ldr	r3, [r1, #16]
 800f924:	4605      	mov	r5, r0
 800f926:	460c      	mov	r4, r1
 800f928:	b913      	cbnz	r3, 800f930 <_fflush_r+0x10>
 800f92a:	2500      	movs	r5, #0
 800f92c:	4628      	mov	r0, r5
 800f92e:	bd38      	pop	{r3, r4, r5, pc}
 800f930:	b118      	cbz	r0, 800f93a <_fflush_r+0x1a>
 800f932:	6a03      	ldr	r3, [r0, #32]
 800f934:	b90b      	cbnz	r3, 800f93a <_fflush_r+0x1a>
 800f936:	f7fe fd53 	bl	800e3e0 <__sinit>
 800f93a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d0f3      	beq.n	800f92a <_fflush_r+0xa>
 800f942:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f944:	07d0      	lsls	r0, r2, #31
 800f946:	d404      	bmi.n	800f952 <_fflush_r+0x32>
 800f948:	0599      	lsls	r1, r3, #22
 800f94a:	d402      	bmi.n	800f952 <_fflush_r+0x32>
 800f94c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f94e:	f7fe fe4c 	bl	800e5ea <__retarget_lock_acquire_recursive>
 800f952:	4628      	mov	r0, r5
 800f954:	4621      	mov	r1, r4
 800f956:	f7ff ff5f 	bl	800f818 <__sflush_r>
 800f95a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f95c:	07da      	lsls	r2, r3, #31
 800f95e:	4605      	mov	r5, r0
 800f960:	d4e4      	bmi.n	800f92c <_fflush_r+0xc>
 800f962:	89a3      	ldrh	r3, [r4, #12]
 800f964:	059b      	lsls	r3, r3, #22
 800f966:	d4e1      	bmi.n	800f92c <_fflush_r+0xc>
 800f968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f96a:	f7fe fe3f 	bl	800e5ec <__retarget_lock_release_recursive>
 800f96e:	e7dd      	b.n	800f92c <_fflush_r+0xc>

0800f970 <_sbrk_r>:
 800f970:	b538      	push	{r3, r4, r5, lr}
 800f972:	4d06      	ldr	r5, [pc, #24]	@ (800f98c <_sbrk_r+0x1c>)
 800f974:	2300      	movs	r3, #0
 800f976:	4604      	mov	r4, r0
 800f978:	4608      	mov	r0, r1
 800f97a:	602b      	str	r3, [r5, #0]
 800f97c:	f7f2 ff82 	bl	8002884 <_sbrk>
 800f980:	1c43      	adds	r3, r0, #1
 800f982:	d102      	bne.n	800f98a <_sbrk_r+0x1a>
 800f984:	682b      	ldr	r3, [r5, #0]
 800f986:	b103      	cbz	r3, 800f98a <_sbrk_r+0x1a>
 800f988:	6023      	str	r3, [r4, #0]
 800f98a:	bd38      	pop	{r3, r4, r5, pc}
 800f98c:	20002844 	.word	0x20002844

0800f990 <__assert_func>:
 800f990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f992:	4614      	mov	r4, r2
 800f994:	461a      	mov	r2, r3
 800f996:	4b09      	ldr	r3, [pc, #36]	@ (800f9bc <__assert_func+0x2c>)
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	4605      	mov	r5, r0
 800f99c:	68d8      	ldr	r0, [r3, #12]
 800f99e:	b14c      	cbz	r4, 800f9b4 <__assert_func+0x24>
 800f9a0:	4b07      	ldr	r3, [pc, #28]	@ (800f9c0 <__assert_func+0x30>)
 800f9a2:	9100      	str	r1, [sp, #0]
 800f9a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f9a8:	4906      	ldr	r1, [pc, #24]	@ (800f9c4 <__assert_func+0x34>)
 800f9aa:	462b      	mov	r3, r5
 800f9ac:	f000 f82a 	bl	800fa04 <fiprintf>
 800f9b0:	f000 f83a 	bl	800fa28 <abort>
 800f9b4:	4b04      	ldr	r3, [pc, #16]	@ (800f9c8 <__assert_func+0x38>)
 800f9b6:	461c      	mov	r4, r3
 800f9b8:	e7f3      	b.n	800f9a2 <__assert_func+0x12>
 800f9ba:	bf00      	nop
 800f9bc:	2000028c 	.word	0x2000028c
 800f9c0:	08010707 	.word	0x08010707
 800f9c4:	08010714 	.word	0x08010714
 800f9c8:	08010742 	.word	0x08010742

0800f9cc <_calloc_r>:
 800f9cc:	b570      	push	{r4, r5, r6, lr}
 800f9ce:	fba1 5402 	umull	r5, r4, r1, r2
 800f9d2:	b934      	cbnz	r4, 800f9e2 <_calloc_r+0x16>
 800f9d4:	4629      	mov	r1, r5
 800f9d6:	f7ff f9c9 	bl	800ed6c <_malloc_r>
 800f9da:	4606      	mov	r6, r0
 800f9dc:	b928      	cbnz	r0, 800f9ea <_calloc_r+0x1e>
 800f9de:	4630      	mov	r0, r6
 800f9e0:	bd70      	pop	{r4, r5, r6, pc}
 800f9e2:	220c      	movs	r2, #12
 800f9e4:	6002      	str	r2, [r0, #0]
 800f9e6:	2600      	movs	r6, #0
 800f9e8:	e7f9      	b.n	800f9de <_calloc_r+0x12>
 800f9ea:	462a      	mov	r2, r5
 800f9ec:	4621      	mov	r1, r4
 800f9ee:	f7fe fd70 	bl	800e4d2 <memset>
 800f9f2:	e7f4      	b.n	800f9de <_calloc_r+0x12>

0800f9f4 <malloc>:
 800f9f4:	4b02      	ldr	r3, [pc, #8]	@ (800fa00 <malloc+0xc>)
 800f9f6:	4601      	mov	r1, r0
 800f9f8:	6818      	ldr	r0, [r3, #0]
 800f9fa:	f7ff b9b7 	b.w	800ed6c <_malloc_r>
 800f9fe:	bf00      	nop
 800fa00:	2000028c 	.word	0x2000028c

0800fa04 <fiprintf>:
 800fa04:	b40e      	push	{r1, r2, r3}
 800fa06:	b503      	push	{r0, r1, lr}
 800fa08:	4601      	mov	r1, r0
 800fa0a:	ab03      	add	r3, sp, #12
 800fa0c:	4805      	ldr	r0, [pc, #20]	@ (800fa24 <fiprintf+0x20>)
 800fa0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa12:	6800      	ldr	r0, [r0, #0]
 800fa14:	9301      	str	r3, [sp, #4]
 800fa16:	f000 f837 	bl	800fa88 <_vfiprintf_r>
 800fa1a:	b002      	add	sp, #8
 800fa1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa20:	b003      	add	sp, #12
 800fa22:	4770      	bx	lr
 800fa24:	2000028c 	.word	0x2000028c

0800fa28 <abort>:
 800fa28:	b508      	push	{r3, lr}
 800fa2a:	2006      	movs	r0, #6
 800fa2c:	f000 fb8c 	bl	8010148 <raise>
 800fa30:	2001      	movs	r0, #1
 800fa32:	f7f2 feaf 	bl	8002794 <_exit>

0800fa36 <__sfputc_r>:
 800fa36:	6893      	ldr	r3, [r2, #8]
 800fa38:	3b01      	subs	r3, #1
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	b410      	push	{r4}
 800fa3e:	6093      	str	r3, [r2, #8]
 800fa40:	da08      	bge.n	800fa54 <__sfputc_r+0x1e>
 800fa42:	6994      	ldr	r4, [r2, #24]
 800fa44:	42a3      	cmp	r3, r4
 800fa46:	db01      	blt.n	800fa4c <__sfputc_r+0x16>
 800fa48:	290a      	cmp	r1, #10
 800fa4a:	d103      	bne.n	800fa54 <__sfputc_r+0x1e>
 800fa4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa50:	f000 babe 	b.w	800ffd0 <__swbuf_r>
 800fa54:	6813      	ldr	r3, [r2, #0]
 800fa56:	1c58      	adds	r0, r3, #1
 800fa58:	6010      	str	r0, [r2, #0]
 800fa5a:	7019      	strb	r1, [r3, #0]
 800fa5c:	4608      	mov	r0, r1
 800fa5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa62:	4770      	bx	lr

0800fa64 <__sfputs_r>:
 800fa64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa66:	4606      	mov	r6, r0
 800fa68:	460f      	mov	r7, r1
 800fa6a:	4614      	mov	r4, r2
 800fa6c:	18d5      	adds	r5, r2, r3
 800fa6e:	42ac      	cmp	r4, r5
 800fa70:	d101      	bne.n	800fa76 <__sfputs_r+0x12>
 800fa72:	2000      	movs	r0, #0
 800fa74:	e007      	b.n	800fa86 <__sfputs_r+0x22>
 800fa76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa7a:	463a      	mov	r2, r7
 800fa7c:	4630      	mov	r0, r6
 800fa7e:	f7ff ffda 	bl	800fa36 <__sfputc_r>
 800fa82:	1c43      	adds	r3, r0, #1
 800fa84:	d1f3      	bne.n	800fa6e <__sfputs_r+0xa>
 800fa86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa88 <_vfiprintf_r>:
 800fa88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa8c:	460d      	mov	r5, r1
 800fa8e:	b09d      	sub	sp, #116	@ 0x74
 800fa90:	4614      	mov	r4, r2
 800fa92:	4698      	mov	r8, r3
 800fa94:	4606      	mov	r6, r0
 800fa96:	b118      	cbz	r0, 800faa0 <_vfiprintf_r+0x18>
 800fa98:	6a03      	ldr	r3, [r0, #32]
 800fa9a:	b90b      	cbnz	r3, 800faa0 <_vfiprintf_r+0x18>
 800fa9c:	f7fe fca0 	bl	800e3e0 <__sinit>
 800faa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800faa2:	07d9      	lsls	r1, r3, #31
 800faa4:	d405      	bmi.n	800fab2 <_vfiprintf_r+0x2a>
 800faa6:	89ab      	ldrh	r3, [r5, #12]
 800faa8:	059a      	lsls	r2, r3, #22
 800faaa:	d402      	bmi.n	800fab2 <_vfiprintf_r+0x2a>
 800faac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800faae:	f7fe fd9c 	bl	800e5ea <__retarget_lock_acquire_recursive>
 800fab2:	89ab      	ldrh	r3, [r5, #12]
 800fab4:	071b      	lsls	r3, r3, #28
 800fab6:	d501      	bpl.n	800fabc <_vfiprintf_r+0x34>
 800fab8:	692b      	ldr	r3, [r5, #16]
 800faba:	b99b      	cbnz	r3, 800fae4 <_vfiprintf_r+0x5c>
 800fabc:	4629      	mov	r1, r5
 800fabe:	4630      	mov	r0, r6
 800fac0:	f000 fac4 	bl	801004c <__swsetup_r>
 800fac4:	b170      	cbz	r0, 800fae4 <_vfiprintf_r+0x5c>
 800fac6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fac8:	07dc      	lsls	r4, r3, #31
 800faca:	d504      	bpl.n	800fad6 <_vfiprintf_r+0x4e>
 800facc:	f04f 30ff 	mov.w	r0, #4294967295
 800fad0:	b01d      	add	sp, #116	@ 0x74
 800fad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fad6:	89ab      	ldrh	r3, [r5, #12]
 800fad8:	0598      	lsls	r0, r3, #22
 800fada:	d4f7      	bmi.n	800facc <_vfiprintf_r+0x44>
 800fadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fade:	f7fe fd85 	bl	800e5ec <__retarget_lock_release_recursive>
 800fae2:	e7f3      	b.n	800facc <_vfiprintf_r+0x44>
 800fae4:	2300      	movs	r3, #0
 800fae6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fae8:	2320      	movs	r3, #32
 800faea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800faee:	f8cd 800c 	str.w	r8, [sp, #12]
 800faf2:	2330      	movs	r3, #48	@ 0x30
 800faf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fca4 <_vfiprintf_r+0x21c>
 800faf8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fafc:	f04f 0901 	mov.w	r9, #1
 800fb00:	4623      	mov	r3, r4
 800fb02:	469a      	mov	sl, r3
 800fb04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb08:	b10a      	cbz	r2, 800fb0e <_vfiprintf_r+0x86>
 800fb0a:	2a25      	cmp	r2, #37	@ 0x25
 800fb0c:	d1f9      	bne.n	800fb02 <_vfiprintf_r+0x7a>
 800fb0e:	ebba 0b04 	subs.w	fp, sl, r4
 800fb12:	d00b      	beq.n	800fb2c <_vfiprintf_r+0xa4>
 800fb14:	465b      	mov	r3, fp
 800fb16:	4622      	mov	r2, r4
 800fb18:	4629      	mov	r1, r5
 800fb1a:	4630      	mov	r0, r6
 800fb1c:	f7ff ffa2 	bl	800fa64 <__sfputs_r>
 800fb20:	3001      	adds	r0, #1
 800fb22:	f000 80a7 	beq.w	800fc74 <_vfiprintf_r+0x1ec>
 800fb26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb28:	445a      	add	r2, fp
 800fb2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb2c:	f89a 3000 	ldrb.w	r3, [sl]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	f000 809f 	beq.w	800fc74 <_vfiprintf_r+0x1ec>
 800fb36:	2300      	movs	r3, #0
 800fb38:	f04f 32ff 	mov.w	r2, #4294967295
 800fb3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb40:	f10a 0a01 	add.w	sl, sl, #1
 800fb44:	9304      	str	r3, [sp, #16]
 800fb46:	9307      	str	r3, [sp, #28]
 800fb48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fb4c:	931a      	str	r3, [sp, #104]	@ 0x68
 800fb4e:	4654      	mov	r4, sl
 800fb50:	2205      	movs	r2, #5
 800fb52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb56:	4853      	ldr	r0, [pc, #332]	@ (800fca4 <_vfiprintf_r+0x21c>)
 800fb58:	f7f0 fb42 	bl	80001e0 <memchr>
 800fb5c:	9a04      	ldr	r2, [sp, #16]
 800fb5e:	b9d8      	cbnz	r0, 800fb98 <_vfiprintf_r+0x110>
 800fb60:	06d1      	lsls	r1, r2, #27
 800fb62:	bf44      	itt	mi
 800fb64:	2320      	movmi	r3, #32
 800fb66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb6a:	0713      	lsls	r3, r2, #28
 800fb6c:	bf44      	itt	mi
 800fb6e:	232b      	movmi	r3, #43	@ 0x2b
 800fb70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb74:	f89a 3000 	ldrb.w	r3, [sl]
 800fb78:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb7a:	d015      	beq.n	800fba8 <_vfiprintf_r+0x120>
 800fb7c:	9a07      	ldr	r2, [sp, #28]
 800fb7e:	4654      	mov	r4, sl
 800fb80:	2000      	movs	r0, #0
 800fb82:	f04f 0c0a 	mov.w	ip, #10
 800fb86:	4621      	mov	r1, r4
 800fb88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb8c:	3b30      	subs	r3, #48	@ 0x30
 800fb8e:	2b09      	cmp	r3, #9
 800fb90:	d94b      	bls.n	800fc2a <_vfiprintf_r+0x1a2>
 800fb92:	b1b0      	cbz	r0, 800fbc2 <_vfiprintf_r+0x13a>
 800fb94:	9207      	str	r2, [sp, #28]
 800fb96:	e014      	b.n	800fbc2 <_vfiprintf_r+0x13a>
 800fb98:	eba0 0308 	sub.w	r3, r0, r8
 800fb9c:	fa09 f303 	lsl.w	r3, r9, r3
 800fba0:	4313      	orrs	r3, r2
 800fba2:	9304      	str	r3, [sp, #16]
 800fba4:	46a2      	mov	sl, r4
 800fba6:	e7d2      	b.n	800fb4e <_vfiprintf_r+0xc6>
 800fba8:	9b03      	ldr	r3, [sp, #12]
 800fbaa:	1d19      	adds	r1, r3, #4
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	9103      	str	r1, [sp, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	bfbb      	ittet	lt
 800fbb4:	425b      	neglt	r3, r3
 800fbb6:	f042 0202 	orrlt.w	r2, r2, #2
 800fbba:	9307      	strge	r3, [sp, #28]
 800fbbc:	9307      	strlt	r3, [sp, #28]
 800fbbe:	bfb8      	it	lt
 800fbc0:	9204      	strlt	r2, [sp, #16]
 800fbc2:	7823      	ldrb	r3, [r4, #0]
 800fbc4:	2b2e      	cmp	r3, #46	@ 0x2e
 800fbc6:	d10a      	bne.n	800fbde <_vfiprintf_r+0x156>
 800fbc8:	7863      	ldrb	r3, [r4, #1]
 800fbca:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbcc:	d132      	bne.n	800fc34 <_vfiprintf_r+0x1ac>
 800fbce:	9b03      	ldr	r3, [sp, #12]
 800fbd0:	1d1a      	adds	r2, r3, #4
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	9203      	str	r2, [sp, #12]
 800fbd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fbda:	3402      	adds	r4, #2
 800fbdc:	9305      	str	r3, [sp, #20]
 800fbde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fcb4 <_vfiprintf_r+0x22c>
 800fbe2:	7821      	ldrb	r1, [r4, #0]
 800fbe4:	2203      	movs	r2, #3
 800fbe6:	4650      	mov	r0, sl
 800fbe8:	f7f0 fafa 	bl	80001e0 <memchr>
 800fbec:	b138      	cbz	r0, 800fbfe <_vfiprintf_r+0x176>
 800fbee:	9b04      	ldr	r3, [sp, #16]
 800fbf0:	eba0 000a 	sub.w	r0, r0, sl
 800fbf4:	2240      	movs	r2, #64	@ 0x40
 800fbf6:	4082      	lsls	r2, r0
 800fbf8:	4313      	orrs	r3, r2
 800fbfa:	3401      	adds	r4, #1
 800fbfc:	9304      	str	r3, [sp, #16]
 800fbfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc02:	4829      	ldr	r0, [pc, #164]	@ (800fca8 <_vfiprintf_r+0x220>)
 800fc04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc08:	2206      	movs	r2, #6
 800fc0a:	f7f0 fae9 	bl	80001e0 <memchr>
 800fc0e:	2800      	cmp	r0, #0
 800fc10:	d03f      	beq.n	800fc92 <_vfiprintf_r+0x20a>
 800fc12:	4b26      	ldr	r3, [pc, #152]	@ (800fcac <_vfiprintf_r+0x224>)
 800fc14:	bb1b      	cbnz	r3, 800fc5e <_vfiprintf_r+0x1d6>
 800fc16:	9b03      	ldr	r3, [sp, #12]
 800fc18:	3307      	adds	r3, #7
 800fc1a:	f023 0307 	bic.w	r3, r3, #7
 800fc1e:	3308      	adds	r3, #8
 800fc20:	9303      	str	r3, [sp, #12]
 800fc22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc24:	443b      	add	r3, r7
 800fc26:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc28:	e76a      	b.n	800fb00 <_vfiprintf_r+0x78>
 800fc2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc2e:	460c      	mov	r4, r1
 800fc30:	2001      	movs	r0, #1
 800fc32:	e7a8      	b.n	800fb86 <_vfiprintf_r+0xfe>
 800fc34:	2300      	movs	r3, #0
 800fc36:	3401      	adds	r4, #1
 800fc38:	9305      	str	r3, [sp, #20]
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	f04f 0c0a 	mov.w	ip, #10
 800fc40:	4620      	mov	r0, r4
 800fc42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc46:	3a30      	subs	r2, #48	@ 0x30
 800fc48:	2a09      	cmp	r2, #9
 800fc4a:	d903      	bls.n	800fc54 <_vfiprintf_r+0x1cc>
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d0c6      	beq.n	800fbde <_vfiprintf_r+0x156>
 800fc50:	9105      	str	r1, [sp, #20]
 800fc52:	e7c4      	b.n	800fbde <_vfiprintf_r+0x156>
 800fc54:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc58:	4604      	mov	r4, r0
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	e7f0      	b.n	800fc40 <_vfiprintf_r+0x1b8>
 800fc5e:	ab03      	add	r3, sp, #12
 800fc60:	9300      	str	r3, [sp, #0]
 800fc62:	462a      	mov	r2, r5
 800fc64:	4b12      	ldr	r3, [pc, #72]	@ (800fcb0 <_vfiprintf_r+0x228>)
 800fc66:	a904      	add	r1, sp, #16
 800fc68:	4630      	mov	r0, r6
 800fc6a:	f3af 8000 	nop.w
 800fc6e:	4607      	mov	r7, r0
 800fc70:	1c78      	adds	r0, r7, #1
 800fc72:	d1d6      	bne.n	800fc22 <_vfiprintf_r+0x19a>
 800fc74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc76:	07d9      	lsls	r1, r3, #31
 800fc78:	d405      	bmi.n	800fc86 <_vfiprintf_r+0x1fe>
 800fc7a:	89ab      	ldrh	r3, [r5, #12]
 800fc7c:	059a      	lsls	r2, r3, #22
 800fc7e:	d402      	bmi.n	800fc86 <_vfiprintf_r+0x1fe>
 800fc80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc82:	f7fe fcb3 	bl	800e5ec <__retarget_lock_release_recursive>
 800fc86:	89ab      	ldrh	r3, [r5, #12]
 800fc88:	065b      	lsls	r3, r3, #25
 800fc8a:	f53f af1f 	bmi.w	800facc <_vfiprintf_r+0x44>
 800fc8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fc90:	e71e      	b.n	800fad0 <_vfiprintf_r+0x48>
 800fc92:	ab03      	add	r3, sp, #12
 800fc94:	9300      	str	r3, [sp, #0]
 800fc96:	462a      	mov	r2, r5
 800fc98:	4b05      	ldr	r3, [pc, #20]	@ (800fcb0 <_vfiprintf_r+0x228>)
 800fc9a:	a904      	add	r1, sp, #16
 800fc9c:	4630      	mov	r0, r6
 800fc9e:	f000 f879 	bl	800fd94 <_printf_i>
 800fca2:	e7e4      	b.n	800fc6e <_vfiprintf_r+0x1e6>
 800fca4:	08010743 	.word	0x08010743
 800fca8:	0801074d 	.word	0x0801074d
 800fcac:	00000000 	.word	0x00000000
 800fcb0:	0800fa65 	.word	0x0800fa65
 800fcb4:	08010749 	.word	0x08010749

0800fcb8 <_printf_common>:
 800fcb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fcbc:	4616      	mov	r6, r2
 800fcbe:	4698      	mov	r8, r3
 800fcc0:	688a      	ldr	r2, [r1, #8]
 800fcc2:	690b      	ldr	r3, [r1, #16]
 800fcc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fcc8:	4293      	cmp	r3, r2
 800fcca:	bfb8      	it	lt
 800fccc:	4613      	movlt	r3, r2
 800fcce:	6033      	str	r3, [r6, #0]
 800fcd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fcd4:	4607      	mov	r7, r0
 800fcd6:	460c      	mov	r4, r1
 800fcd8:	b10a      	cbz	r2, 800fcde <_printf_common+0x26>
 800fcda:	3301      	adds	r3, #1
 800fcdc:	6033      	str	r3, [r6, #0]
 800fcde:	6823      	ldr	r3, [r4, #0]
 800fce0:	0699      	lsls	r1, r3, #26
 800fce2:	bf42      	ittt	mi
 800fce4:	6833      	ldrmi	r3, [r6, #0]
 800fce6:	3302      	addmi	r3, #2
 800fce8:	6033      	strmi	r3, [r6, #0]
 800fcea:	6825      	ldr	r5, [r4, #0]
 800fcec:	f015 0506 	ands.w	r5, r5, #6
 800fcf0:	d106      	bne.n	800fd00 <_printf_common+0x48>
 800fcf2:	f104 0a19 	add.w	sl, r4, #25
 800fcf6:	68e3      	ldr	r3, [r4, #12]
 800fcf8:	6832      	ldr	r2, [r6, #0]
 800fcfa:	1a9b      	subs	r3, r3, r2
 800fcfc:	42ab      	cmp	r3, r5
 800fcfe:	dc26      	bgt.n	800fd4e <_printf_common+0x96>
 800fd00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fd04:	6822      	ldr	r2, [r4, #0]
 800fd06:	3b00      	subs	r3, #0
 800fd08:	bf18      	it	ne
 800fd0a:	2301      	movne	r3, #1
 800fd0c:	0692      	lsls	r2, r2, #26
 800fd0e:	d42b      	bmi.n	800fd68 <_printf_common+0xb0>
 800fd10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fd14:	4641      	mov	r1, r8
 800fd16:	4638      	mov	r0, r7
 800fd18:	47c8      	blx	r9
 800fd1a:	3001      	adds	r0, #1
 800fd1c:	d01e      	beq.n	800fd5c <_printf_common+0xa4>
 800fd1e:	6823      	ldr	r3, [r4, #0]
 800fd20:	6922      	ldr	r2, [r4, #16]
 800fd22:	f003 0306 	and.w	r3, r3, #6
 800fd26:	2b04      	cmp	r3, #4
 800fd28:	bf02      	ittt	eq
 800fd2a:	68e5      	ldreq	r5, [r4, #12]
 800fd2c:	6833      	ldreq	r3, [r6, #0]
 800fd2e:	1aed      	subeq	r5, r5, r3
 800fd30:	68a3      	ldr	r3, [r4, #8]
 800fd32:	bf0c      	ite	eq
 800fd34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fd38:	2500      	movne	r5, #0
 800fd3a:	4293      	cmp	r3, r2
 800fd3c:	bfc4      	itt	gt
 800fd3e:	1a9b      	subgt	r3, r3, r2
 800fd40:	18ed      	addgt	r5, r5, r3
 800fd42:	2600      	movs	r6, #0
 800fd44:	341a      	adds	r4, #26
 800fd46:	42b5      	cmp	r5, r6
 800fd48:	d11a      	bne.n	800fd80 <_printf_common+0xc8>
 800fd4a:	2000      	movs	r0, #0
 800fd4c:	e008      	b.n	800fd60 <_printf_common+0xa8>
 800fd4e:	2301      	movs	r3, #1
 800fd50:	4652      	mov	r2, sl
 800fd52:	4641      	mov	r1, r8
 800fd54:	4638      	mov	r0, r7
 800fd56:	47c8      	blx	r9
 800fd58:	3001      	adds	r0, #1
 800fd5a:	d103      	bne.n	800fd64 <_printf_common+0xac>
 800fd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd64:	3501      	adds	r5, #1
 800fd66:	e7c6      	b.n	800fcf6 <_printf_common+0x3e>
 800fd68:	18e1      	adds	r1, r4, r3
 800fd6a:	1c5a      	adds	r2, r3, #1
 800fd6c:	2030      	movs	r0, #48	@ 0x30
 800fd6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fd72:	4422      	add	r2, r4
 800fd74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fd78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fd7c:	3302      	adds	r3, #2
 800fd7e:	e7c7      	b.n	800fd10 <_printf_common+0x58>
 800fd80:	2301      	movs	r3, #1
 800fd82:	4622      	mov	r2, r4
 800fd84:	4641      	mov	r1, r8
 800fd86:	4638      	mov	r0, r7
 800fd88:	47c8      	blx	r9
 800fd8a:	3001      	adds	r0, #1
 800fd8c:	d0e6      	beq.n	800fd5c <_printf_common+0xa4>
 800fd8e:	3601      	adds	r6, #1
 800fd90:	e7d9      	b.n	800fd46 <_printf_common+0x8e>
	...

0800fd94 <_printf_i>:
 800fd94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd98:	7e0f      	ldrb	r7, [r1, #24]
 800fd9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fd9c:	2f78      	cmp	r7, #120	@ 0x78
 800fd9e:	4691      	mov	r9, r2
 800fda0:	4680      	mov	r8, r0
 800fda2:	460c      	mov	r4, r1
 800fda4:	469a      	mov	sl, r3
 800fda6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fdaa:	d807      	bhi.n	800fdbc <_printf_i+0x28>
 800fdac:	2f62      	cmp	r7, #98	@ 0x62
 800fdae:	d80a      	bhi.n	800fdc6 <_printf_i+0x32>
 800fdb0:	2f00      	cmp	r7, #0
 800fdb2:	f000 80d1 	beq.w	800ff58 <_printf_i+0x1c4>
 800fdb6:	2f58      	cmp	r7, #88	@ 0x58
 800fdb8:	f000 80b8 	beq.w	800ff2c <_printf_i+0x198>
 800fdbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fdc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fdc4:	e03a      	b.n	800fe3c <_printf_i+0xa8>
 800fdc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fdca:	2b15      	cmp	r3, #21
 800fdcc:	d8f6      	bhi.n	800fdbc <_printf_i+0x28>
 800fdce:	a101      	add	r1, pc, #4	@ (adr r1, 800fdd4 <_printf_i+0x40>)
 800fdd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fdd4:	0800fe2d 	.word	0x0800fe2d
 800fdd8:	0800fe41 	.word	0x0800fe41
 800fddc:	0800fdbd 	.word	0x0800fdbd
 800fde0:	0800fdbd 	.word	0x0800fdbd
 800fde4:	0800fdbd 	.word	0x0800fdbd
 800fde8:	0800fdbd 	.word	0x0800fdbd
 800fdec:	0800fe41 	.word	0x0800fe41
 800fdf0:	0800fdbd 	.word	0x0800fdbd
 800fdf4:	0800fdbd 	.word	0x0800fdbd
 800fdf8:	0800fdbd 	.word	0x0800fdbd
 800fdfc:	0800fdbd 	.word	0x0800fdbd
 800fe00:	0800ff3f 	.word	0x0800ff3f
 800fe04:	0800fe6b 	.word	0x0800fe6b
 800fe08:	0800fef9 	.word	0x0800fef9
 800fe0c:	0800fdbd 	.word	0x0800fdbd
 800fe10:	0800fdbd 	.word	0x0800fdbd
 800fe14:	0800ff61 	.word	0x0800ff61
 800fe18:	0800fdbd 	.word	0x0800fdbd
 800fe1c:	0800fe6b 	.word	0x0800fe6b
 800fe20:	0800fdbd 	.word	0x0800fdbd
 800fe24:	0800fdbd 	.word	0x0800fdbd
 800fe28:	0800ff01 	.word	0x0800ff01
 800fe2c:	6833      	ldr	r3, [r6, #0]
 800fe2e:	1d1a      	adds	r2, r3, #4
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	6032      	str	r2, [r6, #0]
 800fe34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fe3c:	2301      	movs	r3, #1
 800fe3e:	e09c      	b.n	800ff7a <_printf_i+0x1e6>
 800fe40:	6833      	ldr	r3, [r6, #0]
 800fe42:	6820      	ldr	r0, [r4, #0]
 800fe44:	1d19      	adds	r1, r3, #4
 800fe46:	6031      	str	r1, [r6, #0]
 800fe48:	0606      	lsls	r6, r0, #24
 800fe4a:	d501      	bpl.n	800fe50 <_printf_i+0xbc>
 800fe4c:	681d      	ldr	r5, [r3, #0]
 800fe4e:	e003      	b.n	800fe58 <_printf_i+0xc4>
 800fe50:	0645      	lsls	r5, r0, #25
 800fe52:	d5fb      	bpl.n	800fe4c <_printf_i+0xb8>
 800fe54:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fe58:	2d00      	cmp	r5, #0
 800fe5a:	da03      	bge.n	800fe64 <_printf_i+0xd0>
 800fe5c:	232d      	movs	r3, #45	@ 0x2d
 800fe5e:	426d      	negs	r5, r5
 800fe60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe64:	4858      	ldr	r0, [pc, #352]	@ (800ffc8 <_printf_i+0x234>)
 800fe66:	230a      	movs	r3, #10
 800fe68:	e011      	b.n	800fe8e <_printf_i+0xfa>
 800fe6a:	6821      	ldr	r1, [r4, #0]
 800fe6c:	6833      	ldr	r3, [r6, #0]
 800fe6e:	0608      	lsls	r0, r1, #24
 800fe70:	f853 5b04 	ldr.w	r5, [r3], #4
 800fe74:	d402      	bmi.n	800fe7c <_printf_i+0xe8>
 800fe76:	0649      	lsls	r1, r1, #25
 800fe78:	bf48      	it	mi
 800fe7a:	b2ad      	uxthmi	r5, r5
 800fe7c:	2f6f      	cmp	r7, #111	@ 0x6f
 800fe7e:	4852      	ldr	r0, [pc, #328]	@ (800ffc8 <_printf_i+0x234>)
 800fe80:	6033      	str	r3, [r6, #0]
 800fe82:	bf14      	ite	ne
 800fe84:	230a      	movne	r3, #10
 800fe86:	2308      	moveq	r3, #8
 800fe88:	2100      	movs	r1, #0
 800fe8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fe8e:	6866      	ldr	r6, [r4, #4]
 800fe90:	60a6      	str	r6, [r4, #8]
 800fe92:	2e00      	cmp	r6, #0
 800fe94:	db05      	blt.n	800fea2 <_printf_i+0x10e>
 800fe96:	6821      	ldr	r1, [r4, #0]
 800fe98:	432e      	orrs	r6, r5
 800fe9a:	f021 0104 	bic.w	r1, r1, #4
 800fe9e:	6021      	str	r1, [r4, #0]
 800fea0:	d04b      	beq.n	800ff3a <_printf_i+0x1a6>
 800fea2:	4616      	mov	r6, r2
 800fea4:	fbb5 f1f3 	udiv	r1, r5, r3
 800fea8:	fb03 5711 	mls	r7, r3, r1, r5
 800feac:	5dc7      	ldrb	r7, [r0, r7]
 800feae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800feb2:	462f      	mov	r7, r5
 800feb4:	42bb      	cmp	r3, r7
 800feb6:	460d      	mov	r5, r1
 800feb8:	d9f4      	bls.n	800fea4 <_printf_i+0x110>
 800feba:	2b08      	cmp	r3, #8
 800febc:	d10b      	bne.n	800fed6 <_printf_i+0x142>
 800febe:	6823      	ldr	r3, [r4, #0]
 800fec0:	07df      	lsls	r7, r3, #31
 800fec2:	d508      	bpl.n	800fed6 <_printf_i+0x142>
 800fec4:	6923      	ldr	r3, [r4, #16]
 800fec6:	6861      	ldr	r1, [r4, #4]
 800fec8:	4299      	cmp	r1, r3
 800feca:	bfde      	ittt	le
 800fecc:	2330      	movle	r3, #48	@ 0x30
 800fece:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fed2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fed6:	1b92      	subs	r2, r2, r6
 800fed8:	6122      	str	r2, [r4, #16]
 800feda:	f8cd a000 	str.w	sl, [sp]
 800fede:	464b      	mov	r3, r9
 800fee0:	aa03      	add	r2, sp, #12
 800fee2:	4621      	mov	r1, r4
 800fee4:	4640      	mov	r0, r8
 800fee6:	f7ff fee7 	bl	800fcb8 <_printf_common>
 800feea:	3001      	adds	r0, #1
 800feec:	d14a      	bne.n	800ff84 <_printf_i+0x1f0>
 800feee:	f04f 30ff 	mov.w	r0, #4294967295
 800fef2:	b004      	add	sp, #16
 800fef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fef8:	6823      	ldr	r3, [r4, #0]
 800fefa:	f043 0320 	orr.w	r3, r3, #32
 800fefe:	6023      	str	r3, [r4, #0]
 800ff00:	4832      	ldr	r0, [pc, #200]	@ (800ffcc <_printf_i+0x238>)
 800ff02:	2778      	movs	r7, #120	@ 0x78
 800ff04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ff08:	6823      	ldr	r3, [r4, #0]
 800ff0a:	6831      	ldr	r1, [r6, #0]
 800ff0c:	061f      	lsls	r7, r3, #24
 800ff0e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ff12:	d402      	bmi.n	800ff1a <_printf_i+0x186>
 800ff14:	065f      	lsls	r7, r3, #25
 800ff16:	bf48      	it	mi
 800ff18:	b2ad      	uxthmi	r5, r5
 800ff1a:	6031      	str	r1, [r6, #0]
 800ff1c:	07d9      	lsls	r1, r3, #31
 800ff1e:	bf44      	itt	mi
 800ff20:	f043 0320 	orrmi.w	r3, r3, #32
 800ff24:	6023      	strmi	r3, [r4, #0]
 800ff26:	b11d      	cbz	r5, 800ff30 <_printf_i+0x19c>
 800ff28:	2310      	movs	r3, #16
 800ff2a:	e7ad      	b.n	800fe88 <_printf_i+0xf4>
 800ff2c:	4826      	ldr	r0, [pc, #152]	@ (800ffc8 <_printf_i+0x234>)
 800ff2e:	e7e9      	b.n	800ff04 <_printf_i+0x170>
 800ff30:	6823      	ldr	r3, [r4, #0]
 800ff32:	f023 0320 	bic.w	r3, r3, #32
 800ff36:	6023      	str	r3, [r4, #0]
 800ff38:	e7f6      	b.n	800ff28 <_printf_i+0x194>
 800ff3a:	4616      	mov	r6, r2
 800ff3c:	e7bd      	b.n	800feba <_printf_i+0x126>
 800ff3e:	6833      	ldr	r3, [r6, #0]
 800ff40:	6825      	ldr	r5, [r4, #0]
 800ff42:	6961      	ldr	r1, [r4, #20]
 800ff44:	1d18      	adds	r0, r3, #4
 800ff46:	6030      	str	r0, [r6, #0]
 800ff48:	062e      	lsls	r6, r5, #24
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	d501      	bpl.n	800ff52 <_printf_i+0x1be>
 800ff4e:	6019      	str	r1, [r3, #0]
 800ff50:	e002      	b.n	800ff58 <_printf_i+0x1c4>
 800ff52:	0668      	lsls	r0, r5, #25
 800ff54:	d5fb      	bpl.n	800ff4e <_printf_i+0x1ba>
 800ff56:	8019      	strh	r1, [r3, #0]
 800ff58:	2300      	movs	r3, #0
 800ff5a:	6123      	str	r3, [r4, #16]
 800ff5c:	4616      	mov	r6, r2
 800ff5e:	e7bc      	b.n	800feda <_printf_i+0x146>
 800ff60:	6833      	ldr	r3, [r6, #0]
 800ff62:	1d1a      	adds	r2, r3, #4
 800ff64:	6032      	str	r2, [r6, #0]
 800ff66:	681e      	ldr	r6, [r3, #0]
 800ff68:	6862      	ldr	r2, [r4, #4]
 800ff6a:	2100      	movs	r1, #0
 800ff6c:	4630      	mov	r0, r6
 800ff6e:	f7f0 f937 	bl	80001e0 <memchr>
 800ff72:	b108      	cbz	r0, 800ff78 <_printf_i+0x1e4>
 800ff74:	1b80      	subs	r0, r0, r6
 800ff76:	6060      	str	r0, [r4, #4]
 800ff78:	6863      	ldr	r3, [r4, #4]
 800ff7a:	6123      	str	r3, [r4, #16]
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff82:	e7aa      	b.n	800feda <_printf_i+0x146>
 800ff84:	6923      	ldr	r3, [r4, #16]
 800ff86:	4632      	mov	r2, r6
 800ff88:	4649      	mov	r1, r9
 800ff8a:	4640      	mov	r0, r8
 800ff8c:	47d0      	blx	sl
 800ff8e:	3001      	adds	r0, #1
 800ff90:	d0ad      	beq.n	800feee <_printf_i+0x15a>
 800ff92:	6823      	ldr	r3, [r4, #0]
 800ff94:	079b      	lsls	r3, r3, #30
 800ff96:	d413      	bmi.n	800ffc0 <_printf_i+0x22c>
 800ff98:	68e0      	ldr	r0, [r4, #12]
 800ff9a:	9b03      	ldr	r3, [sp, #12]
 800ff9c:	4298      	cmp	r0, r3
 800ff9e:	bfb8      	it	lt
 800ffa0:	4618      	movlt	r0, r3
 800ffa2:	e7a6      	b.n	800fef2 <_printf_i+0x15e>
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	4632      	mov	r2, r6
 800ffa8:	4649      	mov	r1, r9
 800ffaa:	4640      	mov	r0, r8
 800ffac:	47d0      	blx	sl
 800ffae:	3001      	adds	r0, #1
 800ffb0:	d09d      	beq.n	800feee <_printf_i+0x15a>
 800ffb2:	3501      	adds	r5, #1
 800ffb4:	68e3      	ldr	r3, [r4, #12]
 800ffb6:	9903      	ldr	r1, [sp, #12]
 800ffb8:	1a5b      	subs	r3, r3, r1
 800ffba:	42ab      	cmp	r3, r5
 800ffbc:	dcf2      	bgt.n	800ffa4 <_printf_i+0x210>
 800ffbe:	e7eb      	b.n	800ff98 <_printf_i+0x204>
 800ffc0:	2500      	movs	r5, #0
 800ffc2:	f104 0619 	add.w	r6, r4, #25
 800ffc6:	e7f5      	b.n	800ffb4 <_printf_i+0x220>
 800ffc8:	08010754 	.word	0x08010754
 800ffcc:	08010765 	.word	0x08010765

0800ffd0 <__swbuf_r>:
 800ffd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffd2:	460e      	mov	r6, r1
 800ffd4:	4614      	mov	r4, r2
 800ffd6:	4605      	mov	r5, r0
 800ffd8:	b118      	cbz	r0, 800ffe2 <__swbuf_r+0x12>
 800ffda:	6a03      	ldr	r3, [r0, #32]
 800ffdc:	b90b      	cbnz	r3, 800ffe2 <__swbuf_r+0x12>
 800ffde:	f7fe f9ff 	bl	800e3e0 <__sinit>
 800ffe2:	69a3      	ldr	r3, [r4, #24]
 800ffe4:	60a3      	str	r3, [r4, #8]
 800ffe6:	89a3      	ldrh	r3, [r4, #12]
 800ffe8:	071a      	lsls	r2, r3, #28
 800ffea:	d501      	bpl.n	800fff0 <__swbuf_r+0x20>
 800ffec:	6923      	ldr	r3, [r4, #16]
 800ffee:	b943      	cbnz	r3, 8010002 <__swbuf_r+0x32>
 800fff0:	4621      	mov	r1, r4
 800fff2:	4628      	mov	r0, r5
 800fff4:	f000 f82a 	bl	801004c <__swsetup_r>
 800fff8:	b118      	cbz	r0, 8010002 <__swbuf_r+0x32>
 800fffa:	f04f 37ff 	mov.w	r7, #4294967295
 800fffe:	4638      	mov	r0, r7
 8010000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010002:	6823      	ldr	r3, [r4, #0]
 8010004:	6922      	ldr	r2, [r4, #16]
 8010006:	1a98      	subs	r0, r3, r2
 8010008:	6963      	ldr	r3, [r4, #20]
 801000a:	b2f6      	uxtb	r6, r6
 801000c:	4283      	cmp	r3, r0
 801000e:	4637      	mov	r7, r6
 8010010:	dc05      	bgt.n	801001e <__swbuf_r+0x4e>
 8010012:	4621      	mov	r1, r4
 8010014:	4628      	mov	r0, r5
 8010016:	f7ff fc83 	bl	800f920 <_fflush_r>
 801001a:	2800      	cmp	r0, #0
 801001c:	d1ed      	bne.n	800fffa <__swbuf_r+0x2a>
 801001e:	68a3      	ldr	r3, [r4, #8]
 8010020:	3b01      	subs	r3, #1
 8010022:	60a3      	str	r3, [r4, #8]
 8010024:	6823      	ldr	r3, [r4, #0]
 8010026:	1c5a      	adds	r2, r3, #1
 8010028:	6022      	str	r2, [r4, #0]
 801002a:	701e      	strb	r6, [r3, #0]
 801002c:	6962      	ldr	r2, [r4, #20]
 801002e:	1c43      	adds	r3, r0, #1
 8010030:	429a      	cmp	r2, r3
 8010032:	d004      	beq.n	801003e <__swbuf_r+0x6e>
 8010034:	89a3      	ldrh	r3, [r4, #12]
 8010036:	07db      	lsls	r3, r3, #31
 8010038:	d5e1      	bpl.n	800fffe <__swbuf_r+0x2e>
 801003a:	2e0a      	cmp	r6, #10
 801003c:	d1df      	bne.n	800fffe <__swbuf_r+0x2e>
 801003e:	4621      	mov	r1, r4
 8010040:	4628      	mov	r0, r5
 8010042:	f7ff fc6d 	bl	800f920 <_fflush_r>
 8010046:	2800      	cmp	r0, #0
 8010048:	d0d9      	beq.n	800fffe <__swbuf_r+0x2e>
 801004a:	e7d6      	b.n	800fffa <__swbuf_r+0x2a>

0801004c <__swsetup_r>:
 801004c:	b538      	push	{r3, r4, r5, lr}
 801004e:	4b29      	ldr	r3, [pc, #164]	@ (80100f4 <__swsetup_r+0xa8>)
 8010050:	4605      	mov	r5, r0
 8010052:	6818      	ldr	r0, [r3, #0]
 8010054:	460c      	mov	r4, r1
 8010056:	b118      	cbz	r0, 8010060 <__swsetup_r+0x14>
 8010058:	6a03      	ldr	r3, [r0, #32]
 801005a:	b90b      	cbnz	r3, 8010060 <__swsetup_r+0x14>
 801005c:	f7fe f9c0 	bl	800e3e0 <__sinit>
 8010060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010064:	0719      	lsls	r1, r3, #28
 8010066:	d422      	bmi.n	80100ae <__swsetup_r+0x62>
 8010068:	06da      	lsls	r2, r3, #27
 801006a:	d407      	bmi.n	801007c <__swsetup_r+0x30>
 801006c:	2209      	movs	r2, #9
 801006e:	602a      	str	r2, [r5, #0]
 8010070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010074:	81a3      	strh	r3, [r4, #12]
 8010076:	f04f 30ff 	mov.w	r0, #4294967295
 801007a:	e033      	b.n	80100e4 <__swsetup_r+0x98>
 801007c:	0758      	lsls	r0, r3, #29
 801007e:	d512      	bpl.n	80100a6 <__swsetup_r+0x5a>
 8010080:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010082:	b141      	cbz	r1, 8010096 <__swsetup_r+0x4a>
 8010084:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010088:	4299      	cmp	r1, r3
 801008a:	d002      	beq.n	8010092 <__swsetup_r+0x46>
 801008c:	4628      	mov	r0, r5
 801008e:	f7fe fac7 	bl	800e620 <_free_r>
 8010092:	2300      	movs	r3, #0
 8010094:	6363      	str	r3, [r4, #52]	@ 0x34
 8010096:	89a3      	ldrh	r3, [r4, #12]
 8010098:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801009c:	81a3      	strh	r3, [r4, #12]
 801009e:	2300      	movs	r3, #0
 80100a0:	6063      	str	r3, [r4, #4]
 80100a2:	6923      	ldr	r3, [r4, #16]
 80100a4:	6023      	str	r3, [r4, #0]
 80100a6:	89a3      	ldrh	r3, [r4, #12]
 80100a8:	f043 0308 	orr.w	r3, r3, #8
 80100ac:	81a3      	strh	r3, [r4, #12]
 80100ae:	6923      	ldr	r3, [r4, #16]
 80100b0:	b94b      	cbnz	r3, 80100c6 <__swsetup_r+0x7a>
 80100b2:	89a3      	ldrh	r3, [r4, #12]
 80100b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80100b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100bc:	d003      	beq.n	80100c6 <__swsetup_r+0x7a>
 80100be:	4621      	mov	r1, r4
 80100c0:	4628      	mov	r0, r5
 80100c2:	f000 f883 	bl	80101cc <__smakebuf_r>
 80100c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100ca:	f013 0201 	ands.w	r2, r3, #1
 80100ce:	d00a      	beq.n	80100e6 <__swsetup_r+0x9a>
 80100d0:	2200      	movs	r2, #0
 80100d2:	60a2      	str	r2, [r4, #8]
 80100d4:	6962      	ldr	r2, [r4, #20]
 80100d6:	4252      	negs	r2, r2
 80100d8:	61a2      	str	r2, [r4, #24]
 80100da:	6922      	ldr	r2, [r4, #16]
 80100dc:	b942      	cbnz	r2, 80100f0 <__swsetup_r+0xa4>
 80100de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80100e2:	d1c5      	bne.n	8010070 <__swsetup_r+0x24>
 80100e4:	bd38      	pop	{r3, r4, r5, pc}
 80100e6:	0799      	lsls	r1, r3, #30
 80100e8:	bf58      	it	pl
 80100ea:	6962      	ldrpl	r2, [r4, #20]
 80100ec:	60a2      	str	r2, [r4, #8]
 80100ee:	e7f4      	b.n	80100da <__swsetup_r+0x8e>
 80100f0:	2000      	movs	r0, #0
 80100f2:	e7f7      	b.n	80100e4 <__swsetup_r+0x98>
 80100f4:	2000028c 	.word	0x2000028c

080100f8 <_raise_r>:
 80100f8:	291f      	cmp	r1, #31
 80100fa:	b538      	push	{r3, r4, r5, lr}
 80100fc:	4605      	mov	r5, r0
 80100fe:	460c      	mov	r4, r1
 8010100:	d904      	bls.n	801010c <_raise_r+0x14>
 8010102:	2316      	movs	r3, #22
 8010104:	6003      	str	r3, [r0, #0]
 8010106:	f04f 30ff 	mov.w	r0, #4294967295
 801010a:	bd38      	pop	{r3, r4, r5, pc}
 801010c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801010e:	b112      	cbz	r2, 8010116 <_raise_r+0x1e>
 8010110:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010114:	b94b      	cbnz	r3, 801012a <_raise_r+0x32>
 8010116:	4628      	mov	r0, r5
 8010118:	f000 f830 	bl	801017c <_getpid_r>
 801011c:	4622      	mov	r2, r4
 801011e:	4601      	mov	r1, r0
 8010120:	4628      	mov	r0, r5
 8010122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010126:	f000 b817 	b.w	8010158 <_kill_r>
 801012a:	2b01      	cmp	r3, #1
 801012c:	d00a      	beq.n	8010144 <_raise_r+0x4c>
 801012e:	1c59      	adds	r1, r3, #1
 8010130:	d103      	bne.n	801013a <_raise_r+0x42>
 8010132:	2316      	movs	r3, #22
 8010134:	6003      	str	r3, [r0, #0]
 8010136:	2001      	movs	r0, #1
 8010138:	e7e7      	b.n	801010a <_raise_r+0x12>
 801013a:	2100      	movs	r1, #0
 801013c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010140:	4620      	mov	r0, r4
 8010142:	4798      	blx	r3
 8010144:	2000      	movs	r0, #0
 8010146:	e7e0      	b.n	801010a <_raise_r+0x12>

08010148 <raise>:
 8010148:	4b02      	ldr	r3, [pc, #8]	@ (8010154 <raise+0xc>)
 801014a:	4601      	mov	r1, r0
 801014c:	6818      	ldr	r0, [r3, #0]
 801014e:	f7ff bfd3 	b.w	80100f8 <_raise_r>
 8010152:	bf00      	nop
 8010154:	2000028c 	.word	0x2000028c

08010158 <_kill_r>:
 8010158:	b538      	push	{r3, r4, r5, lr}
 801015a:	4d07      	ldr	r5, [pc, #28]	@ (8010178 <_kill_r+0x20>)
 801015c:	2300      	movs	r3, #0
 801015e:	4604      	mov	r4, r0
 8010160:	4608      	mov	r0, r1
 8010162:	4611      	mov	r1, r2
 8010164:	602b      	str	r3, [r5, #0]
 8010166:	f7f2 fb05 	bl	8002774 <_kill>
 801016a:	1c43      	adds	r3, r0, #1
 801016c:	d102      	bne.n	8010174 <_kill_r+0x1c>
 801016e:	682b      	ldr	r3, [r5, #0]
 8010170:	b103      	cbz	r3, 8010174 <_kill_r+0x1c>
 8010172:	6023      	str	r3, [r4, #0]
 8010174:	bd38      	pop	{r3, r4, r5, pc}
 8010176:	bf00      	nop
 8010178:	20002844 	.word	0x20002844

0801017c <_getpid_r>:
 801017c:	f7f2 baf2 	b.w	8002764 <_getpid>

08010180 <__swhatbuf_r>:
 8010180:	b570      	push	{r4, r5, r6, lr}
 8010182:	460c      	mov	r4, r1
 8010184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010188:	2900      	cmp	r1, #0
 801018a:	b096      	sub	sp, #88	@ 0x58
 801018c:	4615      	mov	r5, r2
 801018e:	461e      	mov	r6, r3
 8010190:	da0d      	bge.n	80101ae <__swhatbuf_r+0x2e>
 8010192:	89a3      	ldrh	r3, [r4, #12]
 8010194:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010198:	f04f 0100 	mov.w	r1, #0
 801019c:	bf14      	ite	ne
 801019e:	2340      	movne	r3, #64	@ 0x40
 80101a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80101a4:	2000      	movs	r0, #0
 80101a6:	6031      	str	r1, [r6, #0]
 80101a8:	602b      	str	r3, [r5, #0]
 80101aa:	b016      	add	sp, #88	@ 0x58
 80101ac:	bd70      	pop	{r4, r5, r6, pc}
 80101ae:	466a      	mov	r2, sp
 80101b0:	f000 f848 	bl	8010244 <_fstat_r>
 80101b4:	2800      	cmp	r0, #0
 80101b6:	dbec      	blt.n	8010192 <__swhatbuf_r+0x12>
 80101b8:	9901      	ldr	r1, [sp, #4]
 80101ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80101be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80101c2:	4259      	negs	r1, r3
 80101c4:	4159      	adcs	r1, r3
 80101c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80101ca:	e7eb      	b.n	80101a4 <__swhatbuf_r+0x24>

080101cc <__smakebuf_r>:
 80101cc:	898b      	ldrh	r3, [r1, #12]
 80101ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80101d0:	079d      	lsls	r5, r3, #30
 80101d2:	4606      	mov	r6, r0
 80101d4:	460c      	mov	r4, r1
 80101d6:	d507      	bpl.n	80101e8 <__smakebuf_r+0x1c>
 80101d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80101dc:	6023      	str	r3, [r4, #0]
 80101de:	6123      	str	r3, [r4, #16]
 80101e0:	2301      	movs	r3, #1
 80101e2:	6163      	str	r3, [r4, #20]
 80101e4:	b003      	add	sp, #12
 80101e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101e8:	ab01      	add	r3, sp, #4
 80101ea:	466a      	mov	r2, sp
 80101ec:	f7ff ffc8 	bl	8010180 <__swhatbuf_r>
 80101f0:	9f00      	ldr	r7, [sp, #0]
 80101f2:	4605      	mov	r5, r0
 80101f4:	4639      	mov	r1, r7
 80101f6:	4630      	mov	r0, r6
 80101f8:	f7fe fdb8 	bl	800ed6c <_malloc_r>
 80101fc:	b948      	cbnz	r0, 8010212 <__smakebuf_r+0x46>
 80101fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010202:	059a      	lsls	r2, r3, #22
 8010204:	d4ee      	bmi.n	80101e4 <__smakebuf_r+0x18>
 8010206:	f023 0303 	bic.w	r3, r3, #3
 801020a:	f043 0302 	orr.w	r3, r3, #2
 801020e:	81a3      	strh	r3, [r4, #12]
 8010210:	e7e2      	b.n	80101d8 <__smakebuf_r+0xc>
 8010212:	89a3      	ldrh	r3, [r4, #12]
 8010214:	6020      	str	r0, [r4, #0]
 8010216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801021a:	81a3      	strh	r3, [r4, #12]
 801021c:	9b01      	ldr	r3, [sp, #4]
 801021e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010222:	b15b      	cbz	r3, 801023c <__smakebuf_r+0x70>
 8010224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010228:	4630      	mov	r0, r6
 801022a:	f000 f81d 	bl	8010268 <_isatty_r>
 801022e:	b128      	cbz	r0, 801023c <__smakebuf_r+0x70>
 8010230:	89a3      	ldrh	r3, [r4, #12]
 8010232:	f023 0303 	bic.w	r3, r3, #3
 8010236:	f043 0301 	orr.w	r3, r3, #1
 801023a:	81a3      	strh	r3, [r4, #12]
 801023c:	89a3      	ldrh	r3, [r4, #12]
 801023e:	431d      	orrs	r5, r3
 8010240:	81a5      	strh	r5, [r4, #12]
 8010242:	e7cf      	b.n	80101e4 <__smakebuf_r+0x18>

08010244 <_fstat_r>:
 8010244:	b538      	push	{r3, r4, r5, lr}
 8010246:	4d07      	ldr	r5, [pc, #28]	@ (8010264 <_fstat_r+0x20>)
 8010248:	2300      	movs	r3, #0
 801024a:	4604      	mov	r4, r0
 801024c:	4608      	mov	r0, r1
 801024e:	4611      	mov	r1, r2
 8010250:	602b      	str	r3, [r5, #0]
 8010252:	f7f2 faef 	bl	8002834 <_fstat>
 8010256:	1c43      	adds	r3, r0, #1
 8010258:	d102      	bne.n	8010260 <_fstat_r+0x1c>
 801025a:	682b      	ldr	r3, [r5, #0]
 801025c:	b103      	cbz	r3, 8010260 <_fstat_r+0x1c>
 801025e:	6023      	str	r3, [r4, #0]
 8010260:	bd38      	pop	{r3, r4, r5, pc}
 8010262:	bf00      	nop
 8010264:	20002844 	.word	0x20002844

08010268 <_isatty_r>:
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	4d06      	ldr	r5, [pc, #24]	@ (8010284 <_isatty_r+0x1c>)
 801026c:	2300      	movs	r3, #0
 801026e:	4604      	mov	r4, r0
 8010270:	4608      	mov	r0, r1
 8010272:	602b      	str	r3, [r5, #0]
 8010274:	f7f2 faee 	bl	8002854 <_isatty>
 8010278:	1c43      	adds	r3, r0, #1
 801027a:	d102      	bne.n	8010282 <_isatty_r+0x1a>
 801027c:	682b      	ldr	r3, [r5, #0]
 801027e:	b103      	cbz	r3, 8010282 <_isatty_r+0x1a>
 8010280:	6023      	str	r3, [r4, #0]
 8010282:	bd38      	pop	{r3, r4, r5, pc}
 8010284:	20002844 	.word	0x20002844

08010288 <atan2f>:
 8010288:	f000 b800 	b.w	801028c <__ieee754_atan2f>

0801028c <__ieee754_atan2f>:
 801028c:	ee10 2a90 	vmov	r2, s1
 8010290:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010294:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010298:	b510      	push	{r4, lr}
 801029a:	eef0 7a40 	vmov.f32	s15, s0
 801029e:	d806      	bhi.n	80102ae <__ieee754_atan2f+0x22>
 80102a0:	ee10 0a10 	vmov	r0, s0
 80102a4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80102a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80102ac:	d904      	bls.n	80102b8 <__ieee754_atan2f+0x2c>
 80102ae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80102b2:	eeb0 0a67 	vmov.f32	s0, s15
 80102b6:	bd10      	pop	{r4, pc}
 80102b8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80102bc:	d103      	bne.n	80102c6 <__ieee754_atan2f+0x3a>
 80102be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102c2:	f000 b883 	b.w	80103cc <atanf>
 80102c6:	1794      	asrs	r4, r2, #30
 80102c8:	f004 0402 	and.w	r4, r4, #2
 80102cc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80102d0:	b943      	cbnz	r3, 80102e4 <__ieee754_atan2f+0x58>
 80102d2:	2c02      	cmp	r4, #2
 80102d4:	d05e      	beq.n	8010394 <__ieee754_atan2f+0x108>
 80102d6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80103a8 <__ieee754_atan2f+0x11c>
 80102da:	2c03      	cmp	r4, #3
 80102dc:	bf08      	it	eq
 80102de:	eef0 7a47 	vmoveq.f32	s15, s14
 80102e2:	e7e6      	b.n	80102b2 <__ieee754_atan2f+0x26>
 80102e4:	b941      	cbnz	r1, 80102f8 <__ieee754_atan2f+0x6c>
 80102e6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80103ac <__ieee754_atan2f+0x120>
 80102ea:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80103b0 <__ieee754_atan2f+0x124>
 80102ee:	2800      	cmp	r0, #0
 80102f0:	bfa8      	it	ge
 80102f2:	eef0 7a47 	vmovge.f32	s15, s14
 80102f6:	e7dc      	b.n	80102b2 <__ieee754_atan2f+0x26>
 80102f8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80102fc:	d110      	bne.n	8010320 <__ieee754_atan2f+0x94>
 80102fe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010302:	f104 34ff 	add.w	r4, r4, #4294967295
 8010306:	d107      	bne.n	8010318 <__ieee754_atan2f+0x8c>
 8010308:	2c02      	cmp	r4, #2
 801030a:	d846      	bhi.n	801039a <__ieee754_atan2f+0x10e>
 801030c:	4b29      	ldr	r3, [pc, #164]	@ (80103b4 <__ieee754_atan2f+0x128>)
 801030e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010312:	edd3 7a00 	vldr	s15, [r3]
 8010316:	e7cc      	b.n	80102b2 <__ieee754_atan2f+0x26>
 8010318:	2c02      	cmp	r4, #2
 801031a:	d841      	bhi.n	80103a0 <__ieee754_atan2f+0x114>
 801031c:	4b26      	ldr	r3, [pc, #152]	@ (80103b8 <__ieee754_atan2f+0x12c>)
 801031e:	e7f6      	b.n	801030e <__ieee754_atan2f+0x82>
 8010320:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010324:	d0df      	beq.n	80102e6 <__ieee754_atan2f+0x5a>
 8010326:	1a5b      	subs	r3, r3, r1
 8010328:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801032c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010330:	da1a      	bge.n	8010368 <__ieee754_atan2f+0xdc>
 8010332:	2a00      	cmp	r2, #0
 8010334:	da01      	bge.n	801033a <__ieee754_atan2f+0xae>
 8010336:	313c      	adds	r1, #60	@ 0x3c
 8010338:	db19      	blt.n	801036e <__ieee754_atan2f+0xe2>
 801033a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801033e:	f000 f919 	bl	8010574 <fabsf>
 8010342:	f000 f843 	bl	80103cc <atanf>
 8010346:	eef0 7a40 	vmov.f32	s15, s0
 801034a:	2c01      	cmp	r4, #1
 801034c:	d012      	beq.n	8010374 <__ieee754_atan2f+0xe8>
 801034e:	2c02      	cmp	r4, #2
 8010350:	d017      	beq.n	8010382 <__ieee754_atan2f+0xf6>
 8010352:	2c00      	cmp	r4, #0
 8010354:	d0ad      	beq.n	80102b2 <__ieee754_atan2f+0x26>
 8010356:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80103bc <__ieee754_atan2f+0x130>
 801035a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801035e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80103c0 <__ieee754_atan2f+0x134>
 8010362:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010366:	e7a4      	b.n	80102b2 <__ieee754_atan2f+0x26>
 8010368:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80103b0 <__ieee754_atan2f+0x124>
 801036c:	e7ed      	b.n	801034a <__ieee754_atan2f+0xbe>
 801036e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80103c4 <__ieee754_atan2f+0x138>
 8010372:	e7ea      	b.n	801034a <__ieee754_atan2f+0xbe>
 8010374:	ee17 3a90 	vmov	r3, s15
 8010378:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801037c:	ee07 3a90 	vmov	s15, r3
 8010380:	e797      	b.n	80102b2 <__ieee754_atan2f+0x26>
 8010382:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80103bc <__ieee754_atan2f+0x130>
 8010386:	ee77 7a87 	vadd.f32	s15, s15, s14
 801038a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80103c0 <__ieee754_atan2f+0x134>
 801038e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010392:	e78e      	b.n	80102b2 <__ieee754_atan2f+0x26>
 8010394:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80103c0 <__ieee754_atan2f+0x134>
 8010398:	e78b      	b.n	80102b2 <__ieee754_atan2f+0x26>
 801039a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80103c8 <__ieee754_atan2f+0x13c>
 801039e:	e788      	b.n	80102b2 <__ieee754_atan2f+0x26>
 80103a0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80103c4 <__ieee754_atan2f+0x138>
 80103a4:	e785      	b.n	80102b2 <__ieee754_atan2f+0x26>
 80103a6:	bf00      	nop
 80103a8:	c0490fdb 	.word	0xc0490fdb
 80103ac:	bfc90fdb 	.word	0xbfc90fdb
 80103b0:	3fc90fdb 	.word	0x3fc90fdb
 80103b4:	080109d4 	.word	0x080109d4
 80103b8:	080109c8 	.word	0x080109c8
 80103bc:	33bbbd2e 	.word	0x33bbbd2e
 80103c0:	40490fdb 	.word	0x40490fdb
 80103c4:	00000000 	.word	0x00000000
 80103c8:	3f490fdb 	.word	0x3f490fdb

080103cc <atanf>:
 80103cc:	b538      	push	{r3, r4, r5, lr}
 80103ce:	ee10 5a10 	vmov	r5, s0
 80103d2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80103d6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80103da:	eef0 7a40 	vmov.f32	s15, s0
 80103de:	d310      	bcc.n	8010402 <atanf+0x36>
 80103e0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80103e4:	d904      	bls.n	80103f0 <atanf+0x24>
 80103e6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80103ea:	eeb0 0a67 	vmov.f32	s0, s15
 80103ee:	bd38      	pop	{r3, r4, r5, pc}
 80103f0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010528 <atanf+0x15c>
 80103f4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801052c <atanf+0x160>
 80103f8:	2d00      	cmp	r5, #0
 80103fa:	bfc8      	it	gt
 80103fc:	eef0 7a47 	vmovgt.f32	s15, s14
 8010400:	e7f3      	b.n	80103ea <atanf+0x1e>
 8010402:	4b4b      	ldr	r3, [pc, #300]	@ (8010530 <atanf+0x164>)
 8010404:	429c      	cmp	r4, r3
 8010406:	d810      	bhi.n	801042a <atanf+0x5e>
 8010408:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801040c:	d20a      	bcs.n	8010424 <atanf+0x58>
 801040e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010534 <atanf+0x168>
 8010412:	ee30 7a07 	vadd.f32	s14, s0, s14
 8010416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801041a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801041e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010422:	dce2      	bgt.n	80103ea <atanf+0x1e>
 8010424:	f04f 33ff 	mov.w	r3, #4294967295
 8010428:	e013      	b.n	8010452 <atanf+0x86>
 801042a:	f000 f8a3 	bl	8010574 <fabsf>
 801042e:	4b42      	ldr	r3, [pc, #264]	@ (8010538 <atanf+0x16c>)
 8010430:	429c      	cmp	r4, r3
 8010432:	d84f      	bhi.n	80104d4 <atanf+0x108>
 8010434:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010438:	429c      	cmp	r4, r3
 801043a:	d841      	bhi.n	80104c0 <atanf+0xf4>
 801043c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010440:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010444:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010448:	2300      	movs	r3, #0
 801044a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801044e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010452:	1c5a      	adds	r2, r3, #1
 8010454:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010458:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801053c <atanf+0x170>
 801045c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010540 <atanf+0x174>
 8010460:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010544 <atanf+0x178>
 8010464:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010468:	eee6 5a87 	vfma.f32	s11, s13, s14
 801046c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010548 <atanf+0x17c>
 8010470:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010474:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801054c <atanf+0x180>
 8010478:	eee7 5a26 	vfma.f32	s11, s14, s13
 801047c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010550 <atanf+0x184>
 8010480:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010484:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010554 <atanf+0x188>
 8010488:	eee7 5a26 	vfma.f32	s11, s14, s13
 801048c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010558 <atanf+0x18c>
 8010490:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010494:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801055c <atanf+0x190>
 8010498:	eea5 7a26 	vfma.f32	s14, s10, s13
 801049c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010560 <atanf+0x194>
 80104a0:	eea7 5a26 	vfma.f32	s10, s14, s13
 80104a4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010564 <atanf+0x198>
 80104a8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80104ac:	ee27 7a26 	vmul.f32	s14, s14, s13
 80104b0:	eea5 7a86 	vfma.f32	s14, s11, s12
 80104b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80104b8:	d121      	bne.n	80104fe <atanf+0x132>
 80104ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104be:	e794      	b.n	80103ea <atanf+0x1e>
 80104c0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80104c4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80104c8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80104cc:	2301      	movs	r3, #1
 80104ce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80104d2:	e7be      	b.n	8010452 <atanf+0x86>
 80104d4:	4b24      	ldr	r3, [pc, #144]	@ (8010568 <atanf+0x19c>)
 80104d6:	429c      	cmp	r4, r3
 80104d8:	d80b      	bhi.n	80104f2 <atanf+0x126>
 80104da:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80104de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80104e2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80104e6:	2302      	movs	r3, #2
 80104e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80104ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104f0:	e7af      	b.n	8010452 <atanf+0x86>
 80104f2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80104f6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80104fa:	2303      	movs	r3, #3
 80104fc:	e7a9      	b.n	8010452 <atanf+0x86>
 80104fe:	4a1b      	ldr	r2, [pc, #108]	@ (801056c <atanf+0x1a0>)
 8010500:	491b      	ldr	r1, [pc, #108]	@ (8010570 <atanf+0x1a4>)
 8010502:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010506:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801050a:	edd3 6a00 	vldr	s13, [r3]
 801050e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8010512:	2d00      	cmp	r5, #0
 8010514:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010518:	edd2 7a00 	vldr	s15, [r2]
 801051c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010520:	bfb8      	it	lt
 8010522:	eef1 7a67 	vneglt.f32	s15, s15
 8010526:	e760      	b.n	80103ea <atanf+0x1e>
 8010528:	bfc90fdb 	.word	0xbfc90fdb
 801052c:	3fc90fdb 	.word	0x3fc90fdb
 8010530:	3edfffff 	.word	0x3edfffff
 8010534:	7149f2ca 	.word	0x7149f2ca
 8010538:	3f97ffff 	.word	0x3f97ffff
 801053c:	3c8569d7 	.word	0x3c8569d7
 8010540:	3d4bda59 	.word	0x3d4bda59
 8010544:	bd6ef16b 	.word	0xbd6ef16b
 8010548:	3d886b35 	.word	0x3d886b35
 801054c:	3dba2e6e 	.word	0x3dba2e6e
 8010550:	3e124925 	.word	0x3e124925
 8010554:	3eaaaaab 	.word	0x3eaaaaab
 8010558:	bd15a221 	.word	0xbd15a221
 801055c:	bd9d8795 	.word	0xbd9d8795
 8010560:	bde38e38 	.word	0xbde38e38
 8010564:	be4ccccd 	.word	0xbe4ccccd
 8010568:	401bffff 	.word	0x401bffff
 801056c:	080109f0 	.word	0x080109f0
 8010570:	080109e0 	.word	0x080109e0

08010574 <fabsf>:
 8010574:	ee10 3a10 	vmov	r3, s0
 8010578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801057c:	ee00 3a10 	vmov	s0, r3
 8010580:	4770      	bx	lr
	...

08010584 <_init>:
 8010584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010586:	bf00      	nop
 8010588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801058a:	bc08      	pop	{r3}
 801058c:	469e      	mov	lr, r3
 801058e:	4770      	bx	lr

08010590 <_fini>:
 8010590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010592:	bf00      	nop
 8010594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010596:	bc08      	pop	{r3}
 8010598:	469e      	mov	lr, r3
 801059a:	4770      	bx	lr
