;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @42, #200
	JMP <-198, 107
	SUB @-127, 100
	ADD <130, 9
	ADD <130, 9
	ADD 210, 30
	SLT 121, 0
	ADD <130, 9
	SUB 12, @10
	SLT 121, 0
	SUB @121, 106
	JMP <-198, 107
	ADD <130, 9
	DAT #-208, <-125
	SUB @121, 106
	MOV <0, 0
	SUB @127, 106
	SUB 0, 33
	SUB @-127, 100
	SLT 121, 0
	SUB 90, 836
	MOV <0, 0
	ADD 210, 30
	ADD 30, 9
	SUB #42, <200
	JMN @42, 200
	ADD 30, 9
	JMN 12, 10
	SPL @603, #-32
	MOV <0, 0
	SUB @121, 106
	JMP <-198, -107
	JMP <-198, 107
	SPL @300, 90
	SUB 12, @10
	SUB 90, 836
	SPL @300, 90
	SPL @300, 90
	JMN 82, 10
	SPL @300, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	JMN @42, #200
