$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 8 & in1 [7:0] $end
   $var wire 8 ' in2 [7:0] $end
   $var wire 4 ( op [3:0] $end
   $var wire 1 ) rst $end
   $var wire 1 * clk $end
   $var wire 8 # out [7:0] $end
   $var wire 1 $ carryout $end
   $var wire 1 % overflow $end
   $scope module dut $end
    $var wire 8 & in1 [7:0] $end
    $var wire 8 ' in2 [7:0] $end
    $var wire 4 ( op [3:0] $end
    $var wire 1 ) rst $end
    $var wire 1 * clk $end
    $var wire 8 # out [7:0] $end
    $var wire 1 $ carryout $end
    $var wire 1 % overflow $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
0%
b00000000 &
b00000000 '
b0000 (
1)
0*
#5000
b00101011 #
b00011001 &
b00010010 '
0)
1*
#10000
0*
#15000
1*
#20000
0*
#25000
b00000111 #
b0001 (
1*
#30000
0*
#35000
b11000010 #
1%
b0010 (
1*
#40000
0*
#45000
b00000001 #
0%
b0011 (
1*
#50000
0*
#55000
b00010000 #
b0100 (
1*
#60000
0*
#65000
b00011011 #
b0101 (
1*
#70000
0*
#75000
b00001011 #
b0110 (
1*
#80000
0*
#85000
b11100110 #
b0111 (
1*
#90000
0*
#95000
b11001100 #
b1000 (
1*
#100000
0*
#105000
b01100110 #
b1001 (
1*
#110000
0*
#115000
b00110010 #
b1010 (
1*
#120000
0*
#125000
b10001100 #
b1011 (
1*
#130000
0*
#135000
b00000001 #
b1100 (
1*
#140000
0*
#145000
b00000000 #
b1101 (
1*
#150000
0*
#155000
1*
