Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 15 17:31:48 2026
| Host         : BELSPC0003 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topLevel_timing_summary_routed.rpt -pb topLevel_timing_summary_routed.pb -rpx topLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.348        0.000                      0                   22        0.263        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.348        0.000                      0                   22        0.263        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.348ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.061ns (31.536%)  route 2.303ns (68.464%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.690     1.293    dig_inst/slowit/XLXI_38/CE
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.327     1.620 r  dig_inst/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.412     2.032    dig_inst/slowit/XLXI_39/CE
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.156 r  dig_inst/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.323     2.479    dig_inst/slowit/XLXI_40/I_Q0/CE
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    38.827    dig_inst/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 36.348    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.937ns (30.875%)  route 2.098ns (69.125%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.690     1.293    dig_inst/slowit/XLXI_38/CE
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.327     1.620 r  dig_inst/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.529     2.149    dig_inst/slowit/XLXI_39/I_Q2/CE
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    dig_inst/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    dig_inst/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.937ns (30.875%)  route 2.098ns (69.125%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.690     1.293    dig_inst/slowit/XLXI_38/CE
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.327     1.620 r  dig_inst/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.529     2.149    dig_inst/slowit/XLXI_39/I_Q3/CE
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    dig_inst/slowit/XLXI_39/I_Q3/C
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    dig_inst/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.754ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.937ns (32.044%)  route 1.987ns (67.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.690     1.293    dig_inst/slowit/XLXI_38/CE
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.327     1.620 r  dig_inst/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.418     2.039    dig_inst/slowit/XLXI_39/I_Q0/CE
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    dig_inst/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.580    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.793    dig_inst/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.039    
  -------------------------------------------------------------------
                         slack                                 36.754    

Slack (MET) :             36.754ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.937ns (32.044%)  route 1.987ns (67.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.690     1.293    dig_inst/slowit/XLXI_38/CE
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.327     1.620 r  dig_inst/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.418     2.039    dig_inst/slowit/XLXI_39/I_Q1/CE
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    dig_inst/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.580    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.793    dig_inst/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.039    
  -------------------------------------------------------------------
                         slack                                 36.754    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.610ns (30.695%)  route 1.377ns (69.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.102    dig_inst/slowit/XLXI_38/I_Q0/CE
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.509    38.514    dig_inst/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X63Y31         FDCE (Setup_fdce_C_CE)      -0.408    38.589    dig_inst/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.610ns (30.695%)  route 1.377ns (69.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.102    dig_inst/slowit/XLXI_38/I_Q1/CE
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.509    38.514    dig_inst/slowit/XLXI_38/I_Q1/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X63Y31         FDCE (Setup_fdce_C_CE)      -0.408    38.589    dig_inst/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.610ns (30.695%)  route 1.377ns (69.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.102    dig_inst/slowit/XLXI_38/I_Q2/CE
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.509    38.514    dig_inst/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.408    38.589    dig_inst/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.610ns (30.695%)  route 1.377ns (69.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.154     0.603 r  dig_inst/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.102    dig_inst/slowit/XLXI_38/I_Q3/CE
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.509    38.514    dig_inst/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.408    38.589    dig_inst/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.508ns  (required time - arrival time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.704ns (29.484%)  route 1.684ns (70.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.879     0.449    dig_inst/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.573 r  dig_inst/slowit/XLXI_37/I_36_32/O
                         net (fo=1, routed)           0.805     1.378    dig_inst/slowit/XLXI_37/I_Q3/T
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.502 r  dig_inst/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.502    dig_inst/slowit/XLXI_37/I_Q3/TQ
    SLICE_X61Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.507    38.512    dig_inst/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.029    39.010    dig_inst/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 37.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.168    -0.286    dig_inst/slowit/XLXI_37/I_Q3/Q
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  dig_inst/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.241    dig_inst/slowit/XLXI_37/I_Q3/TQ
    SLICE_X61Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.854    -0.836    dig_inst/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.240    -0.595    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091    -0.504    dig_inst/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_39/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.168    -0.286    dig_inst/slowit/XLXI_39/I_Q2/Q
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  dig_inst/slowit/XLXI_39/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.241    dig_inst/slowit/XLXI_39/I_Q2/TQ
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    dig_inst/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y29         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.504    dig_inst/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.042%)  route 0.186ns (49.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_37/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.186    -0.269    dig_inst/slowit/XLXI_37/I_Q1/Q0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  dig_inst/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.224    dig_inst/slowit/XLXI_37/I_Q1/TQ
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    dig_inst/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.253    -0.580    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.091    -0.489    dig_inst/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    dig_inst/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.179    -0.274    dig_inst/slowit/XLXI_39/I_Q0/Q
    SLICE_X63Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.229 r  dig_inst/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.229    dig_inst/slowit/XLXI_39/I_Q0/TQ
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    dig_inst/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.091    -0.503    dig_inst/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    dig_inst/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dig_inst/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.181    -0.272    dig_inst/slowit/XLXI_39/I_Q1/Q0
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  dig_inst/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.227    dig_inst/slowit/XLXI_39/I_Q1/TQ
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    dig_inst/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y30         FDCE                                         r  dig_inst/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.092    -0.502    dig_inst/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.190    -0.242    dig_inst/slowit/XLXI_40/I_Q0/Q
    SLICE_X64Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.197 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.197    dig_inst/slowit/XLXI_40/I_Q0/TQ
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.475    dig_inst/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_37/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.185    -0.270    dig_inst/slowit/XLXI_37/I_Q0/Q
    SLICE_X62Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  dig_inst/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.225    dig_inst/slowit/XLXI_37/I_Q0/TQ
    SLICE_X62Y29         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    dig_inst/slowit/XLXI_37/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.091    -0.504    dig_inst/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    dig_inst/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.185    -0.268    dig_inst/slowit/XLXI_38/I_Q2/Q
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  dig_inst/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.223    dig_inst/slowit/XLXI_38/I_Q2/TQ
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.857    -0.833    dig_inst/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.091    -0.502    dig_inst/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    dig_inst/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.189    -0.263    dig_inst/slowit/XLXI_38/I_Q0/Q
    SLICE_X63Y31         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  dig_inst/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.218    dig_inst/slowit/XLXI_38/I_Q0/TQ
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.857    -0.833    dig_inst/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.091    -0.502    dig_inst/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dig_inst/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.283%)  route 0.191ns (50.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    dig_inst/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  dig_inst/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.191    -0.261    dig_inst/slowit/XLXI_38/I_Q1/Q0
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  dig_inst/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.216    dig_inst/slowit/XLXI_38/I_Q1/TQ
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.857    -0.833    dig_inst/slowit/XLXI_38/I_Q1/C
    SLICE_X63Y31         FDCE                                         r  dig_inst/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.092    -0.501    dig_inst/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dig_inst/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y30     dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y31     dig_inst/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y31     dig_inst/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     dig_inst/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     dig_inst/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     dig_inst/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     dig_inst/slowit/XLXI_38/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    dig_inst/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 5.590ns (43.557%)  route 7.244ns (56.443%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.172     5.625    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.749 r  dig_inst/slowit/seg_OBUF[6]_inst_i_4/O
                         net (fo=2, routed)           0.667     6.416    dig_inst/slowit/sc/signchanger/inter_4
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.568 r  dig_inst/slowit/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.737     7.305    dig_inst/slowit/D[5]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.332     7.637 r  dig_inst/slowit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.305    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.834 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.834    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.721ns  (logic 5.872ns (46.157%)  route 6.849ns (53.843%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.177     5.630    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     5.783 r  dig_inst/slowit/seg_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.856     6.639    dig_inst/slowit/sc/signchanger/inter_3
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.327     6.966 r  dig_inst/slowit/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.966    dig_inst/slowit/hi_hex_seg[4]
    SLICE_X65Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.211 r  dig_inst/slowit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816     9.027    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694    12.721 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.721    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 5.356ns (42.223%)  route 7.329ns (57.777%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.172     5.625    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.749 r  dig_inst/slowit/seg_OBUF[6]_inst_i_4/O
                         net (fo=2, routed)           0.667     6.416    dig_inst/slowit/sc/signchanger/inter_4
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.540 r  dig_inst/slowit/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.433     6.973    dig_inst/slowit/hi_seg/p_48_in
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  dig_inst/slowit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057     9.154    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.686 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.686    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.612ns  (logic 5.858ns (46.451%)  route 6.753ns (53.549%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.177     5.630    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     5.783 r  dig_inst/slowit/seg_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.860     6.643    dig_inst/slowit/sc/signchanger/inter_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.327     6.970 r  dig_inst/slowit/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.970    dig_inst/slowit/hi_hex_seg[5]
    SLICE_X64Y21         MUXF7 (Prop_muxf7_I1_O)      0.247     7.217 r  dig_inst/slowit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.933    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.678    12.612 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.612    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.407ns  (logic 5.855ns (47.193%)  route 6.552ns (52.807%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.177     5.630    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     5.783 r  dig_inst/slowit/seg_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.711     6.494    dig_inst/slowit/sc/signchanger/inter_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.327     6.821 r  dig_inst/slowit/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.821    dig_inst/slowit/hi_hex_seg[3]
    SLICE_X64Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.035 r  dig_inst/slowit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.699    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.709    12.407 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.407    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.222ns  (logic 5.831ns (47.707%)  route 6.391ns (52.293%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.177     5.630    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     5.783 r  dig_inst/slowit/seg_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.540     6.323    dig_inst/slowit/sc/signchanger/inter_3
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.327     6.650 r  dig_inst/slowit/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.650    dig_inst/slowit/hi_hex_seg[0]
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     6.864 r  dig_inst/slowit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.538    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.684    12.222 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.222    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.162ns  (logic 5.860ns (48.183%)  route 6.302ns (51.817%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.177     5.630    dig_inst/slowit/led_OBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     5.783 r  dig_inst/slowit/seg_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.451     6.234    dig_inst/slowit/sc/signchanger/inter_3
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.327     6.561 r  dig_inst/slowit/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.561    dig_inst/slowit/hi_hex_seg[2]
    SLICE_X65Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     6.778 r  dig_inst/slowit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.452    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    12.162 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.162    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 5.207ns (45.378%)  route 6.268ns (54.622%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=12, routed)          4.074     5.535    dig_inst/slowit/led_OBUF[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.659 f  dig_inst/slowit/dp_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.275     5.934    sc/signchanger/inter_5
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.058 r  dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.919     7.977    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.475 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    11.475    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=12, routed)          2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.355%)  route 2.194ns (30.645%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          2.194     3.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.425ns (75.455%)  route 0.464ns (24.545%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=10, routed)          0.464     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.889 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.889    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=9, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.463     0.690    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.427ns (75.312%)  route 0.468ns (24.688%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          0.468     0.689    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.895 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.895    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.487     0.703    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=9, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=12, routed)          0.822     1.051    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.604ns (48.140%)  route 1.728ns (51.860%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=18, routed)          1.400     1.622    dig_inst/slowit/btnU_IBUF
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.667 r  dig_inst/slowit/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.667    dig_inst/slowit/low_hex_seg[0]
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     1.729 r  dig_inst/slowit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.056    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     3.331 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.331    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.542ns (44.925%)  route 1.890ns (55.075%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=18, routed)          1.500     1.722    dig_inst/slowit/btnU_IBUF
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  dig_inst/slowit/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.054     1.821    dig_inst/slowit/D[4]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  dig_inst/slowit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.202    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.432 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.432    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 4.295ns (55.319%)  route 3.469ns (44.681%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 f  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          1.132     0.763    dig_inst/slowit/XLXN_75
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  dig_inst/slowit/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.670     1.557    dig_inst/slowit/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.681 r  dig_inst/slowit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.349    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.878 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.878    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.173ns (54.636%)  route 3.465ns (45.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          1.408     1.040    dig_inst/slowit/XLXN_75
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.164 r  dig_inst/slowit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057     3.221    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.752 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.752    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.371ns (58.026%)  route 3.162ns (41.974%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 f  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          1.408     1.040    dig_inst/slowit/XLXN_75
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.152     1.192 r  dig_inst/slowit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.754     2.945    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.646 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.646    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.510ns (62.737%)  route 2.679ns (37.263%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.963     0.594    dig_inst/slowit/XLXN_75
    SLICE_X64Y21         MUXF7 (Prop_muxf7_S_O)       0.314     0.908 r  dig_inst/slowit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     2.624    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.678     6.303 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.303    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.494ns (63.206%)  route 2.616ns (36.794%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.942     0.574    dig_inst/slowit/XLXN_75
    SLICE_X64Y23         MUXF7 (Prop_muxf7_S_O)       0.292     0.866 r  dig_inst/slowit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     2.539    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.684     6.223 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.223    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 4.508ns (63.513%)  route 2.590ns (36.487%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.773     0.405    dig_inst/slowit/XLXN_75
    SLICE_X65Y21         MUXF7 (Prop_muxf7_S_O)       0.296     0.701 r  dig_inst/slowit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816     2.517    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694     6.211 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.211    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 4.519ns (64.888%)  route 2.445ns (35.112%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.781     0.413    dig_inst/slowit/XLXN_75
    SLICE_X64Y21         MUXF7 (Prop_muxf7_S_O)       0.292     0.705 r  dig_inst/slowit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     2.369    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.709     6.077 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.077    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.504ns (64.721%)  route 2.455ns (35.279%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.781     0.413    dig_inst/slowit/XLXN_75
    SLICE_X65Y21         MUXF7 (Prop_muxf7_S_O)       0.276     0.689 r  dig_inst/slowit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     2.363    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     6.073 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.073    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 4.021ns (68.689%)  route 1.833ns (31.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          1.833     1.464    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     4.967 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.967    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.368ns (76.601%)  route 0.418ns (23.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.418    -0.013    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.191 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.191    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.439ns (66.156%)  route 0.736ns (33.844%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.400    -0.032    dig_inst/slowit/XLXN_75
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.013 r  dig_inst/slowit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.350    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.580 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.580    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.548ns (69.411%)  route 0.682ns (30.589%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.354    -0.077    dig_inst/slowit/XLXN_75
    SLICE_X65Y21         MUXF7 (Prop_muxf7_S_O)       0.085     0.008 r  dig_inst/slowit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.336    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     1.635 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.635    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.553ns (69.271%)  route 0.689ns (30.729%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.354    -0.077    dig_inst/slowit/XLXN_75
    SLICE_X64Y21         MUXF7 (Prop_muxf7_S_O)       0.090     0.013 r  dig_inst/slowit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.348    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.299     1.647 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.647    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.541ns (67.832%)  route 0.731ns (32.168%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.347    -0.084    dig_inst/slowit/XLXN_75
    SLICE_X65Y21         MUXF7 (Prop_muxf7_S_O)       0.093     0.009 r  dig_inst/slowit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.383     0.392    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     1.676 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.676    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.529ns (66.617%)  route 0.766ns (33.383%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.408    -0.024    dig_inst/slowit/XLXN_75
    SLICE_X64Y21         MUXF7 (Prop_muxf7_S_O)       0.096     0.072 r  dig_inst/slowit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.431    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     1.699 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.699    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.529ns (65.091%)  route 0.820ns (34.909%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.492     0.061    dig_inst/slowit/XLXN_75
    SLICE_X64Y23         MUXF7 (Prop_muxf7_S_O)       0.090     0.151 r  dig_inst/slowit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.479    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     1.753 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.753    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.470ns (58.249%)  route 1.054ns (41.751%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.655     0.224    dig_inst/slowit/XLXN_75
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.044     0.268 r  dig_inst/slowit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.399     0.666    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     1.929 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.929    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.441ns (55.638%)  route 1.149ns (44.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dig_inst/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dig_inst/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    dig_inst/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dig_inst/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.655     0.224    dig_inst/slowit/XLXN_75
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.269 r  dig_inst/slowit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.763    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.995 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.995    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    dig_inst/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  dig_inst/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    dig_inst/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    dig_inst/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  dig_inst/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    dig_inst/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    dig_inst/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  dig_inst/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    dig_inst/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  dig_inst/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





