
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333294                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485140                       # Number of bytes of host memory used
host_op_rate                                   386225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8116.51                       # Real time elapsed on the host
host_tick_rate                              127309043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2705181679                       # Number of instructions simulated
sim_ops                                    3134798003                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2479417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4958823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 131662976                       # Number of branches fetched
system.switch_cpus.committedInsts           705181678                       # Number of instructions committed
system.switch_cpus.committedOps             816789054                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948864                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    231748212                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    226605352                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100208471                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            23185619                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     685417316                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            685417316                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1136414818                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    590222812                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           153249296                       # Number of load instructions
system.switch_cpus.num_mem_refs             266926417                       # number of memory refs
system.switch_cpus.num_store_insts          113677121                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      95651310                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             95651310                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    119174079                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     70077391                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         471181715     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         24397043      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10687242      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7071244      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2909374      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9642535      1.18%     64.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11602942      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1623181      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10064408      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           642816      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           40176      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        153249296     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       113677121     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          816789093                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2514256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2514245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5028512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2514261                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2467847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       844703                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1634698                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11575                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2467847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3673900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3764345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7438245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7438245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    210553984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    214934016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    425488000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               425488000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2479422                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2479422    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2479422                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6930169890                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7060933071                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23504497768                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2497950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1724245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4148975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2497950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7542768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7542768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    434406144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              434406144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3358964                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108121984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5873220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.428094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3358943     57.19%     57.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2514261     42.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5873220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3563965560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5242223760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    156753408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         156753408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     53800576                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       53800576                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1224636                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1224636                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       420317                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            420317                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    151701053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            151701053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      52066517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            52066517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      52066517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    151701053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           203767571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    840286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2409892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000360737496                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        47647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        47647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4290151                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            793175                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1224636                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    420317                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2449272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  840634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 39380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            93892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57465                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            64267                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            53683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            75805                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            62488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           577396                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           112642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           125781                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           221174                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          263369                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          172410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          165675                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          105874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          125110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          132861                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            38460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            33954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31037                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            30072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            31022                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            49568                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            80564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           157121                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           56218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           62422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           47240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47825                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 49548490195                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12049460000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            94733965195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20560.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39310.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1462785                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 448077                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.70                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.32                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2449272                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              840634                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1205641                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1204251                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 38172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 38785                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 47501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 47672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 47707                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 47676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 47656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 47657                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 47655                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 47661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 47676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 47671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 47664                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 47694                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 47683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 47648                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 47647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 47647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   798                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1339278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.313917                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.063124                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   108.326425                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        72953      5.45%      5.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1110232     82.90%     88.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        86374      6.45%     94.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27858      2.08%     96.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        16600      1.24%     98.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        11203      0.84%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7184      0.54%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4018      0.30%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2856      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1339278                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        47647                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     50.576867                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.900426                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.501495                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            47      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          960      2.01%      2.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3947      8.28%     10.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         7540     15.82%     26.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         9191     19.29%     45.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8826     18.52%     64.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7028     14.75%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         4664      9.79%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2761      5.79%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1452      3.05%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          692      1.45%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          355      0.75%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          116      0.24%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           39      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           16      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        47647                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        47647                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.635003                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.615690                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.807857                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8885     18.65%     18.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             584      1.23%     19.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           37387     78.47%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             624      1.31%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             163      0.34%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        47647                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             154233088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2520320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               53776320                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              156753408                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            53800576                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      149.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       52.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   151.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    52.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.57                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033297923807                       # Total gap between requests
system.mem_ctrls0.avgGap                    628162.58                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    154233088                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     53776320                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 149261966.490055918694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 52043043.278745241463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2449272                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       840634                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  94733965195                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24007086698426                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38678.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  28558310.39                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5883388560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3127080000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9369493560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2874821040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    377086293570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     79239653280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      559148375130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       541.126338                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 202538805953                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 796261790562                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3679106340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1955480010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7837135320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1511310060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    371207079300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     84192521280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      551950277430                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.160243                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 215445020880                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 783355575635                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    160612608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         160612608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     54321408                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       54321408                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1254786                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1254786                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       424386                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            424386                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    155435867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            155435867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      52570562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            52570562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      52570562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    155435867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           208006429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    848419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2474420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000335640334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        48045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        48045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4391155                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            800921                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1254786                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    424386                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2509572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  848772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 35152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  353                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            97472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            54747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            68828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            64321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            68646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            60710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           607511                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           103949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           111945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           229131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          272159                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          198430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          157897                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          107239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124987                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          146448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            33531                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            30662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            43152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            41042                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            55734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            43534                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            38241                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            30790                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            62203                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           156447                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           69786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           56966                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           45180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           42760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           36476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           61886                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 50343361724                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12372100000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            96738736724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20345.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39095.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1512882                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 449196                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.14                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.95                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2509572                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              848772                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1237833                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1236587                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 38958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 39624                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 47939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 48095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 48119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 48086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 48061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 48059                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 48052                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 48064                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 48078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 48071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 48061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 48090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 48083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 48047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 48046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 48045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   823                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1360730                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   156.283360                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.433744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   111.456491                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        73959      5.44%      5.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1125434     82.71%     88.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        89771      6.60%     94.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        27431      2.02%     96.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        16618      1.22%     97.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        11674      0.86%     98.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7743      0.57%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4517      0.33%     99.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3583      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1360730                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        48045                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     51.500760                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.720829                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.988866                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            42      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          876      1.82%      1.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3791      7.89%      9.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         7262     15.11%     24.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         9236     19.22%     44.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         8618     17.94%     62.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         6879     14.32%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         4959     10.32%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3216      6.69%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1698      3.53%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          818      1.70%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          378      0.79%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          177      0.37%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           56      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           22      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        48045                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        48045                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.658237                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.639575                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.794466                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8437     17.56%     17.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             644      1.34%     18.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           38084     79.27%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             666      1.39%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             211      0.44%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        48045                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             158362880                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2249728                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               54296960                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              160612608                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            54321408                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      153.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       52.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   155.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    52.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033297817889                       # Total gap between requests
system.mem_ctrls1.avgGap                    615361.51                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    158362880                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     54296960                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 153258650.230933248997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 52546902.413261063397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2509572                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       848772                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  96738736724                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23989233056845                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38547.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  28263459.51                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5918931480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3145979100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9626405040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2775494880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    378476447760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     78070687680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      559581591060                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       541.545590                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 199520589297                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 799280007218                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3796695000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2017991250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8040953760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1653100920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    373979933220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     81857005440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      552913324710                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.092250                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 209353344378                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 789447252137                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        34834                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34834                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        34834                       # number of overall hits
system.l2.overall_hits::total                   34834                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2479422                       # number of demand (read+write) misses
system.l2.demand_misses::total                2479422                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2479422                       # number of overall misses
system.l2.overall_misses::total               2479422                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 221484872094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221484872094                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 221484872094                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221484872094                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2514256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2514256                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2514256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2514256                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986145                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986145                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986145                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986145                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89329.235642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89329.235642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89329.235642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89329.235642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              844703                       # number of writebacks
system.l2.writebacks::total                    844703                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2479422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2479422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2479422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2479422                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 200284759914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 200284759914                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 200284759914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 200284759914                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80778.810511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80778.810511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80778.810511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80778.810511                       # average overall mshr miss latency
system.l2.replacements                        3358964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       879542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           879542                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       879542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       879542                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1634698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1634698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4731                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4731                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11575                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1027012620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1027012620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.709861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88726.792225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88726.792225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    928037692                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    928037692                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.709861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80176.042505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80176.042505                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2467847                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2467847                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 220457859474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 220457859474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2497950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2497950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.987949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89332.061296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89332.061296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2467847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2467847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 199356722222                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199356722222                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.987949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80781.637687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80781.637687                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     3393830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3358996                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.010370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.633399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    23.366394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.269794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.730200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83814900                       # Number of tag accesses
system.l2.tags.data_accesses                 83814900                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    705181718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2705386112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    705181718                       # number of overall hits
system.cpu.icache.overall_hits::total      2705386112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    705181718                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2705386976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    705181718                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2705386976                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    705181718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2705386112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    705181718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2705386976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2705386976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3131234.925926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      105510092928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     105510092928                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    253565283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        970043917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    253565283                       # number of overall hits
system.cpu.dcache.overall_hits::total       970043917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2514227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9741246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2514227                       # number of overall misses
system.cpu.dcache.overall_misses::total       9741246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 227042661438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227042661438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 227042661438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227042661438                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    256079510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    979785163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    256079510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    979785163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009818                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90303.167311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23307.353232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90303.167311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23307.353232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3682748                       # number of writebacks
system.cpu.dcache.writebacks::total           3682748                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2514227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2514227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2514227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2514227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 224945796120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 224945796120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 224945796120                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 224945796120                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89469.167311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89469.167311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89469.167311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89469.167311                       # average overall mshr miss latency
system.cpu.dcache.replacements                9741118                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    145690066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       555915045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2497921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9280895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 225939928290                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 225939928290                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    148187987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    565195940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90451.190526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24344.627139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2497921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2497921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 223856662176                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 223856662176                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89617.190526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89617.190526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    107875217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      414128872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       460351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1102733148                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1102733148                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    107891523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    414589223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67627.446829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2395.418166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1089133944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1089133944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66793.446829                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66793.446829                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5785569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     21813250                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2154639                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2154639                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5785598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     21813378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74297.896552                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16833.117188                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2130453                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2130453                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73463.896552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73463.896552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5785598                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     21813378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5785598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     21813378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1023411919                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9741374                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.058272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.442487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.556834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.560322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.439675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32758922782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32758922782                       # Number of data accesses

---------- End Simulation Statistics   ----------
