

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_1'
================================================================
* Date:           Sat Sep 16 08:43:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40068|    40068|  0.133 ms|  0.133 ms|  40068|  40068|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_ds2_1_Pipeline_l_j1_fu_172  |Linear_layer_ds2_1_Pipeline_l_j1  |     3075|     3075|  10.240 us|  10.240 us|   3075|   3075|       no|
        |grp_gemm_systolic_array_ds2_1_fu_194         |gemm_systolic_array_ds2_1         |    36989|    36989|   0.123 ms|   0.123 ms|  36989|  36989|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       65|   560|   228823|   239216|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      668|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       97|   560|   228843|   239890|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|    18|       26|       55|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     6|        8|       18|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |grp_Linear_layer_ds2_1_Pipeline_l_j1_fu_172  |Linear_layer_ds2_1_Pipeline_l_j1  |        0|    0|     169|      80|    0|
    |grp_gemm_systolic_array_ds2_1_fu_194         |gemm_systolic_array_ds2_1         |       65|  560|  228654|  239136|    0|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |Total                                        |                                  |       65|  560|  228823|  239216|    0|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inp_buf_data_U     |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_46_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_47_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_48_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_49_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_50_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_51_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_52_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_53_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_54_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_55_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_56_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_57_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_58_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_59_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_60_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |       32|  0|   0|    0| 49152|  128|    16|       393216|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds2_1_fu_194_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds2_1_fu_194_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|   6|           3|           3|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |inp_buf_data_46_address0  |  14|          3|   12|         36|
    |inp_buf_data_46_ce0       |  14|          3|    1|          3|
    |inp_buf_data_46_we0       |   9|          2|    1|          2|
    |inp_buf_data_47_address0  |  14|          3|   12|         36|
    |inp_buf_data_47_ce0       |  14|          3|    1|          3|
    |inp_buf_data_47_we0       |   9|          2|    1|          2|
    |inp_buf_data_48_address0  |  14|          3|   12|         36|
    |inp_buf_data_48_ce0       |  14|          3|    1|          3|
    |inp_buf_data_48_we0       |   9|          2|    1|          2|
    |inp_buf_data_49_address0  |  14|          3|   12|         36|
    |inp_buf_data_49_ce0       |  14|          3|    1|          3|
    |inp_buf_data_49_we0       |   9|          2|    1|          2|
    |inp_buf_data_50_address0  |  14|          3|   12|         36|
    |inp_buf_data_50_ce0       |  14|          3|    1|          3|
    |inp_buf_data_50_we0       |   9|          2|    1|          2|
    |inp_buf_data_51_address0  |  14|          3|   12|         36|
    |inp_buf_data_51_ce0       |  14|          3|    1|          3|
    |inp_buf_data_51_we0       |   9|          2|    1|          2|
    |inp_buf_data_52_address0  |  14|          3|   12|         36|
    |inp_buf_data_52_ce0       |  14|          3|    1|          3|
    |inp_buf_data_52_we0       |   9|          2|    1|          2|
    |inp_buf_data_53_address0  |  14|          3|   12|         36|
    |inp_buf_data_53_ce0       |  14|          3|    1|          3|
    |inp_buf_data_53_we0       |   9|          2|    1|          2|
    |inp_buf_data_54_address0  |  14|          3|   12|         36|
    |inp_buf_data_54_ce0       |  14|          3|    1|          3|
    |inp_buf_data_54_we0       |   9|          2|    1|          2|
    |inp_buf_data_55_address0  |  14|          3|   12|         36|
    |inp_buf_data_55_ce0       |  14|          3|    1|          3|
    |inp_buf_data_55_we0       |   9|          2|    1|          2|
    |inp_buf_data_56_address0  |  14|          3|   12|         36|
    |inp_buf_data_56_ce0       |  14|          3|    1|          3|
    |inp_buf_data_56_we0       |   9|          2|    1|          2|
    |inp_buf_data_57_address0  |  14|          3|   12|         36|
    |inp_buf_data_57_ce0       |  14|          3|    1|          3|
    |inp_buf_data_57_we0       |   9|          2|    1|          2|
    |inp_buf_data_58_address0  |  14|          3|   12|         36|
    |inp_buf_data_58_ce0       |  14|          3|    1|          3|
    |inp_buf_data_58_we0       |   9|          2|    1|          2|
    |inp_buf_data_59_address0  |  14|          3|   12|         36|
    |inp_buf_data_59_ce0       |  14|          3|    1|          3|
    |inp_buf_data_59_we0       |   9|          2|    1|          2|
    |inp_buf_data_60_address0  |  14|          3|   12|         36|
    |inp_buf_data_60_ce0       |  14|          3|    1|          3|
    |inp_buf_data_60_we0       |   9|          2|    1|          2|
    |inp_buf_data_address0     |  14|          3|   12|         36|
    |inp_buf_data_ce0          |  14|          3|    1|          3|
    |inp_buf_data_we0          |   9|          2|    1|          2|
    |outp_ds25_write           |   9|          2|    1|          2|
    |outp_gelu4_read           |   9|          2|    1|          2|
    |ps_id_blk_n               |   9|          2|    1|          2|
    |ps_id_c_blk_n             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 668|        144|  230|        672|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  5|   0|    5|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds2_1_fu_194_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds2_1_fu_194_ap_ready  |  1|   0|    1|          0|
    |grp_Linear_layer_ds2_1_Pipeline_l_j1_fu_172_ap_start_reg   |  1|   0|    1|          0|
    |grp_gemm_systolic_array_ds2_1_fu_194_ap_start_reg          |  1|   0|    1|          0|
    |ps_id_read_reg_275                                         |  5|   0|    5|          0|
    |shl_ln_reg_280                                             |  5|   0|    9|          4|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 20|   0|   24|          4|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|outp_gelu4_dout            |   in|  128|     ap_fifo|          outp_gelu4|       pointer|
|outp_gelu4_num_data_valid  |   in|    3|     ap_fifo|          outp_gelu4|       pointer|
|outp_gelu4_fifo_cap        |   in|    3|     ap_fifo|          outp_gelu4|       pointer|
|outp_gelu4_empty_n         |   in|    1|     ap_fifo|          outp_gelu4|       pointer|
|outp_gelu4_read            |  out|    1|     ap_fifo|          outp_gelu4|       pointer|
|outp_ds25_din              |  out|  512|     ap_fifo|           outp_ds25|       pointer|
|outp_ds25_num_data_valid   |   in|    3|     ap_fifo|           outp_ds25|       pointer|
|outp_ds25_fifo_cap         |   in|    3|     ap_fifo|           outp_ds25|       pointer|
|outp_ds25_full_n           |   in|    1|     ap_fifo|           outp_ds25|       pointer|
|outp_ds25_write            |  out|    1|     ap_fifo|           outp_ds25|       pointer|
|ps_id_dout                 |   in|    5|     ap_fifo|               ps_id|       pointer|
|ps_id_num_data_valid       |   in|    2|     ap_fifo|               ps_id|       pointer|
|ps_id_fifo_cap             |   in|    2|     ap_fifo|               ps_id|       pointer|
|ps_id_empty_n              |   in|    1|     ap_fifo|               ps_id|       pointer|
|ps_id_read                 |  out|    1|     ap_fifo|               ps_id|       pointer|
|ps_id_c_din                |  out|    5|     ap_fifo|             ps_id_c|       pointer|
|ps_id_c_num_data_valid     |   in|    3|     ap_fifo|             ps_id_c|       pointer|
|ps_id_c_fifo_cap           |   in|    3|     ap_fifo|             ps_id_c|       pointer|
|ps_id_c_full_n             |   in|    1|     ap_fifo|             ps_id_c|       pointer|
|ps_id_c_write              |  out|    1|     ap_fifo|             ps_id_c|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

