{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624120399180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624120399180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 19:33:19 2021 " "Processing started: Sat Jun 19 19:33:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624120399180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624120399180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624120399180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624120399600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaposmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaposmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAPOSMachine " "Found entity 1: FPGAPOSMachine" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624120399645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624120399645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624120399648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624120399648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vgatest.v " "Can't analyze file -- file vgatest.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1624120399653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkgenerator.v " "Can't analyze file -- file clkgenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1624120399657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageloader.v 1 1 " "Found 1 design units, including 1 entities, in source file imageloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 imageloader " "Found entity 1: imageloader" {  } { { "imageloader.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/imageloader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624120399659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624120399659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageloader_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imageloader_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imageloader_tb " "Found entity 1: imageloader_tb" {  } { { "imageloader_tb.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/imageloader_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624120399662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624120399662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAPOSMachine " "Elaborating entity \"FPGAPOSMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624120399688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgasync vgasync:vgasync " "Elaborating entity \"vgasync\" for hierarchy \"vgasync:vgasync\"" {  } { { "FPGAPOSMachine.v" "vgasync" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624120399698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(51) " "Verilog HDL assignment warning at vgasync.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624120399699 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(52) " "Verilog HDL assignment warning at vgasync.v(52): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624120399699 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageloader imageloader:imload " "Elaborating entity \"imageloader\" for hierarchy \"imageloader:imload\"" {  } { { "FPGAPOSMachine.v" "imload" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624120399699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624120407083 "|FPGAPOSMachine|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync VCC " "Pin \"sync\" is stuck at VCC" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624120407083 "|FPGAPOSMachine|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624120407083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624120407466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624120409892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120409892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624120410088 "|FPGAPOSMachine|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1624120410088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2924 " "Implemented 2924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624120410096 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624120410096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2886 " "Implemented 2886 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624120410096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624120410096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624120410138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 19:33:30 2021 " "Processing ended: Sat Jun 19 19:33:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624120410138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624120410138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624120410138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624120410138 ""}
