#ifndef __SOC_INTERRUPTS_M3_H__
#define __SOC_INTERRUPTS_M3_H__ 
#ifdef __cplusplus
extern "C" {
#endif
#define M3_IPCM_INT0_2 16
#define M3_IPCM_INT1_2 17
#define M3_APPA9_EVENTO_INT 18
#define M3_MDMA9_EVENTO_INT 19
#define M3_RTC_INT 20
#define M3_WDT_INT 21
#define M3_TSENSOR_INT 22
#define M3_LTE_ARM_CLK_SWITCH_INT 23
#define M3_LTE_ARM_WAKEUP_INT 24
#define M3_G1_INT_BBP_TO_CPU_32K 28
#define M3_G2_INT_BBP_TO_CPU_32K 32
#define M3_IPCM2HIFI_0 34
#define M3_TIMER0_INT 35
#define M3_TIMER1_INT 36
#define M3_TIMER2_INT 37
#define M3_TIMER3_INT 38
#define M3_TIMER4_INT 39
#define M3_TIMER5_INT 40
#define M3_TIMER6_INT 41
#define M3_TIMER7_INT 42
#define M3_TIMER8_INT 43
#define M3_TIMER9_INT 44
#define M3_TIMER10_INT 45
#define M3_TIMER11_INT 46
#define M3_TIMER12_INT 47
#define M3_TIMER13_INT 48
#define M3_TIMER14_INT 49
#define M3_TIMER15_INT 50
#define M3_SCI0_INT 51
#define M3_DW_SSI0_INT 53
#define M3_DW_SSI1_INT 54
#define M3_IPCM2HIFI_1 55
#define M3_USB3_PME_INT 57
#define M3_HS_UART_INT 59
#define M3_UART0_INT 60
#define M3_UART1_INT 61
#define M3_UART2_INT 62
#define M3_UART_MDM 63
#define M3_NANDC_INT 64
#define M3_MMC0_INT 65
#define M3_MMC1_INT 66
#define M3_SDCC_INT 68
#define M3_I2C0_INT 69
#define M3_GPIO_AO_M2_INT0 70
#define M3_GPIO_AO_M2_INT1 71
#define M3_GPIO_PD_M2_INT2TO6 72
#define M3_GPIO_PD_M2_INT2TO12 73
#define M3_I2C1_INT 74
#define M3_IPCM_APP_INT0 75
#define M3_IPCM_APP_INT1 76
#define M3_AMON_INT 79
#define M3_APPA9_PMUIREQ_INT 81
#define M3_MDMA9_PMUIREQ_INT 82
#define M3_PMU_INT 85
#define M3_USB3_OTG_INT 86
#define M3_BUS_DEC_ERR 87
#define M3_USBOTG_BC_INT 89
#define M3_SYS_CONTROL_INT4 90
#define M3_SYS_CONTROL_INT5 91
#define M3_TIMER16_INT 92
#define M3_TIMER17_INT 93
#define M3_TIMER18_INT 94
#define M3_TIMER19_INT 95
#define M3_TIMER20_INT 96
#define M3_TIMER21_INT 97
#define M3_LTESIO_TX_INT 101
#define M3_LTESIO_RX_INT 102
#define M3_LTESIO_INT 103
#define M3_CCPU_L2CC_INT 104
#define M3_AXI_DLOCK_INT 105
#define M3_SDCC_WKUP_INT 106
#define M3_TDS_DRX_ARM_CLKSWITCH_INT 109
#define M3_TDS_DRX_ARM_WAKEUP_INT 110
#define M3_WAKEUP_INT 111
#define M3_USBOTG_PHY_INT 112
#define M3_APPA9_L2CC_INT 113
#define M3_IPCM_MDM_INT0 114
#define M3_SDCC_PULL_INT 115
#define M3_USB3_INT 116
#define M3_IPCM_MDM_INT1 117
#define M3_APPA9_ARM_WD_SRST_REQ 118
#define M3_MODA9_ARM_WD_SRST_REQ 119
#define M3_W_ARM_INT_02 120
#define M3_W_ARM_INT_03 121
#define M3_PCIE0_PM_INT 130
#define M3_IPCM_INT0_3 135
#define M3_IPCM_INT1_3 136
#define M3_EDMAC_MDM_INT2 138
#define M3_EDMAC_SOC_INT2 139
#define M3_IPF_INT0 140
#define M3_IPF_INT1 141
#define M3_SOCP_INT0 142
#define M3_SOCP_INT1 143
#define M3_PCIE1_PM_INT 146
#define M3_GMAC_SBD_INT 151
#define M3_GMAC_PMT_INT 152
#define M3_USB3_INT1 153
#define M3_ACPU_WAKEUP_INTR 154
#define M3_CCPU_WAKEUP_INTR 155
#define M3_WDT_MDM_INT 158
#define M3_PAD_IN_INT 159
#define M3_PSAM_INT0 160
#define M3_PSAM_INT1 161
#define M3_RSR_INT 162
#define M3_CS_ETR_0_FULL 166
#define M3_RSA_INT 167
#define M3_HKADC_FINISH_INT 168
#define M3_TCBBP_INT01 169
#define M3_TCBBP_INT02 170
#ifdef __cplusplus
}
#endif
#endif
